
---------- Begin Simulation Statistics ----------
simSeconds                                   0.485520                       # Number of seconds simulated (Second)
simTicks                                 485519678750                       # Number of ticks simulated (Tick)
finalTick                                485519678750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    974.42                       # Real time elapsed on the host (Second)
hostTickRate                                498266218                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3095772                       # Number of bytes of host memory used (Byte)
simInsts                                    232487030                       # Number of instructions simulated (Count)
simOps                                      257250904                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   238591                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     264005                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
testsys.clk_domain.clock                         1000                       # Clock period in ticks (Tick)
testsys.cpu_cluster.clk_domain.clock              250                       # Clock period in ticks (Tick)
testsys.cpu_cluster.cpus0.numCycles         545279421                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus0.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus0.numInsts          140552686                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus0.numOps            154373392                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus0.numDiscardedOps      6587912                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus0.numFetchSuspends         2776                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus0.quiesceCycles    1396796661                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus0.cpi                3.879538                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus0.ipc                0.257763                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus0.committedInstType_0::No_OpClass        32721      0.02%      0.02% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntAlu    115582994     74.87%     74.89% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntMult       693174      0.45%     75.34% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IntDiv        10596      0.01%     75.35% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatAdd            0      0.00%     75.35% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatCmp            0      0.00%     75.35% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatCvt            0      0.00%     75.35% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMult            0      0.00%     75.35% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMultAcc            0      0.00%     75.35% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatDiv            0      0.00%     75.35% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMisc        24966      0.02%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatSqrt            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAdd           13      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAddAcc            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAlu            6      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdCmp            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdCvt            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMisc          314      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMult            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdMultAcc            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShift            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShiftAcc            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdDiv            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSqrt            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatAdd            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatAlu            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatCmp            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatCvt            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatDiv            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMisc            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMult            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatSqrt            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceAdd            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceAlu            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdReduceCmp            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAes            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdAesMix            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha1Hash            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha1Hash2            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha256Hash            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdSha256Hash2            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShaSigma2            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdShaSigma3            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::SimdPredAlu            0      0.00%     75.37% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::MemRead     21655309     14.03%     89.39% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::MemWrite     16373299     10.61%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.committedInstType_0::total    154373392                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus0.branchPred.lookups     35962442                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.condPredicted     23408930                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus0.branchPred.condIncorrect       803040                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBLookups     16344278                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHits     15708708                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus0.branchPred.BTBHitRatio     0.961114                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus0.branchPred.RASUsed      4652921                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus0.branchPred.RASIncorrect       279464                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectLookups       590389                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectHits       541581                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMisses        48808                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus0.branchPred.indirectMispredicted        14971                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::cpu_cluster.cpus0.data     34744835                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandHits::total     34744835                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::cpu_cluster.cpus0.data     34791282                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallHits::total     34791282                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::cpu_cluster.cpus0.data      3149694                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMisses::total      3149694                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::cpu_cluster.cpus0.data      3658129                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMisses::total      3658129                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::cpu_cluster.cpus0.data  77945246500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMissLatency::total  77945246500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::cpu_cluster.cpus0.data  77945246500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMissLatency::total  77945246500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::cpu_cluster.cpus0.data     37894529                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandAccesses::total     37894529                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::cpu_cluster.cpus0.data     38449411                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.overallAccesses::total     38449411                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::cpu_cluster.cpus0.data     0.083117                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMissRate::total     0.083117                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::cpu_cluster.cpus0.data     0.095141                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMissRate::total     0.095141                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::cpu_cluster.cpus0.data 24746.926686                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMissLatency::total 24746.926686                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::cpu_cluster.cpus0.data 21307.407831                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMissLatency::total 21307.407831                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.writebacks::writebacks      2100202                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.writebacks::total      2100202                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::cpu_cluster.cpus0.data      1137806                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrHits::total      1137806                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::cpu_cluster.cpus0.data      1137806                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrHits::total      1137806                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::cpu_cluster.cpus0.data      2011888                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMisses::total      2011888                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::cpu_cluster.cpus0.data      2520296                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrMisses::total      2520296                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::cpu_cluster.cpus0.data        15671                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheable::total        15671                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::cpu_cluster.cpus0.data  44883792500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissLatency::total  44883792500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::cpu_cluster.cpus0.data  77003226500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissLatency::total  77003226500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus0.data   1185419000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.overallMshrUncacheableLatency::total   1185419000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::cpu_cluster.cpus0.data     0.053092                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandMshrMissRate::total     0.053092                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::cpu_cluster.cpus0.data     0.065548                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.overallMshrMissRate::total     0.065548                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 22309.289831                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.demandAvgMshrMissLatency::total 22309.289831                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 30553.247119                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrMissLatency::total 30553.247119                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 75644.119712                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.overallAvgMshrUncacheableLatency::total 75644.119712                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dcache.replacements      2428763                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.missLatency::cpu_cluster.cpus0.data    495570250                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.missLatency::total    495570250                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrHits::cpu_cluster.cpus0.data         9311                       # number of CleanInvalidReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrHits::total         9311                       # number of CleanInvalidReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMisses::cpu_cluster.cpus0.data         4216                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMisses::total         4216                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus0.data    492557500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissLatency::total    492557500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus0.data 116830.526565                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanInvalidReq.avgMshrMissLatency::total 116830.526565                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.missLatency::cpu_cluster.cpus0.data     17643750                       # number of CleanSharedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.missLatency::total     17643750                       # number of CleanSharedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMisses::cpu_cluster.cpus0.data        14115                       # number of CleanSharedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMisses::total        14115                       # number of CleanSharedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissLatency::cpu_cluster.cpus0.data     10600365                       # number of CleanSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissLatency::total     10600365                       # number of CleanSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data          751                       # average CleanSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.CleanSharedReq.avgMshrMissLatency::total          751                       # average CleanSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus0.data       119812                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMisses::total       119812                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus0.data   1587509000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissLatency::total   1587509000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus0.data        13250                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.InvalidateReq.avgMshrMissLatency::total        13250                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::cpu_cluster.cpus0.data        43307                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.hits::total        43307                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::cpu_cluster.cpus0.data         3196                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.misses::total         3196                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus0.data     19537750                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missLatency::total     19537750                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::cpu_cluster.cpus0.data        46503                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.accesses::total        46503                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::cpu_cluster.cpus0.data     0.068727                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.missRate::total     0.068727                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus0.data  6113.188360                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMissLatency::total  6113.188360                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus0.data         2886                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrHits::total         2886                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus0.data          310                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMisses::total          310                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus0.data      4708750                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissLatency::total      4708750                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus0.data     0.006666                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.mshrMissRate::total     0.006666                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 15189.516129                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.LoadLockedReq.avgMshrMissLatency::total 15189.516129                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::cpu_cluster.cpus0.data     20365973                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.hits::total     20365973                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::cpu_cluster.cpus0.data      1520211                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.misses::total      1520211                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::cpu_cluster.cpus0.data  37400727750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missLatency::total  37400727750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::cpu_cluster.cpus0.data     21886184                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.accesses::total     21886184                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::cpu_cluster.cpus0.data     0.069460                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.missRate::total     0.069460                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus0.data 24602.326749                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMissLatency::total 24602.326749                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::cpu_cluster.cpus0.data       509713                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrHits::total       509713                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::cpu_cluster.cpus0.data      1010498                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMisses::total      1010498                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data         6766                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheable::total         6766                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.data  21406621000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissLatency::total  21406621000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data   1185419000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrUncacheableLatency::total   1185419000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus0.data     0.046171                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.mshrMissRate::total     0.046171                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.data 21184.228964                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrMissLatency::total 21184.228964                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 175202.335205                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.ReadReq.avgMshrUncacheableLatency::total 175202.335205                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.hits::cpu_cluster.cpus0.data        41920                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.hits::total        41920                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.misses::cpu_cluster.cpus0.data       502426                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.misses::total       502426                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.accesses::cpu_cluster.cpus0.data       544346                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.accesses::total       544346                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.missRate::cpu_cluster.cpus0.data     0.922990                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.missRate::total     0.922990                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus0.data       502423                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMisses::total       502423                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus0.data  32028762500                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissLatency::total  32028762500                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus0.data     0.922985                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.mshrMissRate::total     0.922985                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 63748.599288                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFExReq.avgMshrMissLatency::total 63748.599288                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::cpu_cluster.cpus0.data         4527                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.hits::total         4527                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::cpu_cluster.cpus0.data         6009                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.misses::total         6009                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::cpu_cluster.cpus0.data        10536                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.accesses::total        10536                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::cpu_cluster.cpus0.data     0.570330                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.missRate::total     0.570330                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus0.data         5985                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMisses::total         5985                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus0.data     90671500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissLatency::total     90671500                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus0.data     0.568052                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.mshrMissRate::total     0.568052                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus0.data 15149.791145                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SoftPFReq.avgMshrMissLatency::total 15149.791145                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::cpu_cluster.cpus0.data        46384                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.hits::total        46384                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.misses::cpu_cluster.cpus0.data           23                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.misses::total           23                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missLatency::cpu_cluster.cpus0.data        82750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missLatency::total        82750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::cpu_cluster.cpus0.data        46407                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.accesses::total        46407                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missRate::cpu_cluster.cpus0.data     0.000496                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.missRate::total     0.000496                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus0.data  3597.826087                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMissLatency::total  3597.826087                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus0.data           23                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMisses::total           23                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus0.data        77000                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissLatency::total        77000                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus0.data     0.000496                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.mshrMissRate::total     0.000496                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus0.data  3347.826087                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.StoreCondReq.avgMshrMissLatency::total  3347.826087                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::cpu_cluster.cpus0.data       151643                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.hits::total       151643                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::cpu_cluster.cpus0.data        11122                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.misses::total        11122                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::cpu_cluster.cpus0.data     85744750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missLatency::total     85744750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::cpu_cluster.cpus0.data       162765                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.accesses::total       162765                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::cpu_cluster.cpus0.data     0.068332                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.missRate::total     0.068332                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus0.data  7709.472217                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMissLatency::total  7709.472217                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrHits::cpu_cluster.cpus0.data           33                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrHits::total           33                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::cpu_cluster.cpus0.data        11089                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMisses::total        11089                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus0.data     82618000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissLatency::total     82618000                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus0.data     0.068129                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.mshrMissRate::total     0.068129                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus0.data  7450.446388                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.SwapReq.avgMshrMissLatency::total  7450.446388                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::cpu_cluster.cpus0.data        18014                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.hits::total        18014                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::cpu_cluster.cpus0.data       231064                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.misses::total       231064                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::cpu_cluster.cpus0.data   3030638250                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missLatency::total   3030638250                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::cpu_cluster.cpus0.data       249078                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.accesses::total       249078                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::cpu_cluster.cpus0.data     0.927677                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.missRate::total     0.927677                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus0.data 13116.012230                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMissLatency::total 13116.012230                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus0.data           91                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrHits::total           91                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus0.data       230973                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMisses::total       230973                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus0.data   2968098000                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissLatency::total   2968098000                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus0.data     0.927312                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.mshrMissRate::total     0.927312                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus0.data 12850.411087                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteLineReq.avgMshrMissLatency::total 12850.411087                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::cpu_cluster.cpus0.data     14360848                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.hits::total     14360848                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::cpu_cluster.cpus0.data      1398419                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.misses::total      1398419                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::cpu_cluster.cpus0.data  37513880500                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missLatency::total  37513880500                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::cpu_cluster.cpus0.data     15759267                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.accesses::total     15759267                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::cpu_cluster.cpus0.data     0.088736                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.missRate::total     0.088736                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus0.data 26825.923060                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMissLatency::total 26825.923060                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::cpu_cluster.cpus0.data       628002                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrHits::total       628002                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::cpu_cluster.cpus0.data       770417                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMisses::total       770417                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data         8905                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrUncacheable::total         8905                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus0.data  20509073500                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissLatency::total  20509073500                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus0.data     0.048887                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.mshrMissRate::total     0.048887                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus0.data 26620.743701                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.WriteReq.avgMshrMissLatency::total 26620.743701                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.tagsInUse   468.363463                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dcache.tags.totalRefs     37585586                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.sampledRefs      2464578                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dcache.tags.avgRefs    15.250313                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dcache.tags.warmupTick  22293341500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dcache.tags.occupancies::cpu_cluster.cpus0.data   468.363463                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::cpu_cluster.cpus0.data     0.914772                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.avgOccs::total     0.914772                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dcache.tags.occupanciesTaskId::1024          404                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::2          170                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ageTaskId_1024::3          234                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dcache.tags.ratioOccsTaskId::1024     0.789062                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dcache.tags.tagAccesses     80169658                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.dataAccesses     80169658                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.dtb_walker       407481                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandHits::total       407481                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.dtb_walker       407481                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallHits::total       407481                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker       137743                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMisses::total       137743                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker       137743                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMisses::total       137743                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   2836298757                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissLatency::total   2836298757                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   2836298757                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissLatency::total   2836298757                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker       545224                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAccesses::total       545224                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker       545224                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAccesses::total       545224                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.252636                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMissRate::total     0.252636                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.252636                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMissRate::total     0.252636                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 20591.236992                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMissLatency::total 20591.236992                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 20591.236992                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMissLatency::total 20591.236992                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::writebacks        89419                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.writebacks::total        89419                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker       137743                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMisses::total       137743                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker       137743                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMisses::total       137743                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   2698555757                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissLatency::total   2698555757                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   2698555757                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissLatency::total   2698555757                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.252636                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandMshrMissRate::total     0.252636                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.252636                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallMshrMissRate::total     0.252636                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 19591.236992                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.demandAvgMshrMissLatency::total 19591.236992                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 19591.236992                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.overallAvgMshrMissLatency::total 19591.236992                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.replacements        89419                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.dtb_walker       407481                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.hits::total       407481                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.dtb_walker       137743                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.misses::total       137743                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker   2836298757                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missLatency::total   2836298757                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker       545224                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.accesses::total       545224                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.252636                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.missRate::total     0.252636                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 20591.236992                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMissLatency::total 20591.236992                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker       137743                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMisses::total       137743                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   2698555757                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissLatency::total   2698555757                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.252636                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.mshrMissRate::total     0.252636                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 19591.236992                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 19591.236992                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagsInUse    15.037298                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.totalRefs       545224                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.sampledRefs       137743                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgRefs     3.958270                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.warmupTick  22293171500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.dtb_walker    15.037298                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.dtb_walker     0.939831                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.avgOccs::total     0.939831                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.tagAccesses      4499535                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.dataAccesses      4499535                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.fetch2.intInstructions    102132363                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.vecInstructions        32859                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.loadInstructions     20084929                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.storeInstructions      8605342                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.fetch2.amoInstructions       219193                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::cpu_cluster.cpus0.inst     61991121                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.demandHits::total     61991121                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::cpu_cluster.cpus0.inst     61991121                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.overallHits::total     61991121                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::cpu_cluster.cpus0.inst       733316                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMisses::total       733316                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::cpu_cluster.cpus0.inst       733316                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMisses::total       733316                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::cpu_cluster.cpus0.inst  17221006250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMissLatency::total  17221006250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::cpu_cluster.cpus0.inst  17221006250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMissLatency::total  17221006250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandAccesses::cpu_cluster.cpus0.inst     62724437                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandAccesses::total     62724437                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::cpu_cluster.cpus0.inst     62724437                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.overallAccesses::total     62724437                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.icache.demandMissRate::cpu_cluster.cpus0.inst     0.011691                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMissRate::total     0.011691                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::cpu_cluster.cpus0.inst     0.011691                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMissRate::total     0.011691                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::cpu_cluster.cpus0.inst 23483.745411                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMissLatency::total 23483.745411                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::cpu_cluster.cpus0.inst 23483.745411                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMissLatency::total 23483.745411                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.writebacks::writebacks       732452                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.writebacks::total       732452                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::cpu_cluster.cpus0.inst       733316                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMisses::total       733316                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::cpu_cluster.cpus0.inst       733316                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrMisses::total       733316                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheable::cpu_cluster.cpus0.inst       360519                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheable::total       360519                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::cpu_cluster.cpus0.inst  17037677250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissLatency::total  17037677250                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::cpu_cluster.cpus0.inst  17037677250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrMissLatency::total  17037677250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheableLatency::cpu_cluster.cpus0.inst  21920767500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.overallMshrUncacheableLatency::total  21920767500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::cpu_cluster.cpus0.inst     0.011691                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandMshrMissRate::total     0.011691                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::cpu_cluster.cpus0.inst     0.011691                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.overallMshrMissRate::total     0.011691                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 23233.745411                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.demandAvgMshrMissLatency::total 23233.745411                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 23233.745411                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrMissLatency::total 23233.745411                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.inst 60803.362652                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.overallAvgMshrUncacheableLatency::total 60803.362652                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.icache.replacements       732452                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::cpu_cluster.cpus0.inst     61991121                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.hits::total     61991121                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::cpu_cluster.cpus0.inst       733316                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.misses::total       733316                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::cpu_cluster.cpus0.inst  17221006250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.missLatency::total  17221006250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::cpu_cluster.cpus0.inst     62724437                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.accesses::total     62724437                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::cpu_cluster.cpus0.inst     0.011691                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.missRate::total     0.011691                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::cpu_cluster.cpus0.inst 23483.745411                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMissLatency::total 23483.745411                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::cpu_cluster.cpus0.inst       733316                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMisses::total       733316                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus0.inst       360519                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheable::total       360519                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.inst  17037677250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissLatency::total  17037677250                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.inst  21920767500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrUncacheableLatency::total  21920767500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::cpu_cluster.cpus0.inst     0.011691                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.mshrMissRate::total     0.011691                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 23233.745411                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrMissLatency::total 23233.745411                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.inst 60803.362652                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.ReadReq.avgMshrUncacheableLatency::total 60803.362652                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.icache.tags.tagsInUse   718.483589                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.icache.tags.totalRefs     62724437                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.sampledRefs       733316                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.icache.tags.avgRefs    85.535345                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.icache.tags.warmupTick  22292921500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.icache.tags.occupancies::cpu_cluster.cpus0.inst   718.483589                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::cpu_cluster.cpus0.inst     0.935526                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.avgOccs::total     0.935526                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::2          404                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ageTaskId_1024::3          362                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.icache.tags.tagAccesses    188906627                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.dataAccesses    188906627                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::cpu_cluster.cpus0.mmu.itb_walker        54464                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandHits::total        54464                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::cpu_cluster.cpus0.mmu.itb_walker        54464                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallHits::total        54464                       # number of overall hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::cpu_cluster.cpus0.mmu.itb_walker         8923                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMisses::total         8923                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::cpu_cluster.cpus0.mmu.itb_walker         8923                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMisses::total         8923                       # number of overall misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker    330222077                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissLatency::total    330222077                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker    330222077                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissLatency::total    330222077                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker        63387                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAccesses::total        63387                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker        63387                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAccesses::total        63387                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.140770                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMissRate::total     0.140770                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.140770                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMissRate::total     0.140770                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 37007.965595                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMissLatency::total 37007.965595                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 37007.965595                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMissLatency::total 37007.965595                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::writebacks         8783                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.writebacks::total         8783                       # number of writebacks (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         8923                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMisses::total         8923                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         8923                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMisses::total         8923                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    321299077                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissLatency::total    321299077                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    321299077                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissLatency::total    321299077                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.140770                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandMshrMissRate::total     0.140770                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.140770                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.overallMshrMissRate::total     0.140770                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 36007.965595                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.demandAvgMshrMissLatency::total 36007.965595                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 36007.965595                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.overallAvgMshrMissLatency::total 36007.965595                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.replacements         8783                       # number of replacements (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus0.mmu.itb_walker        54464                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.hits::total        54464                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus0.mmu.itb_walker         8923                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.misses::total         8923                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker    330222077                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missLatency::total    330222077                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus0.mmu.itb_walker        63387                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.accesses::total        63387                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.140770                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.missRate::total     0.140770                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 37007.965595                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMissLatency::total 37007.965595                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker         8923                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMisses::total         8923                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    321299077                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissLatency::total    321299077                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.140770                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.mshrMissRate::total     0.140770                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 36007.965595                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.ReadReq.avgMshrMissLatency::total 36007.965595                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagsInUse    14.941434                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.totalRefs        63387                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.sampledRefs         8923                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgRefs     7.103777                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.warmupTick  22292740500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupancies::cpu_cluster.cpus0.mmu.itb_walker    14.941434                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus0.mmu.itb_walker     0.933840                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.avgOccs::total     0.933840                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::2            8                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ageTaskId_1023::3            8                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.tagAccesses       516019                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.dataAccesses       516019                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readHits     22557223                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readMisses       127107                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeHits     16295650                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeMisses        29056                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.inserts       123542                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlb            8                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.flushedEntries        49271                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.alignFaults          171                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.prefetchFaults         2181                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.permsFaults        21847                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.readAccesses     22684330                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.writeAccesses     16324706                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.hits       38852873                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.misses       156163                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb.accesses     39009036                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walks       153982                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongDescriptor       153982                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2         1863                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3       121679                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::samples       153982                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::0       153982    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkWaitTime::total       153982                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::samples       123542                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::mean 24694.769795                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::gmean 10981.708742                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::stdev 48852.714671                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::0-65535       107297     86.85%     86.85% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::65536-131071         9495      7.69%     94.54% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::131072-196607         4390      3.55%     98.09% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::196608-262143         1784      1.44%     99.53% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::262144-327679          327      0.26%     99.80% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::327680-393215          102      0.08%     99.88% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::393216-458751           95      0.08%     99.96% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::458752-524287           44      0.04%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::524288-589823            5      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::589824-655359            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.walkServiceTime::total       123542                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::samples    818273520                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::0    818273520    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pendingWalks::total    818273520                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::4KiB       121679     98.49%     98.49% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::2MiB         1863      1.51%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.pageSizes::total       123542                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Data       153982                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Requested::total       153982                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Data       123542                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin_Completed::total       123542                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.requestOrigin::total       277524                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.itb.instHits     62727903                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instMisses        15959                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.inserts        15787                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlb            8                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.itb.flushedEntries         1246                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.permsFaults         1911                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.instAccesses     62743862                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.hits       62727903                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.itb.misses        15959                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.itb.accesses     62743862                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walks        15959                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongDescriptor        15959                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          439                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        15348                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::samples        15959                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::0        15959    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkWaitTime::total        15959                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::samples        15787                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::mean 25062.234750                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::gmean 11324.912560                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::stdev 38471.850959                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::0-32767        12148     76.95%     76.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::32768-65535         1013      6.42%     83.37% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::65536-98303         2338     14.81%     98.18% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::98304-131071           80      0.51%     98.68% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::131072-163839           59      0.37%     99.06% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::163840-196607           59      0.37%     99.43% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::196608-229375           19      0.12%     99.55% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::229376-262143           17      0.11%     99.66% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::262144-294911           12      0.08%     99.73% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::294912-327679           19      0.12%     99.85% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::327680-360447           14      0.09%     99.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::360448-393215            4      0.03%     99.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::393216-425983            1      0.01%     99.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::425984-458751            4      0.03%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.walkServiceTime::total        15787                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::samples    817835020                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::0    817835020    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pendingWalks::total    817835020                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::4KiB        15348     97.22%     97.22% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::2MiB          439      2.78%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.pageSizes::total        15787                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::Inst        15959                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Requested::total        15959                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::Inst        15787                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin_Completed::total        15787                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.requestOrigin::total        31746                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.numTransitions         5551                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::samples         2776                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::mean 125825334.867075                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::stdev 61740545.326663                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::underflows           91      3.28%      3.28% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::1000-5e+10         2685     96.72%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::max_value    162737208                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.ticksClkGated::total         2776                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::ON 136228549159                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.power_state.pwrStateResidencyTicks::CLK_GATED 349291129591                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus0.thread_0.numInsts    140552686                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numOps    154373392                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus0.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus1.numCycles         183954626                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus1.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus1.numInsts           32349242                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus1.numOps             36927148                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus1.numDiscardedOps      1395129                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus1.numFetchSuspends         2317                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus1.quiesceCycles    1758130888                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus1.cpi                5.686520                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus1.ipc                0.175854                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus1.committedInstType_0::No_OpClass         1558      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntAlu     26254272     71.10%     71.10% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntMult        47085      0.13%     71.23% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IntDiv         6490      0.02%     71.25% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatAdd            0      0.00%     71.25% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatCmp            0      0.00%     71.25% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatCvt            0      0.00%     71.25% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMult            0      0.00%     71.25% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMultAcc            0      0.00%     71.25% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatDiv            0      0.00%     71.25% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMisc        10497      0.03%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatSqrt            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAdd           10      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAddAcc            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAlu           10      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdCmp            8      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdCvt            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMisc           81      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMult            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdMultAcc            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShift            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShiftAcc            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdDiv            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSqrt            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatAdd            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatAlu            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatCmp            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatCvt            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatDiv            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMisc            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMult            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatSqrt            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceAdd            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceAlu            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdReduceCmp            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAes            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdAesMix            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha1Hash            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha1Hash2            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha256Hash            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdSha256Hash2            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShaSigma2            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdShaSigma3            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::SimdPredAlu            0      0.00%     71.28% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::MemRead      6596437     17.86%     89.14% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::MemWrite      4010700     10.86%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.committedInstType_0::total     36927148                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus1.branchPred.lookups      8780401                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.condPredicted      6027297                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus1.branchPred.condIncorrect       382935                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBLookups      4959373                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHits      4492004                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus1.branchPred.BTBHitRatio     0.905760                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus1.branchPred.RASUsed      1107572                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus1.branchPred.RASIncorrect        89673                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectLookups        74670                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectHits        38473                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMisses        36197                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus1.branchPred.indirectMispredicted        10626                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::cpu_cluster.cpus1.data      9982588                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandHits::total      9982588                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::cpu_cluster.cpus1.data      9986929                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallHits::total      9986929                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::cpu_cluster.cpus1.data       638358                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMisses::total       638358                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::cpu_cluster.cpus1.data       642370                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMisses::total       642370                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::cpu_cluster.cpus1.data  20855457250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMissLatency::total  20855457250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::cpu_cluster.cpus1.data  20855457250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMissLatency::total  20855457250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::cpu_cluster.cpus1.data     10620946                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandAccesses::total     10620946                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::cpu_cluster.cpus1.data     10629299                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.overallAccesses::total     10629299                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::cpu_cluster.cpus1.data     0.060104                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMissRate::total     0.060104                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::cpu_cluster.cpus1.data     0.060434                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMissRate::total     0.060434                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::cpu_cluster.cpus1.data 32670.472133                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMissLatency::total 32670.472133                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::cpu_cluster.cpus1.data 32466.424724                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMissLatency::total 32466.424724                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.writebacks::writebacks       287946                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.writebacks::total       287946                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::cpu_cluster.cpus1.data        40394                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrHits::total        40394                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::cpu_cluster.cpus1.data        40394                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrHits::total        40394                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::cpu_cluster.cpus1.data       597964                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMisses::total       597964                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::cpu_cluster.cpus1.data       601737                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrMisses::total       601737                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::cpu_cluster.cpus1.data         8439                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheable::total         8439                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::cpu_cluster.cpus1.data  19768947750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissLatency::total  19768947750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::cpu_cluster.cpus1.data  19855646500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissLatency::total  19855646500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus1.data    734376000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.overallMshrUncacheableLatency::total    734376000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::cpu_cluster.cpus1.data     0.056300                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandMshrMissRate::total     0.056300                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::cpu_cluster.cpus1.data     0.056611                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.overallMshrMissRate::total     0.056611                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 33060.431314                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.demandAvgMshrMissLatency::total 33060.431314                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 32997.217223                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrMissLatency::total 32997.217223                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 87021.685034                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.overallAvgMshrUncacheableLatency::total 87021.685034                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dcache.replacements       571215                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus1.data            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus1.data        26500                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissLatency::total        26500                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus1.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus1.data        13250                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.InvalidateReq.avgMshrMissLatency::total        13250                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::cpu_cluster.cpus1.data         2245                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.hits::total         2245                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.misses::cpu_cluster.cpus1.data          102                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.misses::total          102                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus1.data      1116500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missLatency::total      1116500                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::cpu_cluster.cpus1.data         2347                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.accesses::total         2347                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missRate::cpu_cluster.cpus1.data     0.043460                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.missRate::total     0.043460                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus1.data 10946.078431                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMissLatency::total 10946.078431                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus1.data           65                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrHits::total           65                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus1.data           37                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMisses::total           37                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus1.data       295500                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissLatency::total       295500                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus1.data     0.015765                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.mshrMissRate::total     0.015765                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus1.data  7986.486486                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.LoadLockedReq.avgMshrMissLatency::total  7986.486486                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::cpu_cluster.cpus1.data      6336216                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.hits::total      6336216                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::cpu_cluster.cpus1.data       407783                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.misses::total       407783                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::cpu_cluster.cpus1.data  17075029250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missLatency::total  17075029250                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::cpu_cluster.cpus1.data      6743999                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.accesses::total      6743999                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::cpu_cluster.cpus1.data     0.060466                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.missRate::total     0.060466                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus1.data 41872.832487                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMissLatency::total 41872.832487                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::cpu_cluster.cpus1.data         6777                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrHits::total         6777                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::cpu_cluster.cpus1.data       401006                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMisses::total       401006                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data         4064                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheable::total         4064                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.data  16809904750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissLatency::total  16809904750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data    734376000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrUncacheableLatency::total    734376000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus1.data     0.059461                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.mshrMissRate::total     0.059461                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.data 41919.334748                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrMissLatency::total 41919.334748                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 180702.755906                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.ReadReq.avgMshrUncacheableLatency::total 180702.755906                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::cpu_cluster.cpus1.data         1687                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.hits::total         1687                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::cpu_cluster.cpus1.data           81                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.misses::total           81                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::cpu_cluster.cpus1.data         1768                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.accesses::total         1768                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::cpu_cluster.cpus1.data     0.045814                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.missRate::total     0.045814                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus1.data           80                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMisses::total           80                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus1.data      1055500                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissLatency::total      1055500                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus1.data     0.045249                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.mshrMissRate::total     0.045249                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus1.data 13193.750000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFExReq.avgMshrMissLatency::total 13193.750000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::cpu_cluster.cpus1.data         2654                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.hits::total         2654                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::cpu_cluster.cpus1.data         3931                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.misses::total         3931                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::cpu_cluster.cpus1.data         6585                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.accesses::total         6585                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::cpu_cluster.cpus1.data     0.596963                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.missRate::total     0.596963                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus1.data         3693                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMisses::total         3693                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus1.data     85643250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissLatency::total     85643250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus1.data     0.560820                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.mshrMissRate::total     0.560820                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus1.data 23190.698619                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SoftPFReq.avgMshrMissLatency::total 23190.698619                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::cpu_cluster.cpus1.data         2217                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.hits::total         2217                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.misses::cpu_cluster.cpus1.data            7                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.misses::total            7                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missLatency::cpu_cluster.cpus1.data        25000                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missLatency::total        25000                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::cpu_cluster.cpus1.data         2224                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.accesses::total         2224                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missRate::cpu_cluster.cpus1.data     0.003147                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.missRate::total     0.003147                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus1.data  3571.428571                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMissLatency::total  3571.428571                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus1.data            7                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMisses::total            7                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus1.data        23250                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissLatency::total        23250                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus1.data     0.003147                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.mshrMissRate::total     0.003147                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus1.data  3321.428571                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.StoreCondReq.avgMshrMissLatency::total  3321.428571                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::cpu_cluster.cpus1.data       115180                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.hits::total       115180                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::cpu_cluster.cpus1.data        12178                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.misses::total        12178                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::cpu_cluster.cpus1.data    133142500                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missLatency::total    133142500                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::cpu_cluster.cpus1.data       127358                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.accesses::total       127358                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::cpu_cluster.cpus1.data     0.095620                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.missRate::total     0.095620                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus1.data 10933.034981                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMissLatency::total 10933.034981                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrHits::cpu_cluster.cpus1.data           27                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrHits::total           27                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::cpu_cluster.cpus1.data        12151                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMisses::total        12151                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus1.data    129845750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissLatency::total    129845750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus1.data     0.095408                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.mshrMissRate::total     0.095408                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus1.data 10686.013497                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.SwapReq.avgMshrMissLatency::total 10686.013497                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::cpu_cluster.cpus1.data        15095                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.hits::total        15095                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::cpu_cluster.cpus1.data       131069                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.misses::total       131069                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::cpu_cluster.cpus1.data   1734629750                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missLatency::total   1734629750                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::cpu_cluster.cpus1.data       146164                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.accesses::total       146164                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::cpu_cluster.cpus1.data     0.896726                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.missRate::total     0.896726                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus1.data 13234.477642                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMissLatency::total 13234.477642                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus1.data           63                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrHits::total           63                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus1.data       131006                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMisses::total       131006                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus1.data   1699155250                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissLatency::total   1699155250                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus1.data     0.896295                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.mshrMissRate::total     0.896295                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus1.data 12970.056715                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteLineReq.avgMshrMissLatency::total 12970.056715                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::cpu_cluster.cpus1.data      3631277                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.hits::total      3631277                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::cpu_cluster.cpus1.data        99506                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.misses::total        99506                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::cpu_cluster.cpus1.data   2045798250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missLatency::total   2045798250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::cpu_cluster.cpus1.data      3730783                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.accesses::total      3730783                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::cpu_cluster.cpus1.data     0.026672                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.missRate::total     0.026672                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus1.data 20559.546661                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMissLatency::total 20559.546661                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::cpu_cluster.cpus1.data        33554                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrHits::total        33554                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::cpu_cluster.cpus1.data        65952                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMisses::total        65952                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data         4375                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrUncacheable::total         4375                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus1.data   1259887750                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissLatency::total   1259887750                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus1.data     0.017678                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.mshrMissRate::total     0.017678                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus1.data 19103.101498                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.WriteReq.avgMshrMissLatency::total 19103.101498                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.tagsInUse   294.911307                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dcache.tags.totalRefs     10723662                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.sampledRefs       596391                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dcache.tags.avgRefs    17.980925                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dcache.tags.warmupTick 166010024500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dcache.tags.occupancies::cpu_cluster.cpus1.data   294.911307                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::cpu_cluster.cpus1.data     0.575999                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.avgOccs::total     0.575999                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::0           24                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::1          319                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ageTaskId_1024::2          169                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dcache.tags.tagAccesses     22118851                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.dataAccesses     22118851                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.dtb_walker       220235                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandHits::total       220235                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.dtb_walker       220235                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallHits::total       220235                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker        73779                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMisses::total        73779                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker        73779                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMisses::total        73779                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   2226354721                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissLatency::total   2226354721                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   2226354721                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissLatency::total   2226354721                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker       294014                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAccesses::total       294014                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker       294014                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAccesses::total       294014                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.250937                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMissRate::total     0.250937                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.250937                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMissRate::total     0.250937                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30175.994809                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMissLatency::total 30175.994809                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30175.994809                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMissLatency::total 30175.994809                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::writebacks        73286                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.writebacks::total        73286                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        73779                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMisses::total        73779                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        73779                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMisses::total        73779                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   2152575721                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissLatency::total   2152575721                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   2152575721                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissLatency::total   2152575721                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.250937                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandMshrMissRate::total     0.250937                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.250937                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallMshrMissRate::total     0.250937                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 29175.994809                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.demandAvgMshrMissLatency::total 29175.994809                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 29175.994809                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.overallAvgMshrMissLatency::total 29175.994809                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.replacements        73286                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.dtb_walker       220235                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.hits::total       220235                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.dtb_walker        73779                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.misses::total        73779                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker   2226354721                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missLatency::total   2226354721                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker       294014                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.accesses::total       294014                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.250937                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.missRate::total     0.250937                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 30175.994809                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMissLatency::total 30175.994809                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        73779                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMisses::total        73779                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   2152575721                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissLatency::total   2152575721                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.250937                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.mshrMissRate::total     0.250937                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 29175.994809                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 29175.994809                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagsInUse    10.506844                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.totalRefs       294014                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.sampledRefs        73779                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgRefs     3.985064                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.warmupTick 166009854500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.dtb_walker    10.506844                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.dtb_walker     0.656678                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.avgOccs::total     0.656678                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::0            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::1           11                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ageTaskId_1023::2            4                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.tagAccesses      2425891                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.dataAccesses      2425891                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.fetch2.intInstructions     21802820                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.vecInstructions        14030                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.loadInstructions      5827412                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.storeInstructions      1559836                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.fetch2.amoInstructions       153111                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::cpu_cluster.cpus1.inst     14941709                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.demandHits::total     14941709                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::cpu_cluster.cpus1.inst     14941709                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.overallHits::total     14941709                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::cpu_cluster.cpus1.inst       591816                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMisses::total       591816                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::cpu_cluster.cpus1.inst       591816                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMisses::total       591816                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::cpu_cluster.cpus1.inst  15849678750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMissLatency::total  15849678750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::cpu_cluster.cpus1.inst  15849678750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMissLatency::total  15849678750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandAccesses::cpu_cluster.cpus1.inst     15533525                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandAccesses::total     15533525                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::cpu_cluster.cpus1.inst     15533525                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.overallAccesses::total     15533525                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.icache.demandMissRate::cpu_cluster.cpus1.inst     0.038099                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMissRate::total     0.038099                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::cpu_cluster.cpus1.inst     0.038099                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMissRate::total     0.038099                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::cpu_cluster.cpus1.inst 26781.429955                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMissLatency::total 26781.429955                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::cpu_cluster.cpus1.inst 26781.429955                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMissLatency::total 26781.429955                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.writebacks::writebacks       590951                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.writebacks::total       590951                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::cpu_cluster.cpus1.inst       591816                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMisses::total       591816                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::cpu_cluster.cpus1.inst       591816                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrMisses::total       591816                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheable::cpu_cluster.cpus1.inst           90                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheable::total           90                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::cpu_cluster.cpus1.inst  15701724750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissLatency::total  15701724750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::cpu_cluster.cpus1.inst  15701724750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrMissLatency::total  15701724750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheableLatency::cpu_cluster.cpus1.inst      5480000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.overallMshrUncacheableLatency::total      5480000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::cpu_cluster.cpus1.inst     0.038099                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandMshrMissRate::total     0.038099                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::cpu_cluster.cpus1.inst     0.038099                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.overallMshrMissRate::total     0.038099                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 26531.429955                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.demandAvgMshrMissLatency::total 26531.429955                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 26531.429955                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrMissLatency::total 26531.429955                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.inst 60888.888889                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.overallAvgMshrUncacheableLatency::total 60888.888889                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.icache.replacements       590951                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::cpu_cluster.cpus1.inst     14941709                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.hits::total     14941709                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::cpu_cluster.cpus1.inst       591816                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.misses::total       591816                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::cpu_cluster.cpus1.inst  15849678750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.missLatency::total  15849678750                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::cpu_cluster.cpus1.inst     15533525                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.accesses::total     15533525                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::cpu_cluster.cpus1.inst     0.038099                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.missRate::total     0.038099                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::cpu_cluster.cpus1.inst 26781.429955                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMissLatency::total 26781.429955                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::cpu_cluster.cpus1.inst       591816                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMisses::total       591816                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus1.inst           90                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheable::total           90                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.inst  15701724750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissLatency::total  15701724750                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.inst      5480000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrUncacheableLatency::total      5480000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::cpu_cluster.cpus1.inst     0.038099                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.mshrMissRate::total     0.038099                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 26531.429955                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrMissLatency::total 26531.429955                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.inst 60888.888889                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.ReadReq.avgMshrUncacheableLatency::total 60888.888889                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.icache.tags.tagsInUse   503.161700                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.icache.tags.totalRefs     15533525                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.sampledRefs       591816                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.icache.tags.avgRefs    26.247220                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.icache.tags.warmupTick 166009665500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.icache.tags.occupancies::cpu_cluster.cpus1.inst   503.161700                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::cpu_cluster.cpus1.inst     0.655158                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.avgOccs::total     0.655158                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::0          122                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::1          475                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::2          169                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.icache.tags.tagAccesses     47192391                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.dataAccesses     47192391                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::cpu_cluster.cpus1.mmu.itb_walker        50201                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandHits::total        50201                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::cpu_cluster.cpus1.mmu.itb_walker        50201                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallHits::total        50201                       # number of overall hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::cpu_cluster.cpus1.mmu.itb_walker         8540                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMisses::total         8540                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::cpu_cluster.cpus1.mmu.itb_walker         8540                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMisses::total         8540                       # number of overall misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker    378778210                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissLatency::total    378778210                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker    378778210                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissLatency::total    378778210                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker        58741                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAccesses::total        58741                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker        58741                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAccesses::total        58741                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.145384                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMissRate::total     0.145384                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.145384                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMissRate::total     0.145384                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 44353.420375                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMissLatency::total 44353.420375                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 44353.420375                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMissLatency::total 44353.420375                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::writebacks         8356                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.writebacks::total         8356                       # number of writebacks (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         8540                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMisses::total         8540                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         8540                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMisses::total         8540                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    370238210                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissLatency::total    370238210                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    370238210                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissLatency::total    370238210                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.145384                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandMshrMissRate::total     0.145384                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.145384                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.overallMshrMissRate::total     0.145384                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 43353.420375                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.demandAvgMshrMissLatency::total 43353.420375                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 43353.420375                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.overallAvgMshrMissLatency::total 43353.420375                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.replacements         8356                       # number of replacements (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus1.mmu.itb_walker        50201                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.hits::total        50201                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus1.mmu.itb_walker         8540                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.misses::total         8540                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker    378778210                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missLatency::total    378778210                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus1.mmu.itb_walker        58741                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.accesses::total        58741                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.145384                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.missRate::total     0.145384                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 44353.420375                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMissLatency::total 44353.420375                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker         8540                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMisses::total         8540                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    370238210                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissLatency::total    370238210                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.145384                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.mshrMissRate::total     0.145384                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 43353.420375                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.ReadReq.avgMshrMissLatency::total 43353.420375                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagsInUse    10.528107                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.totalRefs        58741                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.sampledRefs         8540                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgRefs     6.878337                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.warmupTick 166009456500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupancies::cpu_cluster.cpus1.mmu.itb_walker    10.528107                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus1.mmu.itb_walker     0.658007                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.avgOccs::total     0.658007                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ageTaskId_1023::0            3                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ageTaskId_1023::1            8                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ageTaskId_1023::2            5                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.tagAccesses       478468                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.dataAccesses       478468                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readHits      6787144                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readMisses        75989                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeHits      4036054                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeMisses         9527                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.inserts        64901                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.flushedEntries         1388                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.alignFaults           21                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.prefetchFaults         1039                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.permsFaults          894                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.readAccesses      6863133                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.writeAccesses      4045581                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.hits       10823198                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.misses        85516                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb.accesses     10908714                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walks        84477                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongDescriptor        84477                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2         1445                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        63454                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::samples        84477                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::0        84477    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkWaitTime::total        84477                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::samples        64899                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::mean 35089.342671                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::gmean 14514.955703                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::stdev 57951.289018                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::0-65535        50910     78.44%     78.44% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::65536-131071         8717     13.43%     91.88% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::131072-196607         3436      5.29%     97.17% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::196608-262143         1387      2.14%     99.31% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::262144-327679          247      0.38%     99.69% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::327680-393215           97      0.15%     99.84% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::393216-458751           66      0.10%     99.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::458752-524287           37      0.06%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.walkServiceTime::total        64899                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::samples  -1493931544                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::0  -1493931544    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pendingWalks::total  -1493931544                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::4KiB        63456     97.77%     97.77% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::2MiB         1445      2.23%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.pageSizes::total        64901                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Data        84477                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Requested::total        84477                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Data        64901                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin_Completed::total        64901                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.requestOrigin::total       149378                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.itb.instHits     15536566                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instMisses        14796                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.inserts        14574                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.itb.flushedEntries         1284                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.permsFaults         1640                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.instAccesses     15551362                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.hits       15536566                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.itb.misses        14796                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.itb.accesses     15551362                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walks        14796                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongDescriptor        14796                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          430                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        14144                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::samples        14796                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::0        14796    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkWaitTime::total        14796                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::samples        14574                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::mean 30117.435159                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::gmean 13049.529817                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::stdev 41849.816801                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::0-32767        10288     70.59%     70.59% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::32768-65535         1153      7.91%     78.50% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::65536-98303         2812     19.29%     97.80% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::98304-131071           76      0.52%     98.32% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::131072-163839           59      0.40%     98.72% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::163840-196607           80      0.55%     99.27% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::196608-229375           24      0.16%     99.44% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::229376-262143           26      0.18%     99.62% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::262144-294911           15      0.10%     99.72% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::294912-327679           21      0.14%     99.86% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::327680-360447           13      0.09%     99.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::360448-393215            4      0.03%     99.98% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::393216-425983            3      0.02%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.walkServiceTime::total        14574                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::samples  -1494337044                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::0  -1494337044    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pendingWalks::total  -1494337044                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::4KiB        14144     97.05%     97.05% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::2MiB          430      2.95%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.pageSizes::total        14574                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::Inst        14796                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Requested::total        14796                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::Inst        14574                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin_Completed::total        14574                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.requestOrigin::total        29370                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.numTransitions         4634                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::samples         2317                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::mean 189697405.011221                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::stdev 2437751252.147589                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::underflows          119      5.14%      5.14% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::1000-5e+10         2196     94.78%     99.91% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::5e+10-1e+11            2      0.09%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::max_value  86575835000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.ticksClkGated::total         2317                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::ON  45990791339                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 439528887411                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus1.thread_0.numInsts     32349242                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numOps     36927148                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus1.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus2.numCycles          88634903                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus2.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus2.numInsts           19855096                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus2.numOps             22313451                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus2.numDiscardedOps       904431                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus2.numFetchSuspends         1911                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus2.quiesceCycles    1853434150                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus2.cpi                4.464088                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus2.ipc                0.224010                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus2.committedInstType_0::No_OpClass         2999      0.01%      0.01% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntAlu     15496723     69.45%     69.46% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntMult        60706      0.27%     69.74% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IntDiv         9118      0.04%     69.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatAdd            0      0.00%     69.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatCmp            0      0.00%     69.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatCvt            0      0.00%     69.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMult            0      0.00%     69.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMultAcc            0      0.00%     69.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatDiv            0      0.00%     69.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMisc        27427      0.12%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatSqrt            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAdd           16      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAddAcc            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAlu            2      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdCmp            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdCvt            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMisc          561      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMult            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdMultAcc            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShift            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShiftAcc            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdDiv            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSqrt            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatAdd            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatAlu            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatCmp            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatCvt            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatDiv            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMisc            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMult            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatSqrt            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceAdd            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceAlu            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdReduceCmp            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAes            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdAesMix            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha1Hash            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha1Hash2            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha256Hash            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdSha256Hash2            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShaSigma2            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdShaSigma3            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::SimdPredAlu            0      0.00%     69.90% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::MemRead      4387183     19.66%     89.56% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::MemWrite      2328716     10.44%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.committedInstType_0::total     22313451                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus2.branchPred.lookups      5735006                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.condPredicted      4151459                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus2.branchPred.condIncorrect       277222                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBLookups      3722501                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHits      3360336                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus2.branchPred.BTBHitRatio     0.902709                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus2.branchPred.RASUsed       571997                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus2.branchPred.RASIncorrect        40631                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectLookups        54913                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectHits        21751                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMisses        33162                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus2.branchPred.indirectMispredicted        11672                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::cpu_cluster.cpus2.data      6492674                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandHits::total      6492674                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::cpu_cluster.cpus2.data      6494617                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallHits::total      6494617                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::cpu_cluster.cpus2.data       253668                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMisses::total       253668                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::cpu_cluster.cpus2.data       255998                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMisses::total       255998                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::cpu_cluster.cpus2.data   6850143750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMissLatency::total   6850143750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::cpu_cluster.cpus2.data   6850143750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMissLatency::total   6850143750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::cpu_cluster.cpus2.data      6746342                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandAccesses::total      6746342                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::cpu_cluster.cpus2.data      6750615                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.overallAccesses::total      6750615                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::cpu_cluster.cpus2.data     0.037601                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMissRate::total     0.037601                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::cpu_cluster.cpus2.data     0.037922                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMissRate::total     0.037922                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::cpu_cluster.cpus2.data 27004.366928                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMissLatency::total 27004.366928                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::cpu_cluster.cpus2.data 26758.583075                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMissLatency::total 26758.583075                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.writebacks::writebacks       138617                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.writebacks::total       138617                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::cpu_cluster.cpus2.data        27520                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrHits::total        27520                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::cpu_cluster.cpus2.data        27520                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrHits::total        27520                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::cpu_cluster.cpus2.data       226148                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMisses::total       226148                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::cpu_cluster.cpus2.data       228471                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrMisses::total       228471                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::cpu_cluster.cpus2.data         1541                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheable::total         1541                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::cpu_cluster.cpus2.data   6198264750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissLatency::total   6198264750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::cpu_cluster.cpus2.data   6257159250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissLatency::total   6257159250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus2.data     91052250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.overallMshrUncacheableLatency::total     91052250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::cpu_cluster.cpus2.data     0.033522                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandMshrMissRate::total     0.033522                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::cpu_cluster.cpus2.data     0.033844                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.overallMshrMissRate::total     0.033844                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 27408.001618                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.demandAvgMshrMissLatency::total 27408.001618                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 27387.104928                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrMissLatency::total 27387.104928                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 59086.469825                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.overallAvgMshrUncacheableLatency::total 59086.469825                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dcache.replacements       217073                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMisses::cpu_cluster.cpus2.data         4096                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMisses::total         4096                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus2.data     56316500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissLatency::total     56316500                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus2.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus2.data 13749.145508                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.CleanInvalidReq.avgMshrMissLatency::total 13749.145508                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus2.data            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus2.data        26750                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissLatency::total        26750                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus2.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus2.data        13375                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.InvalidateReq.avgMshrMissLatency::total        13375                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::cpu_cluster.cpus2.data         1547                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.hits::total         1547                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.misses::cpu_cluster.cpus2.data           88                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.misses::total           88                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus2.data       352250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missLatency::total       352250                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::cpu_cluster.cpus2.data         1635                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.accesses::total         1635                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missRate::cpu_cluster.cpus2.data     0.053823                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.missRate::total     0.053823                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus2.data  4002.840909                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMissLatency::total  4002.840909                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus2.data           62                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrHits::total           62                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus2.data           26                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMisses::total           26                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus2.data        89750                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissLatency::total        89750                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus2.data     0.015902                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.mshrMissRate::total     0.015902                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus2.data  3451.923077                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.LoadLockedReq.avgMshrMissLatency::total  3451.923077                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::cpu_cluster.cpus2.data      4337302                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.hits::total      4337302                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::cpu_cluster.cpus2.data       154595                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.misses::total       154595                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::cpu_cluster.cpus2.data   5237745500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missLatency::total   5237745500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::cpu_cluster.cpus2.data      4491897                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.accesses::total      4491897                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::cpu_cluster.cpus2.data     0.034416                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.missRate::total     0.034416                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus2.data 33880.432744                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMissLatency::total 33880.432744                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::cpu_cluster.cpus2.data         3632                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrHits::total         3632                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::cpu_cluster.cpus2.data       150963                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMisses::total       150963                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data          788                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheable::total          788                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.data   5077919500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissLatency::total   5077919500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data     91052250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrUncacheableLatency::total     91052250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus2.data     0.033608                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.mshrMissRate::total     0.033608                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.data 33636.848102                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrMissLatency::total 33636.848102                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 115548.540609                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.ReadReq.avgMshrUncacheableLatency::total 115548.540609                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.hits::cpu_cluster.cpus2.data          601                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.hits::total          601                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.misses::cpu_cluster.cpus2.data           73                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.misses::total           73                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.accesses::cpu_cluster.cpus2.data          674                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.accesses::total          674                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.missRate::cpu_cluster.cpus2.data     0.108309                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.missRate::total     0.108309                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus2.data           72                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMisses::total           72                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus2.data       538250                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissLatency::total       538250                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus2.data     0.106825                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.mshrMissRate::total     0.106825                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus2.data  7475.694444                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFExReq.avgMshrMissLatency::total  7475.694444                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.hits::cpu_cluster.cpus2.data         1342                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.hits::total         1342                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.misses::cpu_cluster.cpus2.data         2257                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.misses::total         2257                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.accesses::cpu_cluster.cpus2.data         3599                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.accesses::total         3599                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.missRate::cpu_cluster.cpus2.data     0.627119                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.missRate::total     0.627119                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus2.data         2251                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMisses::total         2251                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus2.data     58356250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissLatency::total     58356250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus2.data     0.625452                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.mshrMissRate::total     0.625452                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus2.data 25924.589072                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SoftPFReq.avgMshrMissLatency::total 25924.589072                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.missLatency::cpu_cluster.cpus2.data         2500                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.missLatency::total         2500                       # number of StoreCondFailReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMissLatency::cpu_cluster.cpus2.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.mshrMissLatency::cpu_cluster.cpus2.data         2250                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.mshrMissLatency::total         2250                       # number of StoreCondFailReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMshrMissLatency::cpu_cluster.cpus2.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.hits::cpu_cluster.cpus2.data         1577                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.hits::total         1577                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.misses::cpu_cluster.cpus2.data           10                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.misses::total           10                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missLatency::cpu_cluster.cpus2.data        41750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missLatency::total        41750                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.accesses::cpu_cluster.cpus2.data         1587                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.accesses::total         1587                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missRate::cpu_cluster.cpus2.data     0.006301                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.missRate::total     0.006301                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus2.data         4175                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMissLatency::total         4175                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus2.data           10                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMisses::total           10                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus2.data        39500                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissLatency::total        39500                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus2.data     0.006301                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.mshrMissRate::total     0.006301                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus2.data         3950                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.StoreCondReq.avgMshrMissLatency::total         3950                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::cpu_cluster.cpus2.data        61753                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.hits::total        61753                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::cpu_cluster.cpus2.data         6380                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.misses::total         6380                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::cpu_cluster.cpus2.data     56772750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missLatency::total     56772750                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::cpu_cluster.cpus2.data        68133                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.accesses::total        68133                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::cpu_cluster.cpus2.data     0.093640                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.missRate::total     0.093640                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus2.data  8898.550157                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMissLatency::total  8898.550157                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrHits::cpu_cluster.cpus2.data           14                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrHits::total           14                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::cpu_cluster.cpus2.data         6366                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMisses::total         6366                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus2.data     54946750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissLatency::total     54946750                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus2.data     0.093435                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.mshrMissRate::total     0.093435                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus2.data  8631.283380                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.SwapReq.avgMshrMissLatency::total  8631.283380                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.hits::cpu_cluster.cpus2.data         7624                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.hits::total         7624                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.misses::cpu_cluster.cpus2.data        34061                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.misses::total        34061                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missLatency::cpu_cluster.cpus2.data    375336000                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missLatency::total    375336000                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.accesses::cpu_cluster.cpus2.data        41685                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.accesses::total        41685                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missRate::cpu_cluster.cpus2.data     0.817104                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.missRate::total     0.817104                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus2.data 11019.523796                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMissLatency::total 11019.523796                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus2.data           34                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrHits::total           34                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus2.data        34027                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMisses::total        34027                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus2.data    365178000                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissLatency::total    365178000                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus2.data     0.816289                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.mshrMissRate::total     0.816289                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus2.data 10732.006936                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteLineReq.avgMshrMissLatency::total 10732.006936                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::cpu_cluster.cpus2.data      2147748                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.hits::total      2147748                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::cpu_cluster.cpus2.data        65012                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.misses::total        65012                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::cpu_cluster.cpus2.data   1237062250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missLatency::total   1237062250                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::cpu_cluster.cpus2.data      2212760                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.accesses::total      2212760                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::cpu_cluster.cpus2.data     0.029381                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.missRate::total     0.029381                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus2.data 19028.214022                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMissLatency::total 19028.214022                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::cpu_cluster.cpus2.data        23854                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrHits::total        23854                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::cpu_cluster.cpus2.data        41158                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMisses::total        41158                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data          753                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrUncacheable::total          753                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus2.data    755167250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissLatency::total    755167250                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus2.data     0.018600                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.mshrMissRate::total     0.018600                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus2.data 18348.006463                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.WriteReq.avgMshrMissLatency::total 18348.006463                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.tagsInUse   282.956038                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dcache.tags.totalRefs      6795844                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.sampledRefs       226766                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dcache.tags.avgRefs    29.968531                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dcache.tags.warmupTick 198112357500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dcache.tags.occupancies::cpu_cluster.cpus2.data   282.956038                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::cpu_cluster.cpus2.data     0.552649                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.avgOccs::total     0.552649                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dcache.tags.occupanciesTaskId::1024          476                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::2          256                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ageTaskId_1024::3          220                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dcache.tags.ratioOccsTaskId::1024     0.929688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dcache.tags.tagAccesses     13878902                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.dataAccesses     13878902                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.dtb_walker        97226                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandHits::total        97226                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.dtb_walker        97226                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallHits::total        97226                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker        36999                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMisses::total        36999                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker        36999                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMisses::total        36999                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1134865751                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissLatency::total   1134865751                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1134865751                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissLatency::total   1134865751                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker       134225                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAccesses::total       134225                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker       134225                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAccesses::total       134225                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.275649                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMissRate::total     0.275649                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.275649                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMissRate::total     0.275649                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 30672.876321                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMissLatency::total 30672.876321                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 30672.876321                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMissLatency::total 30672.876321                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::writebacks        36669                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.writebacks::total        36669                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        36999                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMisses::total        36999                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        36999                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMisses::total        36999                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1097866751                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissLatency::total   1097866751                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1097866751                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissLatency::total   1097866751                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.275649                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandMshrMissRate::total     0.275649                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.275649                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallMshrMissRate::total     0.275649                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 29672.876321                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.demandAvgMshrMissLatency::total 29672.876321                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 29672.876321                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.overallAvgMshrMissLatency::total 29672.876321                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.replacements        36669                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.dtb_walker        97226                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.hits::total        97226                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.dtb_walker        36999                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.misses::total        36999                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker   1134865751                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missLatency::total   1134865751                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker       134225                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.accesses::total       134225                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.275649                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.missRate::total     0.275649                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 30672.876321                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMissLatency::total 30672.876321                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        36999                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMisses::total        36999                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker   1097866751                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissLatency::total   1097866751                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.275649                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.mshrMissRate::total     0.275649                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 29672.876321                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 29672.876321                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagsInUse     9.467770                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.totalRefs       134225                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.sampledRefs        36999                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgRefs     3.627801                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.warmupTick 198112159500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.dtb_walker     9.467770                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.dtb_walker     0.591736                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.avgOccs::total     0.591736                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.tagAccesses      1110799                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.dataAccesses      1110799                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.fetch2.intInstructions     12622128                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.vecInstructions        36200                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.loadInstructions      4183836                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.storeInstructions       957697                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.fetch2.amoInstructions        80656                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::cpu_cluster.cpus2.inst      9950841                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.demandHits::total      9950841                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::cpu_cluster.cpus2.inst      9950841                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.overallHits::total      9950841                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::cpu_cluster.cpus2.inst       374458                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMisses::total       374458                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::cpu_cluster.cpus2.inst       374458                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMisses::total       374458                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::cpu_cluster.cpus2.inst   9634420000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMissLatency::total   9634420000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::cpu_cluster.cpus2.inst   9634420000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMissLatency::total   9634420000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandAccesses::cpu_cluster.cpus2.inst     10325299                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandAccesses::total     10325299                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::cpu_cluster.cpus2.inst     10325299                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.overallAccesses::total     10325299                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.icache.demandMissRate::cpu_cluster.cpus2.inst     0.036266                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMissRate::total     0.036266                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::cpu_cluster.cpus2.inst     0.036266                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMissRate::total     0.036266                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::cpu_cluster.cpus2.inst 25728.973610                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMissLatency::total 25728.973610                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::cpu_cluster.cpus2.inst 25728.973610                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMissLatency::total 25728.973610                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.writebacks::writebacks       373605                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.writebacks::total       373605                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::cpu_cluster.cpus2.inst       374458                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMisses::total       374458                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::cpu_cluster.cpus2.inst       374458                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrMisses::total       374458                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheable::cpu_cluster.cpus2.inst           99                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheable::total           99                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::cpu_cluster.cpus2.inst   9540805500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissLatency::total   9540805500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::cpu_cluster.cpus2.inst   9540805500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrMissLatency::total   9540805500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheableLatency::cpu_cluster.cpus2.inst      6177500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.overallMshrUncacheableLatency::total      6177500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::cpu_cluster.cpus2.inst     0.036266                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandMshrMissRate::total     0.036266                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::cpu_cluster.cpus2.inst     0.036266                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.overallMshrMissRate::total     0.036266                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 25478.973610                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.demandAvgMshrMissLatency::total 25478.973610                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 25478.973610                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrMissLatency::total 25478.973610                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.inst 62398.989899                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.overallAvgMshrUncacheableLatency::total 62398.989899                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.icache.replacements       373605                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::cpu_cluster.cpus2.inst      9950841                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.hits::total      9950841                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::cpu_cluster.cpus2.inst       374458                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.misses::total       374458                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::cpu_cluster.cpus2.inst   9634420000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.missLatency::total   9634420000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::cpu_cluster.cpus2.inst     10325299                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.accesses::total     10325299                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::cpu_cluster.cpus2.inst     0.036266                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.missRate::total     0.036266                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::cpu_cluster.cpus2.inst 25728.973610                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMissLatency::total 25728.973610                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::cpu_cluster.cpus2.inst       374458                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMisses::total       374458                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus2.inst           99                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheable::total           99                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.inst   9540805500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissLatency::total   9540805500                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.inst      6177500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrUncacheableLatency::total      6177500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::cpu_cluster.cpus2.inst     0.036266                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.mshrMissRate::total     0.036266                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 25478.973610                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrMissLatency::total 25478.973610                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.inst 62398.989899                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.ReadReq.avgMshrUncacheableLatency::total 62398.989899                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.icache.tags.tagsInUse   453.178458                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.icache.tags.totalRefs     10325299                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.sampledRefs       374458                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.icache.tags.avgRefs    27.573984                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.icache.tags.warmupTick 198111947500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.icache.tags.occupancies::cpu_cluster.cpus2.inst   453.178458                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::cpu_cluster.cpus2.inst     0.590076                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.avgOccs::total     0.590076                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::2          450                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ageTaskId_1024::3          317                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.icache.tags.tagAccesses     31350355                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.dataAccesses     31350355                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::cpu_cluster.cpus2.mmu.itb_walker        38703                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandHits::total        38703                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::cpu_cluster.cpus2.mmu.itb_walker        38703                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallHits::total        38703                       # number of overall hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::cpu_cluster.cpus2.mmu.itb_walker         6820                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMisses::total         6820                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::cpu_cluster.cpus2.mmu.itb_walker         6820                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMisses::total         6820                       # number of overall misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker    294560180                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissLatency::total    294560180                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker    294560180                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissLatency::total    294560180                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker        45523                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAccesses::total        45523                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker        45523                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAccesses::total        45523                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.149814                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMissRate::total     0.149814                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.149814                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMissRate::total     0.149814                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 43190.642229                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMissLatency::total 43190.642229                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 43190.642229                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMissLatency::total 43190.642229                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::writebacks         6714                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.writebacks::total         6714                       # number of writebacks (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         6820                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMisses::total         6820                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         6820                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMisses::total         6820                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    287740180                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissLatency::total    287740180                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    287740180                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissLatency::total    287740180                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.149814                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandMshrMissRate::total     0.149814                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.149814                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.overallMshrMissRate::total     0.149814                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 42190.642229                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.demandAvgMshrMissLatency::total 42190.642229                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 42190.642229                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.overallAvgMshrMissLatency::total 42190.642229                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.replacements         6714                       # number of replacements (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus2.mmu.itb_walker        38703                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.hits::total        38703                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus2.mmu.itb_walker         6820                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.misses::total         6820                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker    294560180                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missLatency::total    294560180                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus2.mmu.itb_walker        45523                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.accesses::total        45523                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.149814                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.missRate::total     0.149814                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 43190.642229                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMissLatency::total 43190.642229                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker         6820                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMisses::total         6820                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    287740180                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissLatency::total    287740180                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.149814                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.mshrMissRate::total     0.149814                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 42190.642229                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.ReadReq.avgMshrMissLatency::total 42190.642229                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagsInUse     9.470696                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.totalRefs        45523                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.sampledRefs         6820                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgRefs     6.674927                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.warmupTick 198111866250                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupancies::cpu_cluster.cpus2.mmu.itb_walker     9.470696                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus2.mmu.itb_walker     0.591918                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.avgOccs::total     0.591918                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::2           11                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ageTaskId_1023::3            5                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.tagAccesses       371004                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.dataAccesses       371004                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readHits      4519327                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readMisses        35136                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeHits      2348577                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeMisses         5509                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.inserts        26984                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.flushedEntries         1524                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.alignFaults           24                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.prefetchFaults          464                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.permsFaults         1942                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.readAccesses      4554463                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.writeAccesses      2354086                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.hits        6867904                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.misses        40645                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb.accesses      6908549                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walks        40181                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongDescriptor        40181                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          612                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        26372                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::samples        40181                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::0        40181    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkWaitTime::total        40181                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::samples        26984                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::mean 41798.890083                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::gmean 16773.086090                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::stdev 65219.187854                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::0-65535        20178     74.78%     74.78% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::65536-131071         3843     14.24%     89.02% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::131072-196607         1816      6.73%     95.75% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::196608-262143          869      3.22%     98.97% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::262144-327679          161      0.60%     99.57% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::327680-393215           60      0.22%     99.79% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::393216-458751           36      0.13%     99.92% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::458752-524287           17      0.06%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::524288-589823            4      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.walkServiceTime::total        26984                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::samples    543579384                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::0    543579384    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pendingWalks::total    543579384                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::4KiB        26372     97.73%     97.73% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::2MiB          612      2.27%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.pageSizes::total        26984                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Data        40181                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Requested::total        40181                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Data        26984                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin_Completed::total        26984                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.requestOrigin::total        67165                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.itb.instHits     10328275                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instMisses        11467                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.inserts        11344                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.itb.flushedEntries         1482                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.permsFaults         1851                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.instAccesses     10339742                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.hits       10328275                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.itb.misses        11467                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.itb.accesses     10339742                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walks        11467                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongDescriptor        11467                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          337                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walksLongTerminatedAtLevel::Level3        11007                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::samples        11467                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::0        11467    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkWaitTime::total        11467                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::samples        11344                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::mean 30084.053244                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::gmean 13113.142540                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::stdev 42175.295914                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::0-32767         8010     70.61%     70.61% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::32768-65535          997      8.79%     79.40% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::65536-98303         2032     17.91%     97.31% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::98304-131071           82      0.72%     98.03% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::131072-163839           67      0.59%     98.62% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::163840-196607           72      0.63%     99.26% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::196608-229375           15      0.13%     99.39% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::229376-262143           23      0.20%     99.59% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::262144-294911           14      0.12%     99.72% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::294912-327679           14      0.12%     99.84% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::327680-360447           14      0.12%     99.96% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::360448-393215            3      0.03%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::458752-491519            1      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.walkServiceTime::total        11344                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::samples    543365884                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::0    543365884    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pendingWalks::total    543365884                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::4KiB        11007     97.03%     97.03% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::2MiB          337      2.97%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.pageSizes::total        11344                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::Inst        11467                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Requested::total        11467                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::Inst        11344                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin_Completed::total        11344                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.requestOrigin::total        22811                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.numTransitions         3821                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::samples         1911                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::mean 242516979.475667                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::stdev 2780278601.941370                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::underflows           40      2.09%      2.09% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::1000-5e+10         1869     97.80%     99.90% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::5e+10-1e+11            2      0.10%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::max_value  86575828000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.ticksClkGated::total         1911                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::ON  22069730972                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 463449947778                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus2.thread_0.numInsts     19855096                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numOps     22313451                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus2.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.cpus3.numCycles         127387795                       # Number of cpu cycles simulated (Cycle)
testsys.cpu_cluster.cpus3.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
testsys.cpu_cluster.cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
testsys.cpu_cluster.cpus3.numInsts           39730006                       # Number of instructions committed (Count)
testsys.cpu_cluster.cpus3.numOps             43636913                       # Number of ops (including micro ops) committed (Count)
testsys.cpu_cluster.cpus3.numDiscardedOps      1004522                       # Number of ops (including micro ops) which were discarded before commit (Count)
testsys.cpu_cluster.cpus3.numFetchSuspends         1618                       # Number of times Execute suspended instruction fetching (Count)
testsys.cpu_cluster.cpus3.quiesceCycles    1814676021                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
testsys.cpu_cluster.cpus3.cpi                3.206337                       # CPI: cycles per instruction ((Cycle/Count))
testsys.cpu_cluster.cpus3.ipc                0.311882                       # IPC: instructions per cycle ((Count/Cycle))
testsys.cpu_cluster.cpus3.committedInstType_0::No_OpClass         1760      0.00%      0.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntAlu     27761580     63.62%     63.62% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntMult        40095      0.09%     63.72% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IntDiv        13461      0.03%     63.75% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatAdd            0      0.00%     63.75% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatCmp            0      0.00%     63.75% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatCvt            0      0.00%     63.75% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMult            0      0.00%     63.75% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMultAcc            0      0.00%     63.75% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatDiv            0      0.00%     63.75% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMisc        15168      0.03%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatSqrt            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAdd            4      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAddAcc            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAlu            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdCmp            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdCvt            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMisc          262      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMult            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdMultAcc            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShift            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShiftAcc            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdDiv            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSqrt            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatAdd            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatAlu            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatCmp            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatCvt            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatDiv            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMisc            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMult            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatSqrt            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceAdd            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceAlu            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdReduceCmp            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAes            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdAesMix            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha1Hash            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha1Hash2            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha256Hash            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdSha256Hash2            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShaSigma2            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdShaSigma3            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::SimdPredAlu            0      0.00%     63.78% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::MemRead      9950091     22.80%     86.58% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::MemWrite      5854492     13.42%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.committedInstType_0::total     43636913                       # Class of committed instruction (Count)
testsys.cpu_cluster.cpus3.branchPred.lookups      7589749                       # Number of BP lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.condPredicted      5425231                       # Number of conditional branches predicted (Count)
testsys.cpu_cluster.cpus3.branchPred.condIncorrect       315233                       # Number of conditional branches incorrect (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBLookups      4566072                       # Number of BTB lookups (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHits      4219636                       # Number of BTB hits (Count)
testsys.cpu_cluster.cpus3.branchPred.BTBHitRatio     0.924128                       # BTB Hit Ratio (Ratio)
testsys.cpu_cluster.cpus3.branchPred.RASUsed       856526                       # Number of times the RAS was used to get a target. (Count)
testsys.cpu_cluster.cpus3.branchPred.RASIncorrect        50253                       # Number of incorrect RAS predictions. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectLookups        51335                       # Number of indirect predictor lookups. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectHits        28168                       # Number of indirect target hits. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMisses        23167                       # Number of indirect misses. (Count)
testsys.cpu_cluster.cpus3.branchPred.indirectMispredicted         8205                       # Number of mispredicted indirect branches. (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::cpu_cluster.cpus3.data     14856560                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandHits::total     14856560                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::cpu_cluster.cpus3.data     14862491                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallHits::total     14862491                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::cpu_cluster.cpus3.data       268805                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMisses::total       268805                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::cpu_cluster.cpus3.data       272503                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMisses::total       272503                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::cpu_cluster.cpus3.data   7231962000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMissLatency::total   7231962000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::cpu_cluster.cpus3.data   7231962000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMissLatency::total   7231962000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::cpu_cluster.cpus3.data     15125365                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandAccesses::total     15125365                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::cpu_cluster.cpus3.data     15134994                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.overallAccesses::total     15134994                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::cpu_cluster.cpus3.data     0.017772                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMissRate::total     0.017772                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::cpu_cluster.cpus3.data     0.018005                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMissRate::total     0.018005                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::cpu_cluster.cpus3.data 26904.120087                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMissLatency::total 26904.120087                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::cpu_cluster.cpus3.data 26539.017919                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMissLatency::total 26539.017919                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.writebacks::writebacks       153182                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.writebacks::total       153182                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::cpu_cluster.cpus3.data        26488                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrHits::total        26488                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::cpu_cluster.cpus3.data        26488                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrHits::total        26488                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::cpu_cluster.cpus3.data       242317                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMisses::total       242317                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::cpu_cluster.cpus3.data       246015                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrMisses::total       246015                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::cpu_cluster.cpus3.data        17437                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheable::total        17437                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::cpu_cluster.cpus3.data   6417944500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissLatency::total   6417944500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::cpu_cluster.cpus3.data   6475795250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissLatency::total   6475795250                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::cpu_cluster.cpus3.data   1867070250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.overallMshrUncacheableLatency::total   1867070250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::cpu_cluster.cpus3.data     0.016021                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandMshrMissRate::total     0.016021                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::cpu_cluster.cpus3.data     0.016255                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.overallMshrMissRate::total     0.016255                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 26485.737691                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.demandAvgMshrMissLatency::total 26485.737691                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 26322.765888                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrMissLatency::total 26322.765888                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 107075.199289                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.overallAvgMshrUncacheableLatency::total 107075.199289                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dcache.replacements       232773                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMisses::cpu_cluster.cpus3.data            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMisses::total            2                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissLatency::cpu_cluster.cpus3.data        27500                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissLatency::total        27500                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissRate::cpu_cluster.cpus3.data          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.mshrMissRate::total          inf                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus3.data        13750                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.InvalidateReq.avgMshrMissLatency::total        13750                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.hits::cpu_cluster.cpus3.data          594                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.hits::total          594                       # number of LoadLockedReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.misses::cpu_cluster.cpus3.data           82                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.misses::total           82                       # number of LoadLockedReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missLatency::cpu_cluster.cpus3.data       373000                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missLatency::total       373000                       # number of LoadLockedReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.accesses::cpu_cluster.cpus3.data          676                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.accesses::total          676                       # number of LoadLockedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missRate::cpu_cluster.cpus3.data     0.121302                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.missRate::total     0.121302                       # miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMissLatency::cpu_cluster.cpus3.data  4548.780488                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMissLatency::total  4548.780488                       # average LoadLockedReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrHits::cpu_cluster.cpus3.data           61                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrHits::total           61                       # number of LoadLockedReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMisses::cpu_cluster.cpus3.data           21                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMisses::total           21                       # number of LoadLockedReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissLatency::cpu_cluster.cpus3.data       119500                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissLatency::total       119500                       # number of LoadLockedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissRate::cpu_cluster.cpus3.data     0.031065                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.mshrMissRate::total     0.031065                       # mshr miss rate for LoadLockedReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMshrMissLatency::cpu_cluster.cpus3.data  5690.476190                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.LoadLockedReq.avgMshrMissLatency::total  5690.476190                       # average LoadLockedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::cpu_cluster.cpus3.data      9230846                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.hits::total      9230846                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::cpu_cluster.cpus3.data       170615                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.misses::total       170615                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::cpu_cluster.cpus3.data   5340700500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missLatency::total   5340700500                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::cpu_cluster.cpus3.data      9401461                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.accesses::total      9401461                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::cpu_cluster.cpus3.data     0.018148                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.missRate::total     0.018148                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::cpu_cluster.cpus3.data 31302.643378                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMissLatency::total 31302.643378                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::cpu_cluster.cpus3.data         4250                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrHits::total         4250                       # number of ReadReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::cpu_cluster.cpus3.data       166365                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMisses::total       166365                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data         8748                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheable::total         8748                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.data   5149461000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissLatency::total   5149461000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data   1867070250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrUncacheableLatency::total   1867070250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::cpu_cluster.cpus3.data     0.017696                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.mshrMissRate::total     0.017696                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.data 30952.790551                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrMissLatency::total 30952.790551                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 213428.240741                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.ReadReq.avgMshrUncacheableLatency::total 213428.240741                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.hits::cpu_cluster.cpus3.data          150                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.hits::total          150                       # number of SoftPFExReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.misses::cpu_cluster.cpus3.data           75                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.misses::total           75                       # number of SoftPFExReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.accesses::cpu_cluster.cpus3.data          225                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.accesses::total          225                       # number of SoftPFExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.missRate::cpu_cluster.cpus3.data     0.333333                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.missRate::total     0.333333                       # miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMisses::cpu_cluster.cpus3.data           75                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMisses::total           75                       # number of SoftPFExReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissLatency::cpu_cluster.cpus3.data       993500                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissLatency::total       993500                       # number of SoftPFExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissRate::cpu_cluster.cpus3.data     0.333333                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.mshrMissRate::total     0.333333                       # mshr miss rate for SoftPFExReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.avgMshrMissLatency::cpu_cluster.cpus3.data 13246.666667                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFExReq.avgMshrMissLatency::total 13246.666667                       # average SoftPFExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::cpu_cluster.cpus3.data         5781                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.hits::total         5781                       # number of SoftPFReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::cpu_cluster.cpus3.data         3623                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.misses::total         3623                       # number of SoftPFReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::cpu_cluster.cpus3.data         9404                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.accesses::total         9404                       # number of SoftPFReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::cpu_cluster.cpus3.data     0.385262                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.missRate::total     0.385262                       # miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::cpu_cluster.cpus3.data         3623                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMisses::total         3623                       # number of SoftPFReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::cpu_cluster.cpus3.data     56857250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissLatency::total     56857250                       # number of SoftPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::cpu_cluster.cpus3.data     0.385262                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.mshrMissRate::total     0.385262                       # mshr miss rate for SoftPFReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::cpu_cluster.cpus3.data 15693.417058                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SoftPFReq.avgMshrMissLatency::total 15693.417058                       # average SoftPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.hits::cpu_cluster.cpus3.data          652                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.hits::total          652                       # number of StoreCondReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.misses::cpu_cluster.cpus3.data            7                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.misses::total            7                       # number of StoreCondReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missLatency::cpu_cluster.cpus3.data        43250                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missLatency::total        43250                       # number of StoreCondReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.accesses::cpu_cluster.cpus3.data          659                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.accesses::total          659                       # number of StoreCondReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missRate::cpu_cluster.cpus3.data     0.010622                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.missRate::total     0.010622                       # miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMissLatency::cpu_cluster.cpus3.data  6178.571429                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMissLatency::total  6178.571429                       # average StoreCondReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMisses::cpu_cluster.cpus3.data            7                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMisses::total            7                       # number of StoreCondReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissLatency::cpu_cluster.cpus3.data        41500                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissLatency::total        41500                       # number of StoreCondReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissRate::cpu_cluster.cpus3.data     0.010622                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.mshrMissRate::total     0.010622                       # mshr miss rate for StoreCondReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMshrMissLatency::cpu_cluster.cpus3.data  5928.571429                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.StoreCondReq.avgMshrMissLatency::total  5928.571429                       # average StoreCondReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::cpu_cluster.cpus3.data       115530                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.hits::total       115530                       # number of SwapReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::cpu_cluster.cpus3.data         6339                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.misses::total         6339                       # number of SwapReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::cpu_cluster.cpus3.data     50867000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missLatency::total     50867000                       # number of SwapReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::cpu_cluster.cpus3.data       121869                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.accesses::total       121869                       # number of SwapReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::cpu_cluster.cpus3.data     0.052015                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.missRate::total     0.052015                       # miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::cpu_cluster.cpus3.data  8024.451806                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMissLatency::total  8024.451806                       # average SwapReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrHits::cpu_cluster.cpus3.data           12                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrHits::total           12                       # number of SwapReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::cpu_cluster.cpus3.data         6327                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMisses::total         6327                       # number of SwapReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::cpu_cluster.cpus3.data     49163250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissLatency::total     49163250                       # number of SwapReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::cpu_cluster.cpus3.data     0.051916                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.mshrMissRate::total     0.051916                       # mshr miss rate for SwapReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::cpu_cluster.cpus3.data  7770.388810                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.SwapReq.avgMshrMissLatency::total  7770.388810                       # average SwapReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::cpu_cluster.cpus3.data        27830                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.hits::total        27830                       # number of WriteLineReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::cpu_cluster.cpus3.data        33040                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.misses::total        33040                       # number of WriteLineReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::cpu_cluster.cpus3.data    301274500                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missLatency::total    301274500                       # number of WriteLineReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::cpu_cluster.cpus3.data        60870                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.accesses::total        60870                       # number of WriteLineReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::cpu_cluster.cpus3.data     0.542796                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.missRate::total     0.542796                       # miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::cpu_cluster.cpus3.data  9118.477603                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMissLatency::total  9118.477603                       # average WriteLineReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrHits::cpu_cluster.cpus3.data           52                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrHits::total           52                       # number of WriteLineReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::cpu_cluster.cpus3.data        32988                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMisses::total        32988                       # number of WriteLineReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::cpu_cluster.cpus3.data    290505500                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissLatency::total    290505500                       # number of WriteLineReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::cpu_cluster.cpus3.data     0.541942                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.mshrMissRate::total     0.541942                       # mshr miss rate for WriteLineReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::cpu_cluster.cpus3.data  8806.399297                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteLineReq.avgMshrMissLatency::total  8806.399297                       # average WriteLineReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::cpu_cluster.cpus3.data      5597884                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.hits::total      5597884                       # number of WriteReq hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::cpu_cluster.cpus3.data        65150                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.misses::total        65150                       # number of WriteReq misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::cpu_cluster.cpus3.data   1589987000                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missLatency::total   1589987000                       # number of WriteReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::cpu_cluster.cpus3.data      5663034                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.accesses::total      5663034                       # number of WriteReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::cpu_cluster.cpus3.data     0.011504                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.missRate::total     0.011504                       # miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::cpu_cluster.cpus3.data 24405.019186                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMissLatency::total 24405.019186                       # average WriteReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::cpu_cluster.cpus3.data        22186                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrHits::total        22186                       # number of WriteReq MSHR hits (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::cpu_cluster.cpus3.data        42964                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMisses::total        42964                       # number of WriteReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data         8689                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrUncacheable::total         8689                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::cpu_cluster.cpus3.data    977978000                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissLatency::total    977978000                       # number of WriteReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::cpu_cluster.cpus3.data     0.007587                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.mshrMissRate::total     0.007587                       # mshr miss rate for WriteReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::cpu_cluster.cpus3.data 22762.731589                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.WriteReq.avgMshrMissLatency::total 22762.731589                       # average WriteReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.tagsInUse   237.936899                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dcache.tags.totalRefs     15233163                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.sampledRefs       243625                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dcache.tags.avgRefs    62.527093                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dcache.tags.warmupTick 230217460500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dcache.tags.occupancies::cpu_cluster.cpus3.data   237.936899                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::cpu_cluster.cpus3.data     0.464721                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.avgOccs::total     0.464721                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dcache.tags.occupanciesTaskId::1024          475                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ageTaskId_1024::2          475                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dcache.tags.ratioOccsTaskId::1024     0.927734                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dcache.tags.tagAccesses     30760025                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.dataAccesses     30760025                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.dtb_walker        96468                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandHits::total        96468                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.dtb_walker        96468                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallHits::total        96468                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker        34135                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMisses::total        34135                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker        34135                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMisses::total        34135                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   1044235365                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissLatency::total   1044235365                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   1044235365                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissLatency::total   1044235365                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker       130603                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAccesses::total       130603                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker       130603                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAccesses::total       130603                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.261365                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMissRate::total     0.261365                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.261365                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMissRate::total     0.261365                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 30591.339241                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMissLatency::total 30591.339241                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 30591.339241                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMissLatency::total 30591.339241                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::writebacks        33960                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.writebacks::total        33960                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        34135                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMisses::total        34135                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        34135                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMisses::total        34135                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   1010100365                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissLatency::total   1010100365                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   1010100365                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissLatency::total   1010100365                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.261365                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandMshrMissRate::total     0.261365                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.261365                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallMshrMissRate::total     0.261365                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 29591.339241                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.demandAvgMshrMissLatency::total 29591.339241                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 29591.339241                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.overallAvgMshrMissLatency::total 29591.339241                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.replacements        33960                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.dtb_walker        96468                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.hits::total        96468                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.dtb_walker        34135                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.misses::total        34135                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker   1044235365                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missLatency::total   1044235365                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker       130603                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.accesses::total       130603                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.261365                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.missRate::total     0.261365                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 30591.339241                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMissLatency::total 30591.339241                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        34135                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMisses::total        34135                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker   1010100365                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissLatency::total   1010100365                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.261365                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.mshrMissRate::total     0.261365                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 29591.339241                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 29591.339241                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagsInUse     8.412847                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.totalRefs       130603                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.sampledRefs        34135                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgRefs     3.826073                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.warmupTick 230217276500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.dtb_walker     8.412847                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.dtb_walker     0.525803                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.avgOccs::total     0.525803                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.tagAccesses      1078959                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.dataAccesses      1078959                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.fetch2.intInstructions     23229173                       # Number of integer instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.vecInstructions        20074                       # Number of SIMD instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.loadInstructions      9263256                       # Number of memory load instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.storeInstructions      3689337                       # Number of memory store instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.fetch2.amoInstructions       136571                       # Number of memory atomic instructions successfully decoded (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::cpu_cluster.cpus3.inst     14090661                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.demandHits::total     14090661                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::cpu_cluster.cpus3.inst     14090661                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.overallHits::total     14090661                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::cpu_cluster.cpus3.inst       386920                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMisses::total       386920                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::cpu_cluster.cpus3.inst       386920                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMisses::total       386920                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::cpu_cluster.cpus3.inst   9864901000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMissLatency::total   9864901000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::cpu_cluster.cpus3.inst   9864901000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMissLatency::total   9864901000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandAccesses::cpu_cluster.cpus3.inst     14477581                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandAccesses::total     14477581                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::cpu_cluster.cpus3.inst     14477581                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.overallAccesses::total     14477581                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.icache.demandMissRate::cpu_cluster.cpus3.inst     0.026725                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMissRate::total     0.026725                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::cpu_cluster.cpus3.inst     0.026725                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMissRate::total     0.026725                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::cpu_cluster.cpus3.inst 25495.970743                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMissLatency::total 25495.970743                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::cpu_cluster.cpus3.inst 25495.970743                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMissLatency::total 25495.970743                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.writebacks::writebacks       386063                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.writebacks::total       386063                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::cpu_cluster.cpus3.inst       386920                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMisses::total       386920                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::cpu_cluster.cpus3.inst       386920                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrMisses::total       386920                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheable::cpu_cluster.cpus3.inst          107                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheable::total          107                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::cpu_cluster.cpus3.inst   9768171000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissLatency::total   9768171000                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::cpu_cluster.cpus3.inst   9768171000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrMissLatency::total   9768171000                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheableLatency::cpu_cluster.cpus3.inst      7138000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.overallMshrUncacheableLatency::total      7138000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::cpu_cluster.cpus3.inst     0.026725                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandMshrMissRate::total     0.026725                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::cpu_cluster.cpus3.inst     0.026725                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.overallMshrMissRate::total     0.026725                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 25245.970743                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.demandAvgMshrMissLatency::total 25245.970743                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 25245.970743                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrMissLatency::total 25245.970743                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.inst 66710.280374                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.overallAvgMshrUncacheableLatency::total 66710.280374                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.icache.replacements       386063                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::cpu_cluster.cpus3.inst     14090661                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.hits::total     14090661                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::cpu_cluster.cpus3.inst       386920                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.misses::total       386920                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::cpu_cluster.cpus3.inst   9864901000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.missLatency::total   9864901000                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::cpu_cluster.cpus3.inst     14477581                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.accesses::total     14477581                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::cpu_cluster.cpus3.inst     0.026725                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.missRate::total     0.026725                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::cpu_cluster.cpus3.inst 25495.970743                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMissLatency::total 25495.970743                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::cpu_cluster.cpus3.inst       386920                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMisses::total       386920                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheable::cpu_cluster.cpus3.inst          107                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheable::total          107                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.inst   9768171000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissLatency::total   9768171000                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.inst      7138000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrUncacheableLatency::total      7138000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::cpu_cluster.cpus3.inst     0.026725                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.mshrMissRate::total     0.026725                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 25245.970743                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrMissLatency::total 25245.970743                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.inst 66710.280374                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.ReadReq.avgMshrUncacheableLatency::total 66710.280374                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.icache.tags.tagsInUse   403.304854                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.icache.tags.totalRefs     14477581                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.sampledRefs       386920                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.icache.tags.avgRefs    37.417505                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.icache.tags.warmupTick 230217078500                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.icache.tags.occupancies::cpu_cluster.cpus3.inst   403.304854                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::cpu_cluster.cpus3.inst     0.525137                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.avgOccs::total     0.525137                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.icache.tags.occupanciesTaskId::1024          768                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::2          765                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.icache.tags.tagAccesses     43819663                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.dataAccesses     43819663                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::cpu_cluster.cpus3.mmu.itb_walker        32358                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandHits::total        32358                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::cpu_cluster.cpus3.mmu.itb_walker        32358                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallHits::total        32358                       # number of overall hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::cpu_cluster.cpus3.mmu.itb_walker         5306                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMisses::total         5306                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::cpu_cluster.cpus3.mmu.itb_walker         5306                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMisses::total         5306                       # number of overall misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker    235883944                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissLatency::total    235883944                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker    235883944                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissLatency::total    235883944                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker        37664                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAccesses::total        37664                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker        37664                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAccesses::total        37664                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.140877                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMissRate::total     0.140877                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.140877                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMissRate::total     0.140877                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 44456.076894                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMissLatency::total 44456.076894                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 44456.076894                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMissLatency::total 44456.076894                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::writebacks         5242                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.writebacks::total         5242                       # number of writebacks (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker         5306                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMisses::total         5306                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker         5306                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMisses::total         5306                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    230577944                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissLatency::total    230577944                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    230577944                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissLatency::total    230577944                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.140877                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandMshrMissRate::total     0.140877                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.140877                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.overallMshrMissRate::total     0.140877                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 43456.076894                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.demandAvgMshrMissLatency::total 43456.076894                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 43456.076894                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.overallAvgMshrMissLatency::total 43456.076894                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.replacements         5242                       # number of replacements (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::cpu_cluster.cpus3.mmu.itb_walker        32358                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.hits::total        32358                       # number of ReadReq hits (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::cpu_cluster.cpus3.mmu.itb_walker         5306                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.misses::total         5306                       # number of ReadReq misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker    235883944                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missLatency::total    235883944                       # number of ReadReq miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::cpu_cluster.cpus3.mmu.itb_walker        37664                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.accesses::total        37664                       # number of ReadReq accesses(hits+misses) (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.140877                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.missRate::total     0.140877                       # miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 44456.076894                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMissLatency::total 44456.076894                       # average ReadReq miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker         5306                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMisses::total         5306                       # number of ReadReq MSHR misses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    230577944                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissLatency::total    230577944                       # number of ReadReq MSHR miss ticks (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.140877                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.mshrMissRate::total     0.140877                       # mshr miss rate for ReadReq accesses (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 43456.076894                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.ReadReq.avgMshrMissLatency::total 43456.076894                       # average ReadReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagsInUse     8.412676                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.totalRefs        37664                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.sampledRefs         5306                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgRefs     7.098379                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.warmupTick 230217011250                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupancies::cpu_cluster.cpus3.mmu.itb_walker     8.412676                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::cpu_cluster.cpus3.mmu.itb_walker     0.525792                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.avgOccs::total     0.525792                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ageTaskId_1023::2           16                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.tagAccesses       306618                       # Number of tag accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.dataAccesses       306618                       # Number of data accesses (Count)
testsys.cpu_cluster.cpus3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readHits     10105618                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readMisses        37847                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeHits      5880363                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeMisses         4835                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.inserts        26797                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.flushedEntries         1011                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.alignFaults           25                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.prefetchFaults          677                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.permsFaults          894                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.readAccesses     10143465                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.writeAccesses      5885198                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.hits       15985981                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.misses        42682                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb.accesses     16028663                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walks        42005                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongDescriptor        42005                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2          573                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3        26224                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::samples        42005                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::0        42005    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkWaitTime::total        42005                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::samples        26797                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::mean 39007.510169                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::gmean 16018.029595                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::stdev 61723.853312                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::0-65535        20374     76.03%     76.03% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::65536-131071         3841     14.33%     90.36% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::131072-196607         1654      6.17%     96.54% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::196608-262143          700      2.61%     99.15% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::262144-327679          132      0.49%     99.64% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::327680-393215           43      0.16%     99.80% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::393216-458751           38      0.14%     99.94% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::458752-524287           14      0.05%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.walkServiceTime::total        26797                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::samples  -1711027984                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::0  -1711027984    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pendingWalks::total  -1711027984                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::4KiB        26224     97.86%     97.86% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::2MiB          573      2.14%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.pageSizes::total        26797                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Data        42005                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Requested::total        42005                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Data        26797                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin_Completed::total        26797                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.requestOrigin::total        68802                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.itb.instHits     14479982                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instMisses         9481                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.inserts         9412                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlb            5                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMva        47979                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbMvaAsid          848                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushTlbAsid           62                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.itb.flushedEntries         1013                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.permsFaults         1423                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.instAccesses     14489463                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.hits       14479982                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.itb.misses         9481                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.itb.accesses     14489463                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walks         9481                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongDescriptor         9481                       # Table walker walks initiated with long descriptors (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level2          252                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walksLongTerminatedAtLevel::Level3         9160                       # Level at which table walker walks with long descriptors terminate (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::samples         9481                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::0         9481    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkWaitTime::total         9481                       # Table walker wait (enqueue to first request) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::samples         9412                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::mean 29254.143646                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::gmean 12902.745561                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::stdev 40275.377453                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::0-32767         6653     70.69%     70.69% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::32768-65535          867      9.21%     79.90% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::65536-98303         1705     18.12%     98.01% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::98304-131071           50      0.53%     98.54% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::131072-163839           49      0.52%     99.07% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::163840-196607           35      0.37%     99.44% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::196608-229375            9      0.10%     99.53% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::229376-262143           10      0.11%     99.64% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::262144-294911            6      0.06%     99.70% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::294912-327679           17      0.18%     99.88% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::327680-360447            6      0.06%     99.95% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::360448-393215            4      0.04%     99.99% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::393216-425983            1      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.walkServiceTime::total         9412                       # Table walker service (enqueue to completion) latency (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::samples  -1711227484                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::0  -1711227484    100.00%    100.00% # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pendingWalks::total  -1711227484                       # Table walker pending requests distribution (Tick)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::4KiB         9160     97.32%     97.32% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::2MiB          252      2.68%    100.00% # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.pageSizes::total         9412                       # Table walker page sizes translated (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::Inst         9481                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Requested::total         9481                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::Inst         9412                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin_Completed::total         9412                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.requestOrigin::total        18893                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instHits            0                       # ITB inst hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instMisses            0                       # ITB inst misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readHits            0                       # DTB read hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readMisses            0                       # DTB read misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeHits            0                       # DTB write hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeMisses            0                       # DTB write misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.readAccesses            0                       # DTB read accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.writeAccesses            0                       # DTB write accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.instAccesses            0                       # ITB inst accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.numTransitions         3235                       # Number of power state transitions (Count)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::samples         1618                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::mean 280445902.736094                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::stdev 3123243836.849544                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::underflows           17      1.05%      1.05% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::1000-5e+10         1599     98.83%     99.88% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::5e+10-1e+11            2      0.12%    100.00% # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::min_value          251                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::max_value  86575821000                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.ticksClkGated::total         1618                       # Distribution of time spent in the clock gated state (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::ON  31758208123                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 453761470627                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.cpus3.thread_0.numInsts     39730006                       # Number of Instructions committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numOps     43636913                       # Number of Ops committed (Count)
testsys.cpu_cluster.cpus3.thread_0.numMemRefs            0                       # Number of Memory References (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.dtb_walker        60269                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.mmu.itb_walker         4906                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.inst       507521                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus0.data      1186684                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.dtb_walker        49402                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.mmu.itb_walker         3835                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.inst       378359                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus1.data       180997                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.dtb_walker        23865                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.mmu.itb_walker         3145                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.inst       247290                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus2.data       102915                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.dtb_walker        22539                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.mmu.itb_walker         2360                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.inst       256779                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::cpu_cluster.cpus3.data       115004                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.demandHits::total      3145870                       # number of demand (read+write) hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.dtb_walker        60269                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.mmu.itb_walker         4906                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.inst       507521                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus0.data      1186684                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.dtb_walker        49402                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.mmu.itb_walker         3835                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.inst       378359                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus1.data       180997                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.dtb_walker        23865                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.mmu.itb_walker         3145                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.inst       247290                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus2.data       102915                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.dtb_walker        22539                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.mmu.itb_walker         2360                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.inst       256779                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::cpu_cluster.cpus3.data       115004                       # number of overall hits (Count)
testsys.cpu_cluster.l2.overallHits::total      3145870                       # number of overall hits (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.dtb_walker        28403                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.mmu.itb_walker         3767                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.inst       225784                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus0.data      1019490                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.dtb_walker        23387                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.mmu.itb_walker         4412                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.inst       213456                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus1.data       257338                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.dtb_walker        12069                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.mmu.itb_walker         3477                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.inst       127168                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus2.data        76542                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.dtb_walker        11048                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.mmu.itb_walker         2832                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.inst       130140                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::cpu_cluster.cpus3.data        80734                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.demandMisses::total      2220047                       # number of demand (read+write) misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.dtb_walker        28403                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.mmu.itb_walker         3767                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.inst       225784                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus0.data      1019490                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.dtb_walker        23387                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.mmu.itb_walker         4412                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.inst       213456                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus1.data       257338                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.dtb_walker        12069                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.mmu.itb_walker         3477                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.inst       127168                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus2.data        76542                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.dtb_walker        11048                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.mmu.itb_walker         2832                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.inst       130140                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::cpu_cluster.cpus3.data        80734                       # number of overall misses (Count)
testsys.cpu_cluster.l2.overallMisses::total      2220047                       # number of overall misses (Count)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   2251026250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.mmu.itb_walker    291189500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.inst  15014118500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus0.data  67730660244                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1873005500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.mmu.itb_walker    343978000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.inst  14169585750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus1.data  17237642500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    958836250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.mmu.itb_walker    266574500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.inst   8545906250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus2.data   5408843747                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.dtb_walker    881059250                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.mmu.itb_walker    214425750                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.inst   8736216000                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::cpu_cluster.cpus3.data   5640323500                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.demandMissLatency::total 149563391491                       # number of demand (read+write) miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   2251026250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.mmu.itb_walker    291189500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.inst  15014118500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus0.data  67730660244                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1873005500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.mmu.itb_walker    343978000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.inst  14169585750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus1.data  17237642500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    958836250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.mmu.itb_walker    266574500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.inst   8545906250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus2.data   5408843747                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.dtb_walker    881059250                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.mmu.itb_walker    214425750                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.inst   8736216000                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::cpu_cluster.cpus3.data   5640323500                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.overallMissLatency::total 149563391491                       # number of overall miss ticks (Tick)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.dtb_walker        88672                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.mmu.itb_walker         8673                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.inst       733305                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus0.data      2206174                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.dtb_walker        72789                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.mmu.itb_walker         8247                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.inst       591815                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus1.data       438335                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.dtb_walker        35934                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.mmu.itb_walker         6622                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.inst       374458                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus2.data       179457                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.dtb_walker        33587                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.mmu.itb_walker         5192                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.inst       386919                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::cpu_cluster.cpus3.data       195738                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandAccesses::total      5365917                       # number of demand (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.dtb_walker        88672                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.mmu.itb_walker         8673                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.inst       733305                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus0.data      2206174                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.dtb_walker        72789                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.mmu.itb_walker         8247                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.inst       591815                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus1.data       438335                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.dtb_walker        35934                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.mmu.itb_walker         6622                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.inst       374458                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus2.data       179457                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.dtb_walker        33587                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.mmu.itb_walker         5192                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.inst       386919                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::cpu_cluster.cpus3.data       195738                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.overallAccesses::total      5365917                       # number of overall (read+write) accesses (Count)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.320315                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.434336                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.inst     0.307899                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus0.data     0.462108                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.321299                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.534982                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.inst     0.360680                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus1.data     0.587081                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.335866                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.525068                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.inst     0.339606                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus2.data     0.426520                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.328937                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.545455                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.inst     0.336349                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::cpu_cluster.cpus3.data     0.412460                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMissRate::total     0.413731                       # miss rate for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.320315                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.434336                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.inst     0.307899                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus0.data     0.462108                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.321299                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.534982                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.inst     0.360680                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus1.data     0.587081                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.335866                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.525068                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.inst     0.339606                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus2.data     0.426520                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.328937                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.545455                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.inst     0.336349                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::cpu_cluster.cpus3.data     0.412460                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMissRate::total     0.413731                       # miss rate for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79253.115868                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 77300.106185                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.inst 66497.707986                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus0.data 66435.825995                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 80087.463121                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 77964.188577                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.inst 66381.763689                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus1.data 66984.442640                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 79446.205154                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 76667.960886                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.inst 67201.703652                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus2.data 70665.043336                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79748.302860                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 75715.307203                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.inst 67129.368373                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::cpu_cluster.cpus3.data 69863.050264                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMissLatency::total 67369.470777                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79253.115868                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 77300.106185                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.inst 66497.707986                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus0.data 66435.825995                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 80087.463121                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 77964.188577                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.inst 66381.763689                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus1.data 66984.442640                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 79446.205154                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 76667.960886                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.inst 67201.703652                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus2.data 70665.043336                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79748.302860                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 75715.307203                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.inst 67129.368373                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::cpu_cluster.cpus3.data 69863.050264                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMissLatency::total 67369.470777                       # average overall miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.cpu_cluster.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.cpu_cluster.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.cpu_cluster.l2.writebacks::writebacks      1586742                       # number of writebacks (Count)
testsys.cpu_cluster.l2.writebacks::total      1586742                       # number of writebacks (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.dtb_walker           38                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.mmu.itb_walker           13                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.inst          189                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus0.data         2074                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.dtb_walker           42                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.mmu.itb_walker           14                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.inst          295                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus1.data          622                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.mmu.dtb_walker           33                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.mmu.itb_walker           14                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.inst          381                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus2.data         1139                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.dtb_walker           43                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.mmu.itb_walker           12                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.inst          296                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::cpu_cluster.cpus3.data         1548                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrHits::total         6753                       # number of demand (read+write) MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.dtb_walker           38                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.mmu.itb_walker           13                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.inst          189                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus0.data         2074                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.dtb_walker           42                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.mmu.itb_walker           14                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.inst          295                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus1.data          622                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.mmu.dtb_walker           33                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.mmu.itb_walker           14                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.inst          381                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus2.data         1139                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.dtb_walker           43                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.mmu.itb_walker           12                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.inst          296                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::cpu_cluster.cpus3.data         1548                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.overallMshrHits::total         6753                       # number of overall MSHR hits (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        28365                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         3754                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.inst       225595                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus0.data      1017416                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        23345                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         4398                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.inst       213161                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus1.data       256716                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        12036                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         3463                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.inst       126787                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus2.data        75403                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        11005                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.mmu.itb_walker         2820                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.inst       129844                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::cpu_cluster.cpus3.data        79186                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.demandMshrMisses::total      2213294                       # number of demand (read+write) MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        28365                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.mmu.itb_walker         3754                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.inst       225595                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus0.data      1017416                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        23345                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.mmu.itb_walker         4398                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.inst       213161                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus1.data       256716                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        12036                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.mmu.itb_walker         3463                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.inst       126787                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus2.data        75403                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        11005                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.mmu.itb_walker         2820                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.inst       129844                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.cpus3.data        79186                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::cpu_cluster.l2.prefetcher       536271                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrMisses::total      2749565                       # number of overall MSHR misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.inst       360519                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus0.data        15671                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.inst           90                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus1.data         8439                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.inst           99                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus2.data         1541                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.inst          107                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::cpu_cluster.cpus3.data        17437                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.overallMshrUncacheable::total       403903                       # number of overall MSHR uncacheable misses (Count)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   2213160253                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    285535500                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.inst  14721657271                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus0.data  66392995270                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1841445251                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    337555751                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.inst  13886191281                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus1.data  16897641763                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    941562252                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    261501752                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.inst   8364681038                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus2.data   5286001765                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker    864819754                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    210119750                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.inst   8555964817                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::cpu_cluster.cpus3.data   5502961256                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissLatency::total 146563794724                       # number of demand (read+write) MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   2213160253                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    285535500                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.inst  14721657271                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus0.data  66392995270                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1841445251                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    337555751                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.inst  13886191281                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus1.data  16897641763                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    941562252                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    261501752                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.inst   8364681038                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus2.data   5286001765                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker    864819754                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    210119750                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.inst   8555964817                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.cpus3.data   5502961256                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::cpu_cluster.l2.prefetcher  43911235201                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrMissLatency::total 190475029925                       # number of overall MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.inst  19847716000                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus0.data   1165109251                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.inst      4961500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus1.data    722178500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.inst      5606750                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus2.data     88685250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.inst      6520250                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::cpu_cluster.cpus3.data   1840818500                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.overallMshrUncacheableLatency::total  23681596001                       # number of overall MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.319887                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.432838                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.inst     0.307641                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus0.data     0.461168                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.320722                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.533285                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.inst     0.360182                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus1.data     0.585662                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.334947                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.522954                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.inst     0.338588                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus2.data     0.420173                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.327657                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.543143                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.inst     0.335584                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::cpu_cluster.cpus3.data     0.404551                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.demandMshrMissRate::total     0.412473                       # mshr miss ratio for demand accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.319887                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.432838                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.inst     0.307641                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus0.data     0.461168                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.320722                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.533285                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.inst     0.360182                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus1.data     0.585662                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.334947                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.522954                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.inst     0.338588                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus2.data     0.420173                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.327657                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.543143                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.inst     0.335584                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.cpus3.data     0.404551                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.overallMshrMissRate::total     0.512413                       # mshr miss ratio for overall accesses (Ratio)
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78024.334673                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 76061.667555                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.inst 65257.019309                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus0.data 65256.488270                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 78879.642365                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 76752.103456                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.inst 65144.145885                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus1.data 65822.316346                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 78228.834497                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 75513.067283                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.inst 65974.279997                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus2.data 70103.334947                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 78584.257519                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 74510.549645                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.inst 65894.187001                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::cpu_cluster.cpus3.data 69494.118354                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.demandAvgMshrMissLatency::total 66219.758751                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78024.334673                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 76061.667555                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.inst 65257.019309                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus0.data 65256.488270                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 78879.642365                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 76752.103456                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.inst 65144.145885                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus1.data 65822.316346                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 78228.834497                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 75513.067283                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.inst 65974.279997                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus2.data 70103.334947                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 78584.257519                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 74510.549645                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.inst 65894.187001                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.cpus3.data 69494.118354                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::cpu_cluster.l2.prefetcher 81882.546699                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrMissLatency::total 69274.605228                       # average overall mshr miss latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.inst 55053.176116                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus0.data 74348.111225                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.inst 55127.777778                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus1.data 85576.312359                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.inst 56633.838384                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus2.data 57550.454250                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.inst 60936.915888                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::cpu_cluster.cpus3.data 105569.679417                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.overallAvgMshrUncacheableLatency::total 58631.889342                       # average overall mshr uncacheable latency ((Cycle/Count))
testsys.cpu_cluster.l2.replacements           1678918                       # number of replacements (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::writebacks       645851                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMisses::total       645851                       # number of CleanEvict MSHR misses (Count)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.missLatency::cpu_cluster.cpus0.data       622750                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.missLatency::total       622750                       # number of CleanInvalidReq miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.avgMissLatency::cpu_cluster.cpus0.data          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.avgMissLatency::total          inf                       # average CleanInvalidReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMisses::cpu_cluster.cpus0.data        13527                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMisses::cpu_cluster.cpus2.data         4096                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMisses::total        17623                       # number of CleanInvalidReq MSHR misses (Count)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus0.data    221641000                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::cpu_cluster.cpus2.data     48092750                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissLatency::total    269733750                       # number of CleanInvalidReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus0.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::cpu_cluster.cpus2.data          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.mshrMissRate::total          inf                       # mshr miss rate for CleanInvalidReq accesses (Ratio)
testsys.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus0.data 16385.081688                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::cpu_cluster.cpus2.data 11741.394043                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.CleanInvalidReq.avgMshrMissLatency::total 15305.779379                       # average CleanInvalidReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::cpu_cluster.l2.prefetcher       536271                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMisses::total       536271                       # number of HardPFReq MSHR misses (Count)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::cpu_cluster.l2.prefetcher  43911235201                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissLatency::total  43911235201                       # number of HardPFReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::cpu_cluster.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::cpu_cluster.l2.prefetcher 81882.546699                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.HardPFReq.avgMshrMissLatency::total 81882.546699                       # average HardPFReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus0.data        25730                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus1.data        17210                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus2.data        11111                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::cpu_cluster.cpus3.data        17076                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.hits::total        71127                       # number of InvalidateReq hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus0.data       205156                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus1.data       113629                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus2.data        22829                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::cpu_cluster.cpus3.data        15732                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.misses::total       357346                       # number of InvalidateReq misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus0.data       172500                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus1.data      1951750                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus2.data       762500                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::cpu_cluster.cpus3.data        91750                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.missLatency::total      2978500                       # number of InvalidateReq miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus0.data       230886                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus1.data       130839                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus2.data        33940                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::cpu_cluster.cpus3.data        32808                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.accesses::total       428473                       # number of InvalidateReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus0.data     0.888560                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus1.data     0.868464                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus2.data     0.672628                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::cpu_cluster.cpus3.data     0.479517                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.missRate::total     0.833999                       # miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus0.data     0.840824                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus1.data    17.176513                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus2.data    33.400499                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::cpu_cluster.cpus3.data     5.832062                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMissLatency::total     8.335059                       # average InvalidateReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus0.data            4                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus1.data           14                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::cpu_cluster.cpus3.data            1                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrHits::total           19                       # number of InvalidateReq MSHR hits (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus0.data       324964                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus1.data       113617                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus2.data        22831                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::cpu_cluster.cpus3.data        15733                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMisses::total       477145                       # number of InvalidateReq MSHR misses (Count)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus0.data   3780553000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus1.data   1393625000                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus2.data    272202250                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::cpu_cluster.cpus3.data    187970249                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissLatency::total   5634350499                       # number of InvalidateReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus0.data     1.407465                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus1.data     0.868373                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus2.data     0.672687                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::cpu_cluster.cpus3.data     0.479548                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.mshrMissRate::total     1.113594                       # mshr miss rate for InvalidateReq accesses (Ratio)
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus0.data 11633.759432                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus1.data 12265.990125                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus2.data 11922.484779                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::cpu_cluster.cpus3.data 11947.514714                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.InvalidateReq.avgMshrMissLatency::total 11808.465978                       # average InvalidateReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.dtb_walker        60269                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.mmu.itb_walker         4906                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus0.inst       507521                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.dtb_walker        49402                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.mmu.itb_walker         3835                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus1.inst       378359                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.dtb_walker        23865                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.mmu.itb_walker         3145                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus2.inst       247290                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.dtb_walker        22539                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.mmu.itb_walker         2360                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::cpu_cluster.cpus3.inst       256779                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.hits::total      1560270                       # number of ReadCleanReq hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.dtb_walker        28403                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.mmu.itb_walker         3767                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus0.inst       225784                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.dtb_walker        23387                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.mmu.itb_walker         4412                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus1.inst       213456                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.dtb_walker        12069                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.mmu.itb_walker         3477                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus2.inst       127168                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.dtb_walker        11048                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.mmu.itb_walker         2832                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::cpu_cluster.cpus3.inst       130140                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.misses::total       785943                       # number of ReadCleanReq misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.dtb_walker   2251026250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.mmu.itb_walker    291189500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus0.inst  15014118500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.dtb_walker   1873005500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.mmu.itb_walker    343978000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus1.inst  14169585750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.dtb_walker    958836250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.mmu.itb_walker    266574500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus2.inst   8545906250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.dtb_walker    881059250                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.mmu.itb_walker    214425750                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::cpu_cluster.cpus3.inst   8736216000                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.missLatency::total  53545921500                       # number of ReadCleanReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.dtb_walker        88672                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.mmu.itb_walker         8673                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus0.inst       733305                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.dtb_walker        72789                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.mmu.itb_walker         8247                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus1.inst       591815                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.dtb_walker        35934                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.mmu.itb_walker         6622                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus2.inst       374458                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.dtb_walker        33587                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.mmu.itb_walker         5192                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::cpu_cluster.cpus3.inst       386919                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.accesses::total      2346213                       # number of ReadCleanReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.dtb_walker     0.320315                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.mmu.itb_walker     0.434336                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus0.inst     0.307899                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.dtb_walker     0.321299                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.mmu.itb_walker     0.534982                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus1.inst     0.360680                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.dtb_walker     0.335866                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.mmu.itb_walker     0.525068                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus2.inst     0.339606                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.dtb_walker     0.328937                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.mmu.itb_walker     0.545455                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::cpu_cluster.cpus3.inst     0.336349                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.missRate::total     0.334984                       # miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 79253.115868                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.mmu.itb_walker 77300.106185                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus0.inst 66497.707986                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 80087.463121                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.mmu.itb_walker 77964.188577                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus1.inst 66381.763689                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 79446.205154                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.mmu.itb_walker 76667.960886                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus2.inst 67201.703652                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 79748.302860                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.mmu.itb_walker 75715.307203                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::cpu_cluster.cpus3.inst 67129.368373                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMissLatency::total 68129.522752                       # average ReadCleanReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.dtb_walker           38                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.mmu.itb_walker           13                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus0.inst          189                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.dtb_walker           42                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.mmu.itb_walker           14                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus1.inst          295                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.mmu.dtb_walker           33                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.mmu.itb_walker           14                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus2.inst          381                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.dtb_walker           43                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.mmu.itb_walker           12                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::cpu_cluster.cpus3.inst          296                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrHits::total         1370                       # number of ReadCleanReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.dtb_walker        28365                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.mmu.itb_walker         3754                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus0.inst       225595                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.dtb_walker        23345                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.mmu.itb_walker         4398                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus1.inst       213161                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.dtb_walker        12036                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.mmu.itb_walker         3463                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus2.inst       126787                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.dtb_walker        11005                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.mmu.itb_walker         2820                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::cpu_cluster.cpus3.inst       129844                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMisses::total       784573                       # number of ReadCleanReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker   2213160253                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker    285535500                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus0.inst  14721657271                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker   1841445251                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker    337555751                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus1.inst  13886191281                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker    941562252                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker    261501752                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus2.inst   8364681038                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker    864819754                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker    210119750                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::cpu_cluster.cpus3.inst   8555964817                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissLatency::total  52484194670                       # number of ReadCleanReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.dtb_walker     0.319887                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.mmu.itb_walker     0.432838                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus0.inst     0.307641                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.dtb_walker     0.320722                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.mmu.itb_walker     0.533285                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus1.inst     0.360182                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.dtb_walker     0.334947                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.mmu.itb_walker     0.522954                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus2.inst     0.338588                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.dtb_walker     0.327657                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.mmu.itb_walker     0.543143                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::cpu_cluster.cpus3.inst     0.335584                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.mshrMissRate::total     0.334400                       # mshr miss rate for ReadCleanReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.dtb_walker 78024.334673                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.mmu.itb_walker 76061.667555                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus0.inst 65257.019309                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.dtb_walker 78879.642365                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.mmu.itb_walker 76752.103456                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus1.inst 65144.145885                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.dtb_walker 78228.834497                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.mmu.itb_walker 75513.067283                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus2.inst 65974.279997                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.dtb_walker 78584.257519                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.mmu.itb_walker 74510.549645                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::cpu_cluster.cpus3.inst 65894.187001                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadCleanReq.avgMshrMissLatency::total 66895.234312                       # average ReadCleanReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus0.data       463525                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus1.data        38826                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus2.data        27344                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::cpu_cluster.cpus3.data        24159                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.hits::total       553854                       # number of ReadExReq hits (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus0.data       748670                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus1.data        16461                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus2.data         9958                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::cpu_cluster.cpus3.data        13479                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.misses::total       788568                       # number of ReadExReq misses (Count)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus0.data  49380683745                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus1.data   1134996000                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus2.data    648871247                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::cpu_cluster.cpus3.data    873644500                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.missLatency::total  52038195492                       # number of ReadExReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus0.data      1212195                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus1.data        55287                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus2.data        37302                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::cpu_cluster.cpus3.data        37638                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.accesses::total      1342422                       # number of ReadExReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus0.data     0.617615                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus1.data     0.297737                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus2.data     0.266956                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::cpu_cluster.cpus3.data     0.358122                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.missRate::total     0.587422                       # miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus0.data 65957.876962                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus1.data 68950.610534                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus2.data 65160.800060                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::cpu_cluster.cpus3.data 64815.231100                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMissLatency::total 65990.752214                       # average ReadExReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus0.data         1995                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus1.data          560                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus2.data         1100                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::cpu_cluster.cpus3.data         1516                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrHits::total         5171                       # number of ReadExReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus0.data       746675                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus1.data        15901                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus2.data         8858                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::cpu_cluster.cpus3.data        11963                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMisses::total       783397                       # number of ReadExReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus0.data  48383913254                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus1.data   1097892002                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus2.data    611537752                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::cpu_cluster.cpus3.data    822109251                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissLatency::total  50915452259                       # number of ReadExReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus0.data     0.615969                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus1.data     0.287608                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus2.data     0.237467                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::cpu_cluster.cpus3.data     0.317844                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.mshrMissRate::total     0.583570                       # mshr miss rate for ReadExReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus0.data 64799.160617                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus1.data 69045.468964                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus2.data 69037.903816                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::cpu_cluster.cpus3.data 68720.993981                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadExReq.avgMshrMissLatency::total 64993.167269                       # average ReadExReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.inst       360519                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus0.data         6766                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.inst           90                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus1.data         4064                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.inst           99                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus2.data          788                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.inst          107                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::cpu_cluster.cpus3.data         8748                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheable::total       381181                       # number of ReadReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.inst  19847716000                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus0.data   1165109251                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.inst      4961500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus1.data    722178500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.inst      5606750                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus2.data     88685250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.inst      6520250                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::cpu_cluster.cpus3.data   1840818500                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.mshrUncacheableLatency::total  23681596001                       # number of ReadReq MSHR uncacheable ticks (Tick)
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.inst 55053.176116                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus0.data 172200.598729                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.inst 55127.777778                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus1.data 177701.402559                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.inst 56633.838384                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus2.data 112544.733503                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.inst 60936.915888                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::cpu_cluster.cpus3.data 210427.354824                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadReq.avgMshrUncacheableLatency::total 62126.905593                       # average ReadReq mshr uncacheable latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus0.data       723159                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus1.data       142171                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus2.data        75571                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::cpu_cluster.cpus3.data        90845                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.hits::total      1031746                       # number of ReadSharedReq hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus0.data       270820                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus1.data       240877                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus2.data        66584                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::cpu_cluster.cpus3.data        67255                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.misses::total       645536                       # number of ReadSharedReq misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus0.data  18349976499                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus1.data  16102646500                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus2.data   4759972500                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::cpu_cluster.cpus3.data   4766679000                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.missLatency::total  43979274499                       # number of ReadSharedReq miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus0.data       993979                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus1.data       383048                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus2.data       142155                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::cpu_cluster.cpus3.data       158100                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.accesses::total      1677282                       # number of ReadSharedReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus0.data     0.272460                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus1.data     0.628843                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus2.data     0.468390                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::cpu_cluster.cpus3.data     0.425395                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.missRate::total     0.384870                       # miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus0.data 67757.095115                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus1.data 66850.079086                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus2.data 71488.232909                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::cpu_cluster.cpus3.data 70874.715635                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMissLatency::total 68128.306553                       # average ReadSharedReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus0.data           79                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus1.data           62                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus2.data           39                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::cpu_cluster.cpus3.data           32                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrHits::total          212                       # number of ReadSharedReq MSHR hits (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus0.data       270741                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus1.data       240815                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus2.data        66545                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::cpu_cluster.cpus3.data        67223                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMisses::total       645324                       # number of ReadSharedReq MSHR misses (Count)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus0.data  18009082016                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus1.data  15799749761                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus2.data   4674464013                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::cpu_cluster.cpus3.data   4680852005                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissLatency::total  43164147795                       # number of ReadSharedReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus0.data     0.272381                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus1.data     0.628681                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus2.data     0.468116                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::cpu_cluster.cpus3.data     0.425193                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.mshrMissRate::total     0.384744                       # mshr miss rate for ReadSharedReq accesses (Ratio)
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus0.data 66517.749495                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus1.data 65609.491772                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus2.data 70245.157608                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::cpu_cluster.cpus3.data 69631.703509                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.ReadSharedReq.avgMshrMissLatency::total 66887.560040                       # average ReadSharedReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus0.data            3                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus1.data            1                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus2.data            2                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::cpu_cluster.cpus3.data            2                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.misses::total            8                       # number of SCUpgradeReq misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::cpu_cluster.cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.accesses::total            8                       # number of SCUpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus0.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus1.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus2.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::cpu_cluster.cpus3.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus0.data            3                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus1.data            1                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus2.data            2                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::cpu_cluster.cpus3.data            2                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMisses::total            8                       # number of SCUpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus0.data        39749                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus1.data        12250                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus2.data        25000                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::cpu_cluster.cpus3.data        29749                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissLatency::total       106748                       # number of SCUpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::cpu_cluster.cpus3.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus0.data 13249.666667                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus1.data        12250                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus2.data        12500                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::cpu_cluster.cpus3.data 14874.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.SCUpgradeReq.avgMshrMissLatency::total 13343.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus0.data          786                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus1.data          565                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus2.data          371                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::cpu_cluster.cpus3.data          297                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.hits::total         2019                       # number of UpgradeReq hits (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus0.data        52230                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus1.data         3648                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus2.data         1979                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::cpu_cluster.cpus3.data         1827                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.misses::total        59684                       # number of UpgradeReq misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus0.data     32296750                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus1.data     13683500                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus2.data     12304750                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::cpu_cluster.cpus3.data     10511250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.missLatency::total     68796250                       # number of UpgradeReq miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus0.data        53016                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus1.data         4213                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus2.data         2350                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::cpu_cluster.cpus3.data         2124                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.accesses::total        61703                       # number of UpgradeReq accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus0.data     0.985174                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus1.data     0.865891                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus2.data     0.842128                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::cpu_cluster.cpus3.data     0.860169                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.missRate::total     0.967279                       # miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus0.data   618.356309                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus1.data  3750.959430                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus2.data  6217.660435                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::cpu_cluster.cpus3.data  5753.284072                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMissLatency::total  1152.674921                       # average UpgradeReq miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus0.data        52230                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus1.data         3648                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus2.data         1979                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::cpu_cluster.cpus3.data         1827                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMisses::total        59684                       # number of UpgradeReq MSHR misses (Count)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus0.data    680766750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus1.data     45540750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus2.data     24740750                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::cpu_cluster.cpus3.data     22749000                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissLatency::total    773797250                       # number of UpgradeReq MSHR miss ticks (Tick)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus0.data     0.985174                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus1.data     0.865891                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus2.data     0.842128                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::cpu_cluster.cpus3.data     0.860169                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.mshrMissRate::total     0.967279                       # mshr miss rate for UpgradeReq accesses (Ratio)
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus0.data 13034.017806                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus1.data 12483.758224                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus2.data 12501.642244                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::cpu_cluster.cpus3.data 12451.559934                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.UpgradeReq.avgMshrMissLatency::total 12964.902654                       # average UpgradeReq mshr miss latency ((Tick/Count))
testsys.cpu_cluster.l2.WriteClean.hits::writebacks        14149                       # number of WriteClean hits (Count)
testsys.cpu_cluster.l2.WriteClean.hits::total        14149                       # number of WriteClean hits (Count)
testsys.cpu_cluster.l2.WriteClean.accesses::writebacks        14149                       # number of WriteClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WriteClean.accesses::total        14149                       # number of WriteClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus0.data         8905                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus1.data         4375                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus2.data          753                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::cpu_cluster.cpus3.data         8689                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WriteReq.mshrUncacheable::total        22722                       # number of WriteReq MSHR uncacheable (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::writebacks      1610302                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.hits::total      1610302                       # number of WritebackClean hits (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::writebacks      1610302                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackClean.accesses::total      1610302                       # number of WritebackClean accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::writebacks      2679945                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.hits::total      2679945                       # number of WritebackDirty hits (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::writebacks      2679945                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.WritebackDirty.accesses::total      2679945                       # number of WritebackDirty accesses(hits+misses) (Count)
testsys.cpu_cluster.l2.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.prefetcher.demandMshrMisses      2213294                       # demands not covered by prefetchs (Count)
testsys.cpu_cluster.l2.prefetcher.pfIssued       650353                       # number of hwpf issued (Count)
testsys.cpu_cluster.l2.prefetcher.pfUnused       523471                       # number of HardPF blocks evicted w/o reference (Count)
testsys.cpu_cluster.l2.prefetcher.pfUseful         5245                       # number of useful prefetch (Count)
testsys.cpu_cluster.l2.prefetcher.pfUsefulButMiss            2                       # number of hit on prefetch but cache block is not in an usable state (Count)
testsys.cpu_cluster.l2.prefetcher.accuracy     0.008065                       # accuracy of the prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.coverage     0.002364                       # coverage brought by this prefetcher (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInCache        96659                       # number of prefetches hitting in cache (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInMSHR        17421                       # number of prefetches hitting in a MSHR (Count)
testsys.cpu_cluster.l2.prefetcher.pfHitInWB            2                       # number of prefetches hit in the Write Buffer (Count)
testsys.cpu_cluster.l2.prefetcher.pfLate       114082                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
testsys.cpu_cluster.l2.prefetcher.pfIdentified       656113                       # number of prefetch candidates identified (Count)
testsys.cpu_cluster.l2.prefetcher.pfBufferHit         4849                       # number of redundant prefetches already in prefetch queue (Count)
testsys.cpu_cluster.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedDemand          497                       # number of prefetches dropped due to a demand for the same address (Count)
testsys.cpu_cluster.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
testsys.cpu_cluster.l2.prefetcher.pfSpanPage       284863                       # number of prefetches that crossed the page (Count)
testsys.cpu_cluster.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.l2.tags.tagsInUse    15006.389684                       # Average ticks per tags in use ((Tick/Count))
testsys.cpu_cluster.l2.tags.totalRefs         8097290                       # Total number of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.sampledRefs       4784879                       # Sample count of references to valid blocks. (Count)
testsys.cpu_cluster.l2.tags.avgRefs          1.692266                       # Average number of references to valid blocks. ((Count/Count))
testsys.cpu_cluster.l2.tags.warmupTick    22294428000                       # The tick when the warmup percentage was hit. (Tick)
testsys.cpu_cluster.l2.tags.occupancies::writebacks 14776.884079                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus0.data     0.024194                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus2.data     0.003368                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.cpus3.data     0.227282                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.occupancies::cpu_cluster.l2.prefetcher   229.250762                       # Average occupied blocks per tick, per requestor ((Count/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::writebacks     0.901909                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus0.data     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus2.data     0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.cpus3.data     0.000014                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::cpu_cluster.l2.prefetcher     0.013992                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.avgOccs::total     0.915917                       # Average percentage of cache occupancy ((Ratio/Tick))
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1022          106                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1023          267                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.occupanciesTaskId::1024        15491                       # Occupied blocks per task id (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::1            6                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::2           77                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1022::3           23                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::1           13                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::2          199                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1023::3           55                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::0          120                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::1          943                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::2         9270                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::3         5110                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ageTaskId_1024::4           48                       # Occupied blocks per task id, per block age (Count)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1022     0.006470                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1023     0.016296                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.ratioOccsTaskId::1024     0.945496                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
testsys.cpu_cluster.l2.tags.tagAccesses     180635679                       # Number of tag accesses (Count)
testsys.cpu_cluster.l2.tags.dataAccesses    180635679                       # Number of data accesses (Count)
testsys.cpu_cluster.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.transDist::ReadReq       381181                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadResp      4524635                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadRespWithInvalidate            4                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteReq        22722                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteResp        22722                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackDirty      4266687                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WritebackClean      2345500                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::WriteClean        27616                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanEvict      3069089                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::HardPFReq       977053                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeReq       101432                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::SCUpgradeReq           46                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeResp       101478                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::SCUpgradeFailReq            1                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::UpgradeFailResp            1                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExReq      1357723                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadExResp      1357723                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadCleanReq      2398755                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::ReadSharedReq      1744703                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanSharedReq        14115                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanInvalidReq        17623                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::CleanInvalidResp        17623                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateReq       548812                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.transDist::InvalidateResp       548812                       # Transaction distribution (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      2920111                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      7790315                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        26379                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       315834                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1774762                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1775417                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        25143                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       219854                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1122719                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       678973                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        20156                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       109602                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1160116                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       750693                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port        15740                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       101682                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktCount::total     18807496                       # Packet count per connected requestor and responder (Count)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port    116881664                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port    277427973                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1117184                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     11397824                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     75702784                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     46502083                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      1062592                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      9348800                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     47882368                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     20361564                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       853504                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      4646592                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.icache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     49477696                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dcache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port     22367624                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port       667776                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize_testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side_port::testsys.cpu_cluster.l2.cpu_side_port      4323008                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.pktSize::total    690021036                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.cpu_cluster.toL2Bus.snoops            5038560                       # Total snoops (Count)
testsys.cpu_cluster.toL2Bus.snoopTraffic    110208448                       # Total snoop traffic (Byte)
testsys.cpu_cluster.toL2Bus.snoopFanout::samples     11450301                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::mean     0.491557                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::stdev     0.993254                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::0      8174760     71.39%     71.39% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::1      2045675     17.87%     89.26% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::2       524059      4.58%     93.84% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::3       432028      3.77%     97.61% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::4       227384      1.99%     99.59% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::5         5326      0.05%     99.64% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::6         7215      0.06%     99.70% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::7        16044      0.14%     99.84% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::8        14241      0.12%     99.97% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::9         2943      0.03%     99.99% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::10          470      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::11          156      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::12            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::13            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::14            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::15            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::16            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::max_value           11                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.snoopFanout::total     11450301                       # Request fanout histogram (Count)
testsys.cpu_cluster.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.occupancy   4371581485                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer0.occupancy    547254133                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer1.occupancy   1230347738                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer10.occupancy      3418715                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer10.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer11.occupancy     18515435                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer11.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer12.occupancy    193714911                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer12.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer13.occupancy    122347562                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer13.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer14.occupancy      2659474                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer14.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer15.occupancy     17085925                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer15.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer2.occupancy      4469717                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer3.occupancy     68896149                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer4.occupancy    296289620                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer5.occupancy    273038173                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer5.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer6.occupancy      4277968                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer6.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer7.occupancy     36910908                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer7.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer8.occupancy    187503074                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer8.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.respLayer9.occupancy    108558528                       # Layer occupancy (ticks) (Tick)
testsys.cpu_cluster.toL2Bus.respLayer9.utilization          0.0                       # Layer utilization (Ratio)
testsys.cpu_cluster.toL2Bus.snoop_filter.totRequests     11978770                       # Total number of requests made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleRequests      5404437                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiRequests      1482298                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.totSnoops      2216784                       # Total number of snoops made to the snoop filter. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitSingleSnoops      1479110                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.cpu_cluster.toL2Bus.snoop_filter.hitMultiSnoops       737674                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.cpu_cluster.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
testsys.iobridge.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.transDist::ReadReq                17221                       # Transaction distribution (Count)
testsys.iobus.transDist::ReadResp               17221                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteReq               17157                       # Transaction distribution (Count)
testsys.iobus.transDist::WriteResp              17157                       # Transaction distribution (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio         1814                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.realview_io.pio          146                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.pci_host.pio          658                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio        66054                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::testsys.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount_testsys.iobridge.mem_side_port::total        68756                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktCount::total                   68756                       # Packet count per connected requestor and responder (Count)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.pci_devices0.pio         1415                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.realview_io.pio          292                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.pci_host.pio         1011                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart0.pio        66074                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::testsys.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize_testsys.iobridge.mem_side_port::total        68936                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.pktSize::total                    68936                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iobus.reqLayer0.occupancy             1671501                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer13.occupancy             546250                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer13.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer16.occupancy               3500                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer16.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer17.occupancy               3500                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer17.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer18.occupancy           61865509                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer18.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer19.occupancy              20500                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer19.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer20.occupancy              21000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer20.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer21.occupancy              20250                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer21.utilization              0.0                       # Layer utilization (Ratio)
testsys.iobus.reqLayer8.occupancy              130250                       # Layer occupancy (ticks) (Tick)
testsys.iobus.reqLayer8.utilization               0.0                       # Layer utilization (Ratio)
testsys.iobus.respLayer5.occupancy           51599000                       # Layer occupancy (ticks) (Tick)
testsys.iobus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
testsys.iocache.blockedCycles::no_mshrs             0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
testsys.iocache.blockedCauses::no_mshrs             0                       # number of times access was blocked (Count)
testsys.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
testsys.iocache.avgBlocked::no_mshrs              nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.avgBlocked::no_targets            nan                       # average number of cycles each access was blocked ((Cycle/Count))
testsys.iocache.replacements                        0                       # number of replacements (Count)
testsys.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.iocache.tags.tagsInUse                      0                       # Average ticks per tags in use ((Tick/Count))
testsys.iocache.tags.totalRefs                      0                       # Total number of references to valid blocks. (Count)
testsys.iocache.tags.sampledRefs                    0                       # Sample count of references to valid blocks. (Count)
testsys.iocache.tags.avgRefs                      nan                       # Average number of references to valid blocks. ((Count/Count))
testsys.iocache.tags.warmupTick                     0                       # The tick when the warmup percentage was hit. (Tick)
testsys.iocache.tags.tagAccesses                    0                       # Number of tag accesses (Count)
testsys.iocache.tags.dataAccesses                   0                       # Number of data accesses (Count)
testsys.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.avgPriority_writebacks::samples   1597479.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.dtb_walker::samples     28365.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.mmu.itb_walker::samples      3754.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.inst::samples    586104.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus0.data::samples   1009417.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.dtb_walker::samples     23345.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.mmu.itb_walker::samples      4398.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.inst::samples    213236.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus1.data::samples    256236.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.dtb_walker::samples     12035.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.mmu.itb_walker::samples      3463.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.inst::samples    126872.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus2.data::samples     75169.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.dtb_walker::samples     11005.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.mmu.itb_walker::samples      2819.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.inst::samples    129936.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.cpus3.data::samples     79101.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.avgPriority_cpu_cluster.l2.prefetcher::samples    528811.00                       # Average QoS priority value for accepted requests (Count)
testsys.mem_ctrls.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
testsys.mem_ctrls.priorityMaxLatency     0.047063613750                       # per QoS priority maximum request to response latency (Second)
testsys.mem_ctrls.numReadWriteTurnArounds        68281                       # Number of turnarounds from READ to WRITE (Count)
testsys.mem_ctrls.numWriteReadTurnArounds        68281                       # Number of turnarounds from WRITE to READ (Count)
testsys.mem_ctrls.numStayReadState            7072147                       # Number of times bus staying in READ state (Count)
testsys.mem_ctrls.numStayWriteState           1544187                       # Number of times bus staying in WRITE state (Count)
testsys.mem_ctrls.readReqs                    3096654                       # Number of read requests accepted (Count)
testsys.mem_ctrls.writeReqs                   1602834                       # Number of write requests accepted (Count)
testsys.mem_ctrls.readBursts                  3096654                       # Number of controller read bursts, including those serviced by the write queue (Count)
testsys.mem_ctrls.writeBursts                 1602834                       # Number of controller write bursts, including those merged in the write queue (Count)
testsys.mem_ctrls.servicedByWrQ                  2922                       # Number of controller read bursts serviced by the write queue (Count)
testsys.mem_ctrls.mergedWrBursts                 5021                       # Number of controller write bursts merged with an existing one (Count)
testsys.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
testsys.mem_ctrls.avgRdQLen                      1.35                       # Average read queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.avgWrQLen                     25.88                       # Average write queue length when enqueuing ((Count/Tick))
testsys.mem_ctrls.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
testsys.mem_ctrls.numWrRetry                      580                       # Number of times write queue was full causing retry (Count)
testsys.mem_ctrls.readPktSize::0                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::1                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::2                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::3                   34                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::4                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::5                    0                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.readPktSize::6              3096620                       # Read request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::0                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::1                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::2                   4                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::3                2587                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::4                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::5                   0                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.writePktSize::6             1600243                       # Write request sizes (log2) (Count)
testsys.mem_ctrls.rdQLenPdf::0                2062474                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::1                 550018                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::2                 120229                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::3                  87914                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::4                  76159                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::5                  62317                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::6                  54025                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::7                  41520                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::8                  34920                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::9                   2734                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::10                   558                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::11                   257                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::12                   188                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::13                   168                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::14                   108                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::15                    75                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::16                    47                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::17                    18                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::18                     3                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::15                 26666                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::16                 33970                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::17                 47554                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::18                 67188                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::19                 81096                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::20                 85632                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::21                 84147                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::22                 88056                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::23                 92707                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::24                 94309                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::25                110298                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::26                113059                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::27                104269                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::28                117408                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::29                108945                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::30                 91680                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::31                 87558                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::32                 82274                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::33                 11905                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::34                  9461                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::35                  7720                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::36                  5717                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::37                  4073                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::38                  2035                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::39                  1736                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::40                  1559                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::41                  1454                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::42                  1383                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::43                  1335                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::44                  1287                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::45                  1237                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::46                  1143                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::47                  1172                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::48                  1197                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::49                  1254                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::50                  1236                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::51                  1361                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::52                  1433                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::53                  1586                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::54                  1579                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::55                  1635                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::56                  1603                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::57                  1705                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::58                  1686                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::59                  1653                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::60                  1817                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::61                  4291                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::62                   992                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.wrQLenPdf::63                  2737                       # What write queue length does an incoming req see (Count)
testsys.mem_ctrls.rdPerTurnAround::samples        68281                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::mean     45.308827                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::stdev  1486.621154                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::0-16383        68280    100.00%    100.00% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::376832-393215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.rdPerTurnAround::total        68281                       # Reads before turning the bus around for writes (Count)
testsys.mem_ctrls.wrPerTurnAround::samples        68281                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::mean     23.400551                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::gmean    19.499992                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::stdev    30.695747                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::16-31        64030     93.77%     93.77% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::32-47         1109      1.62%     95.40% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::48-63          583      0.85%     96.25% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::64-79          924      1.35%     97.61% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::80-95          349      0.51%     98.12% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::96-111           91      0.13%     98.25% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::112-127           97      0.14%     98.39% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::128-143           95      0.14%     98.53% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::144-159           30      0.04%     98.58% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::160-175          233      0.34%     98.92% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::176-191           20      0.03%     98.95% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::192-207           26      0.04%     98.98% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::208-223          191      0.28%     99.26% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::224-239            6      0.01%     99.27% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::240-255          232      0.34%     99.61% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::256-271           92      0.13%     99.75% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::272-287            5      0.01%     99.75% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::288-303           38      0.06%     99.81% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::304-319            8      0.01%     99.82% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::320-335            6      0.01%     99.83% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::336-351            4      0.01%     99.84% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::352-367           15      0.02%     99.86% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::368-383            5      0.01%     99.87% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::384-399           34      0.05%     99.92% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::400-415            2      0.00%     99.92% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::416-431            1      0.00%     99.92% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::432-447            3      0.00%     99.92% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::448-463            3      0.00%     99.93% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::464-479           37      0.05%     99.98% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::496-511            2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::512-527            6      0.01%     99.99% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::528-543            3      0.00%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::624-639            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.wrPerTurnAround::total        68281                       # Writes before turning the bus around for reads (Count)
testsys.mem_ctrls.bytesReadWrQ                 187008                       # Total number of bytes read from write queue (Byte)
testsys.mem_ctrls.bytesReadSys              198183952                       # Total read bytes from the system interface side (Byte)
testsys.mem_ctrls.bytesWrittenSys           102436264                       # Total written bytes from the system interface side (Byte)
testsys.mem_ctrls.avgRdBWSys             408189329.23632807                       # Average system read bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.avgWrBWSys             210982723.22087625                       # Average system write bandwidth in Byte/s ((Byte/Second))
testsys.mem_ctrls.totGap                 485515506000                       # Total gap between requests (Tick)
testsys.mem_ctrls.avgGap                    103312.43                       # Average gap between requests ((Tick/Count))
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.dtb_walker      1815360                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.mmu.itb_walker       240256                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.inst     37510656                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus0.data     64581344                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.dtb_walker      1494080                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.mmu.itb_walker       281472                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.inst     13647104                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus1.data     16398584                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.dtb_walker       770240                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.mmu.itb_walker       221632                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.inst      8119808                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus2.data      4810360                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.dtb_walker       704320                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.mmu.itb_walker       180416                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.inst      8315904                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.cpus3.data      5062008                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorReadBytes::cpu_cluster.l2.prefetcher     33843904                       # Per-requestor bytes read from memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::writebacks    102238656                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus0.data         2636                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus1.data           12                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus2.data            8                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorWriteBytes::cpu_cluster.cpus3.data            8                       # Per-requestor bytes write to memory (Byte)
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.dtb_walker 3739003.956901921891                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.mmu.itb_walker 494842.970358181396                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.inst 77258775.785511866212                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus0.data 133014884.517695769668                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.dtb_walker 3077280.006129926536                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.mmu.itb_walker 579733.453285903437                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.inst 28108240.710521355271                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus1.data 33775323.056357167661                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.dtb_walker 1586423.854091825429                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.mmu.itb_walker 456484.072016617516                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.inst 16723952.406841551885                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus2.data 9907651.966619694605                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.dtb_walker 1450651.808415499749                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.mmu.itb_walker 371593.589088895416                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.inst 17127841.288348603994                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.cpus3.data 10425958.455551065505                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadRate::cpu_cluster.l2.prefetcher 69706554.607906296849                       # Per-requestor bytes read from memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::writebacks 210575720.150457441807                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus0.data 5429.234108052103                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus1.data 24.715785013894                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus2.data 16.477190009263                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorWriteRate::cpu_cluster.cpus3.data 16.477190009263                       # Per-requestor bytes write to memory rate ((Byte/Second))
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.dtb_walker        28365                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.mmu.itb_walker         3754                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.inst       586105                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus0.data      1011915                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.dtb_walker        23345                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.mmu.itb_walker         4398                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.inst       213237                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus1.data       256265                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.dtb_walker        12036                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.mmu.itb_walker         3463                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.inst       126872                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus2.data        75202                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.dtb_walker        11005                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.mmu.itb_walker         2820                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.inst       129937                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.cpus3.data        79117                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadAccesses::cpu_cluster.l2.prefetcher       528818                       # Per-requestor read serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::writebacks      1600243                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus0.data         2585                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus1.data            2                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus2.data            2                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorWriteAccesses::cpu_cluster.cpus3.data            2                       # Per-requestor write serviced memory accesses (Count)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.dtb_walker   1215995508                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.mmu.itb_walker    153275250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.inst  14775289660                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus0.data  31622887642                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.dtb_walker   1019772250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.mmu.itb_walker    182522250                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.inst   6604144505                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus1.data   8133520102                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.dtb_walker    518649000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.mmu.itb_walker    139538752                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.inst   4032440524                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus2.data   2703031547                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.dtb_walker    477845000                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.mmu.itb_walker    110797750                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.inst   4119450797                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.cpus3.data   2790532753                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorReadTotalLat::cpu_cluster.l2.prefetcher  27296093262                       # Per-requestor read total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::writebacks 11124616859953                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus0.data 588090248750                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus1.data     49109250                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus2.data     60663500                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorWriteTotalLat::cpu_cluster.cpus3.data      4255000                       # Per-requestor write total memory access latency (Tick)
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.dtb_walker     42869.58                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.mmu.itb_walker     40829.85                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.inst     25209.29                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus0.data     31250.54                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.dtb_walker     43682.68                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.mmu.itb_walker     41501.19                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.inst     30970.91                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus1.data     31738.71                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.dtb_walker     43091.48                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.mmu.itb_walker     40294.18                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.inst     31783.53                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus2.data     35943.61                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.dtb_walker     43420.72                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.mmu.itb_walker     39289.98                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.inst     31703.45                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.cpus3.data     35270.96                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorReadAvgLat::cpu_cluster.l2.prefetcher     51617.18                       # Per-requestor read average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::writebacks   6951829.73                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus0.data 227501063.35                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus1.data  24554625.00                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus2.data  30331750.00                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.requestorWriteAvgLat::cpu_cluster.cpus3.data   2127500.00                       # Per-requestor write average memory access latency ((Tick/Count))
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.dtb_walker      1815360                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.mmu.itb_walker       240256                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.inst     37510720                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus0.data     64762336                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.dtb_walker      1494080                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.mmu.itb_walker       281472                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.inst     13647168                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus1.data     16400512                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.dtb_walker       770304                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.mmu.itb_walker       221632                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.inst      8119808                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus2.data      4812368                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.dtb_walker       704320                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.mmu.itb_walker       180480                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.inst      8315968                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.cpus3.data      5062816                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::cpu_cluster.l2.prefetcher     33844352                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesRead::total     198183952                       # Number of bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus0.inst     37510720                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus1.inst     13647168                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus2.inst      8119808                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::cpu_cluster.cpus3.inst      8315968                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesInstRead::total     67593664                       # Number of instructions bytes read from this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::writebacks    102415552                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus0.data        20676                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus1.data           12                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus2.data           12                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::cpu_cluster.cpus3.data           12                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.bytesWritten::total    102436264                       # Number of bytes written to this memory (Byte)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.dtb_walker        28365                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.mmu.itb_walker         3754                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.inst       586105                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus0.data      1011915                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.dtb_walker        23345                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.mmu.itb_walker         4398                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.inst       213237                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus1.data       256265                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.dtb_walker        12036                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.mmu.itb_walker         3463                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.inst       126872                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus2.data        75202                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.dtb_walker        11005                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.mmu.itb_walker         2820                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.inst       129937                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.cpus3.data        79117                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::cpu_cluster.l2.prefetcher       528818                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numReads::total        3096654                       # Number of read requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::writebacks      1600243                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus0.data         2585                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus1.data            2                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus2.data            2                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::cpu_cluster.cpus3.data            2                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.numWrites::total       1602834                       # Number of write requests responded to by this memory (Count)
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.dtb_walker      3739004                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.mmu.itb_walker       494843                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.inst     77258908                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus0.data    133387664                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.dtb_walker      3077280                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.mmu.itb_walker       579733                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.inst     28108373                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus1.data     33779294                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.dtb_walker      1586556                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.mmu.itb_walker       456484                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.inst     16723952                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus2.data      9911788                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.dtb_walker      1450652                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.mmu.itb_walker       371725                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.inst     17127973                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.cpus3.data     10427623                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::cpu_cluster.l2.prefetcher     69707477                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwRead::total        408189329                       # Total read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus0.inst     77258908                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus1.inst     28108373                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus2.inst     16723952                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::cpu_cluster.cpus3.inst     17127973                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwInstRead::total    139219206                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::writebacks    210940064                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus0.data        42585                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus1.data           25                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus2.data           25                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::cpu_cluster.cpus3.data           25                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwWrite::total       210982723                       # Write bandwidth from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::writebacks    210940064                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.dtb_walker      3739004                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.mmu.itb_walker       494843                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.inst     77258908                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus0.data    133430250                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.dtb_walker      3077280                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.mmu.itb_walker       579733                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.inst     28108373                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus1.data     33779319                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.dtb_walker      1586556                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.mmu.itb_walker       456484                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.inst     16723952                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus2.data      9911812                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.dtb_walker      1450652                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.mmu.itb_walker       371725                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.inst     17127973                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.cpus3.data     10427647                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::cpu_cluster.l2.prefetcher     69707477                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.bwTotal::total       619172052                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.mem_ctrls.dram.readBursts             3093732                       # Number of DRAM read bursts (Count)
testsys.mem_ctrls.dram.writeBursts            1597813                       # Number of DRAM write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::0       534056                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::1       136701                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::2       186844                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::3       169522                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::4       155161                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::5       163297                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::6       195728                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::7       171145                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::8       206873                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::9       147735                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::10       164706                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::11       162990                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::12       174411                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::13       175976                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::14       190861                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankRdBursts::15       157726                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::0       100480                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::1        98868                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::2       100164                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::3        99359                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::4       100218                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::5       100098                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::6       100131                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::7        99309                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::8       100601                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::9        99196                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::10       100585                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::11       100106                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::12       100768                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::13        99623                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::14       100242                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.perBankWrBursts::15        98065                       # Per bank write bursts (Count)
testsys.mem_ctrls.dram.totQLat            47888311552                       # Total ticks spent queuing (Tick)
testsys.mem_ctrls.dram.totBusLat          15468660000                       # Total ticks spent in databus transfers (Tick)
testsys.mem_ctrls.dram.totMemAccLat      105895786552                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
testsys.mem_ctrls.dram.avgQLat               15479.14                       # Average queueing delay per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.avgMemAccLat          34229.14                       # Average memory access latency per DRAM burst ((Tick/Count))
testsys.mem_ctrls.dram.readRowHits            2384523                       # Number of row buffer hits during reads (Count)
testsys.mem_ctrls.dram.writeRowHits           1284552                       # Number of row buffer hits during writes (Count)
testsys.mem_ctrls.dram.readRowHitRate           77.08                       # Row buffer hit rate for reads (Ratio)
testsys.mem_ctrls.dram.writeRowHitRate          80.39                       # Row buffer hit rate for writes (Ratio)
testsys.mem_ctrls.dram.bytesPerActivate::samples      1022470                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::mean   293.660332                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::gmean   161.456077                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::stdev   344.509276                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::0-127       457603     44.75%     44.75% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::128-255       239479     23.42%     68.18% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::256-383        70980      6.94%     75.12% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::384-511        34623      3.39%     78.50% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::512-639        24308      2.38%     80.88% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::640-767        17362      1.70%     82.58% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::768-895        17725      1.73%     84.31% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::896-1023        18841      1.84%     86.16% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::1024-1151       141549     13.84%    100.00% # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesPerActivate::total      1022470                       # Bytes accessed per row activation (Byte)
testsys.mem_ctrls.dram.bytesRead            197998848                       # Total number of bytes read from DRAM (Byte)
testsys.mem_ctrls.dram.bytesWritten         102260032                       # Total number of bytes written to DRAM (Byte)
testsys.mem_ctrls.dram.avgRdBW             407.808080                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.avgWrBW             210.619747                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
testsys.mem_ctrls.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
testsys.mem_ctrls.dram.busUtil                   4.83                       # Data bus utilization in percentage (Ratio)
testsys.mem_ctrls.dram.busUtilRead               3.19                       # Data bus utilization in percentage for reads (Ratio)
testsys.mem_ctrls.dram.busUtilWrite              1.65                       # Data bus utilization in percentage for writes (Ratio)
testsys.mem_ctrls.dram.pageHitRate              78.21                       # Row buffer hit rate, read and write combined (Ratio)
testsys.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.mem_ctrls.dram.rank0.actEnergy     3629461920                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preEnergy     1929104760                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.readEnergy   12226921560                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.writeEnergy   4168832940                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.refreshEnergy 38326491840.000008                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actBackEnergy  84522378180                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.preBackEnergy 115262817120                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.totalEnergy 260066008320                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank0.averagePower   535.644629                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::IDLE 298494296533                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::REF  16212560000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT 170812822217                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.actEnergy     3670973880                       # Energy for activate commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preEnergy     1951168890                       # Energy for precharge commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.readEnergy    9862324920                       # Energy for read commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.writeEnergy   4171750920                       # Energy for write commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.refreshEnergy 38326491840.000008                       # Energy for refresh commands per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actBackEnergy  76367436630                       # Energy for active background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.preBackEnergy 122130136320                       # Energy for precharge background per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.totalEnergy 256480283400                       # Total energy per rank (pJ) (Joule)
testsys.mem_ctrls.dram.rank1.averagePower   528.259295                       # Core power per rank (mW) (Watt)
testsys.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::IDLE 316664920283                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::REF  16212560000                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT 152642198467                       # Time in different power states (Tick)
testsys.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
testsys.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.transDist::ReadReq              381181                       # Transaction distribution (Count)
testsys.membus.transDist::ReadResp            2339896                       # Transaction distribution (Count)
testsys.membus.transDist::WriteReq              22722                       # Transaction distribution (Count)
testsys.membus.transDist::WriteResp             22722                       # Transaction distribution (Count)
testsys.membus.transDist::WritebackDirty      1586742                       # Transaction distribution (Count)
testsys.membus.transDist::WriteClean            13501                       # Transaction distribution (Count)
testsys.membus.transDist::CleanEvict           737896                       # Transaction distribution (Count)
testsys.membus.transDist::UpgradeReq           105681                       # Transaction distribution (Count)
testsys.membus.transDist::SCUpgradeReq             46                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExReq            777775                       # Transaction distribution (Count)
testsys.membus.transDist::ReadExResp           777141                       # Transaction distribution (Count)
testsys.membus.transDist::ReadCleanReq        1958715                       # Transaction distribution (Count)
testsys.membus.transDist::CleanInvalidReq        17623                       # Transaction distribution (Count)
testsys.membus.transDist::InvalidateReq        477176                       # Transaction distribution (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port      9137789                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port        68756                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.bootmem.port          116                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.frames0.pio           10                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio        12140                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount_testsys.cpu_cluster.l2.mem_side_port::total      9218817                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktCount::total                9218817                       # Packet count per connected requestor and responder (Count)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.mem_ctrls.port    300620216                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.iobridge.cpu_side_port        68936                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.bootmem.port         3316                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.generic_timer_mem.frames0.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::testsys.realview.gic.pio        24280                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize_testsys.cpu_cluster.l2.mem_side_port::total    300716780                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.pktSize::total               300716780                       # Cumulative packet size per connected requestor and responder (Byte)
testsys.membus.snoops                           40431                       # Total snoops (Count)
testsys.membus.snoopTraffic                         0                       # Total snoop traffic (Byte)
testsys.membus.snoopFanout::samples           3740930                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::mean                    0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::stdev                   0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::0                 3740930    100.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::1                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
testsys.membus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::max_value               0                       # Request fanout histogram (Count)
testsys.membus.snoopFanout::total             3740930                       # Request fanout histogram (Count)
testsys.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.membus.reqLayer0.occupancy        13936796582                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer1.occupancy           72596740                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer1.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer10.occupancy             10500                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer10.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer12.occupancy          11588345                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer12.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer2.occupancy              76920                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer2.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.reqLayer6.occupancy               6000                       # Layer occupancy (ticks) (Tick)
testsys.membus.reqLayer6.utilization              0.0                       # Layer utilization (Ratio)
testsys.membus.respLayer2.occupancy       16405920338                       # Layer occupancy (ticks) (Tick)
testsys.membus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
testsys.membus.snoop_filter.totRequests       5662236                       # Total number of requests made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleRequests      3181430                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.membus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
testsys.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
testsys.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
testsys.pci_devices0.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices1.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices1.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices1.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices1.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices1.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices1.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices1.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices1.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices2.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices2.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices2.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices2.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices2.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices2.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices2.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices2.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices3.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices3.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices3.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices3.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices3.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices3.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices3.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices3.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.pci_devices4.EtherDevice.postedInterrupts            0                       # Number of posts to CPU (Count)
testsys.pci_devices4.EtherDevice.descDmaReads            0                       # Number of descriptors the device read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrites            0                       # Number of descriptors the device wrote w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaRdBytes            0                       # Number of descriptor bytes read w/ DMA (Count)
testsys.pci_devices4.EtherDevice.descDmaWrBytes            0                       # Number of descriptor bytes write w/ DMA (Count)
testsys.pci_devices4.EtherDevice.postedSwi            0                       # Number of software interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalSwi            0                       # Total number of Swi written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedSwi          nan                       # Average number of Swi's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxIdle            0                       # Number of rxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxIdle            0                       # Total number of RxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxIdle          nan                       # Average number of RxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOk            0                       # Number of RxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOk            0                       # Total number of RxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOk          nan                       # Average number of RxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxDesc            0                       # Number of RxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxDesc            0                       # Total number of RxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxDesc          nan                       # Average number of RxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxOk            0                       # Number of TxOk interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxOk            0                       # Total number of TxOk written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxOk          nan                       # Average number of TxOk's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxIdle            0                       # Number of TxIdle interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxIdle            0                       # Total number of TxIdle written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxIdle          nan                       # Average number of TxIdle's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedTxDesc            0                       # Number of TxDesc interrupts posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalTxDesc            0                       # Total number of TxDesc written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedTxDesc          nan                       # Average number of TxDesc's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.postedRxOrn            0                       # Number of RxOrn posted to CPU (Count)
testsys.pci_devices4.EtherDevice.totalRxOrn            0                       # Total number of RxOrn written to ISR (Count)
testsys.pci_devices4.EtherDevice.coalescedRxOrn          nan                       # Average number of RxOrn's coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.coalescedTotal          nan                       # Average number of interrupts coalesced into each post ((Count/Count))
testsys.pci_devices4.EtherDevice.droppedPackets            0                       # Number of packets dropped (Count)
testsys.pci_devices4.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus0.inst          576                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus0.data           28                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus1.inst          896                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus1.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus2.inst          896                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus2.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus3.inst          896                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::cpu_cluster.cpus3.data            8                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesRead::total         3316                       # Number of bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus0.inst          576                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus1.inst          896                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus2.inst          896                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::cpu_cluster.cpus3.inst          896                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.bytesInstRead::total         3264                       # Number of instructions bytes read from this memory (Byte)
testsys.realview.bootmem.numReads::cpu_cluster.cpus0.inst            9                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus0.data            4                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus1.inst           14                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus1.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus2.inst           14                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus2.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus3.inst           14                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::cpu_cluster.cpus3.data            1                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.numReads::total           58                       # Number of read requests responded to by this memory (Count)
testsys.realview.bootmem.bwRead::cpu_cluster.cpus0.inst         1186                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus0.data           58                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus1.inst         1845                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus1.data           16                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus2.inst         1845                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus2.data           16                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus3.inst         1845                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::cpu_cluster.cpus3.data           16                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwRead::total           6830                       # Total read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus0.inst         1186                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus1.inst         1845                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus2.inst         1845                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::cpu_cluster.cpus3.inst         1845                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwInstRead::total         6723                       # Instruction read bandwidth from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus0.inst         1186                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus0.data           58                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus1.inst         1845                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus1.data           16                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus2.inst         1845                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus2.data           16                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus3.inst         1845                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::cpu_cluster.cpus3.data           16                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.bwTotal::total          6830                       # Total bandwidth to/from this memory ((Byte/Second))
testsys.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.clock24MHz.clock               41667                       # Clock period in ticks (Tick)
testsys.realview.clock32KHz.clock            31250000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_cpu.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_ddr.clock              25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_hsbm.clock             25000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_pxl.clock              42105                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_smb.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.dcc.osc_sys.clock              16667                       # Clock period in ticks (Tick)
testsys.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.io_voltage.voltage          3.300000                       # Voltage in Volts (Volt)
testsys.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.mcc.osc_clcd.clock             42105                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_mcc.clock              20000                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
testsys.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 485519678750                       # Cumulative time (in ticks) in various power states (Tick)
testsys.voltage_domain.voltage                      1                       # Voltage in Volts (Volt)
testsys.workload.inst.arm                           0                       # number of arm instructions executed (Count)
testsys.workload.inst.quiesce                    8622                       # number of quiesce instructions executed (Count)
testsys.cpu_cluster.cpus0.idleCycles        368731770                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus0.tickCycles        176547651                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus1.idleCycles        137618473                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus1.tickCycles         46336153                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus2.idleCycles         59438811                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus2.tickCycles         29196092                       # Number of cycles that the object actually ticked (Unspecified)
testsys.cpu_cluster.cpus3.idleCycles         74729718                       # Total number of cycles that the object has spent stopped (Unspecified)
testsys.cpu_cluster.cpus3.tickCycles         52658077                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
