do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:12 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:21:12 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:13 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:21:13 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 12:21:14 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Error: (vsim-8378) ./pipelined_adder_tree.sv(86): Port size (16) does not match connection size (8) for implicit .name connection port 'out'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(86): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:57 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:21:58 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:21:58 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:21:58 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 12:21:14 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Error: (vsim-8378) ./pipelined_adder_tree.sv(86): Port size (128) does not match connection size (256) for implicit .name connection port 'inputs'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(86): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:19 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:22:19 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:22:19 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:22:19 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 12:21:14 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(86): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Error: Cannot open macro file: pipelined_adder_tree.do
# Error in macro ./runlab.do line 20
# Cannot open macro file: pipelined_adder_tree.do
#     while executing
# "do pipelined_adder_tree.do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:04 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:23:05 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:05 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:23:05 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:23:06 on Aug 01,2020, Elapsed time: 0:01:52
# Errors: 5, Warnings: 35
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 12:23:06 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Error: (vsim-8378) ./pipelined_adder_tree.sv(86): Port size (128) does not match connection size (256) for implicit .name connection port 'inputs'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(86): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:01 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:24:01 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:01 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:24:02 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 12:23:06 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(86): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Error: Cannot open macro file: pipelined_adder_tree.do
# Error in macro ./runlab.do line 20
# Cannot open macro file: pipelined_adder_tree.do
#     while executing
# "do pipelined_adder_tree.do"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:29 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:24:30 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:30 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:24:30 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:24:31 on Aug 01,2020, Elapsed time: 0:01:25
# Errors: 4, Warnings: 34
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 12:24:31 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(86): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft8skcvt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8skcvt
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(104)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 104
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:47 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:26:47 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:48 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# ** Error: (vlog-13069) ./pipelined_adder_tree.sv(62): near "'b": syntax error, unexpected BASE, expecting ';'.
# -- Compiling module pipelined_adder_tree_testbench
# End time: 12:26:48 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:20 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:28:20 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:20 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# ** Error: ./pipelined_adder_tree.sv(7): In, out, or inout does not appear in port list: reset.
# -- Compiling module pipelined_adder_tree_testbench
# End time: 12:28:21 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:12 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:29:13 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:29:13 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:29:13 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:29:17 on Aug 01,2020, Elapsed time: 0:04:46
# Errors: 8, Warnings: 19
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 12:29:17 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(24): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Warning: (vsim-3839) ./pipelined_adder_tree.sv(62): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See ./pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftwqaj2n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwqaj2n
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(109)
#    Time: 800 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 109
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/pipelined_adder_tree_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:57 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:33:57 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:33:57 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:33:57 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:34:01 on Aug 01,2020, Elapsed time: 0:04:44
# Errors: 0, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 12:34:01 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(96): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Warning: (vsim-3839) ./pipelined_adder_tree.sv(69): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See ./pipelined_adder_tree.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft37nixf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft37nixf
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(116)
#    Time: 800 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 116
add wave -position insertpoint  \
sim:/pipelined_adder_tree_testbench/dut/inputs_adjustWidth
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/pipelined_adder_tree_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:14 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:35:14 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:14 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:35:14 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:35:17 on Aug 01,2020, Elapsed time: 0:01:16
# Errors: 0, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 12:35:17 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(96): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(31): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Warning: (vsim-3839) ./pipelined_adder_tree.sv(69): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See ./pipelined_adder_tree.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft68bcme".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft68bcme
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(116)
#    Time: 800 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:40 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:40:40 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:40:40 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:40:41 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:40:44 on Aug 01,2020, Elapsed time: 0:05:27
# Errors: 0, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 12:40:44 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(96): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3839) ./pipelined_adder_tree.sv(69): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See ./pipelined_adder_tree.sv(65).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftkzyaca".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkzyaca
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(116)
#    Time: 800 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 116
# Paste insertion failed: DIM_WIDTH: (vish-4014) No objects found matching 'DIM_WIDTH'.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:10 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:42:10 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:10 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# ** Error: ./pipelined_adder_tree.sv(24): (vlog-2730) Undefined variable: 'inputs_adjustWidth'.
# -- Compiling module pipelined_adder_tree_testbench
# End time: 12:42:10 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:26 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:42:26 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:42:27 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:42:27 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:42:30 on Aug 01,2020, Elapsed time: 0:01:46
# Errors: 5, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 12:42:30 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3839) ./pipelined_adder_tree.sv(62): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See ./pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftyfd88z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftyfd88z
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/dut/inputs_adjustWidth'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(109)
#    Time: 800 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 109
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:09 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:44:10 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:10 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:44:10 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:10 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 12:44:11 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:44:13 on Aug 01,2020, Elapsed time: 0:01:43
# Errors: 3, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_testbench 
# Start time: 12:44:13 on Aug 01,2020
# Loading sv_std.std
# Loading work.mux_accumulator_testbench
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3017) ./accumulator.sv(35): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: ./accumulator.sv
# ** Error: (vsim-8378) ./accumulator.sv(35): Port size (16) does not match connection size (8) for implicit .name connection port 'out'. The port definition is at: ./accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: ./accumulator.sv
# ** Warning: (vsim-3015) ./accumulator.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: ./accumulator.sv
# ** Warning: (vsim-3722) ./accumulator.sv(35): [TFMPC] - Missing connection for port 'reset'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:51 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:44:52 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:52 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:44:52 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:44:52 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 12:44:53 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_testbench 
# Start time: 12:44:13 on Aug 01,2020
# Loading sv_std.std
# Loading work.mux_accumulator_testbench
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Error: (vsim-8378) ./accumulator.sv(35): Port size (16) does not match connection size (8) for implicit .name connection port 'out'. The port definition is at: ./accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: ./accumulator.sv
# ** Warning: (vsim-3015) ./accumulator.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: ./accumulator.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 15
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:16 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:45:17 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:17 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:45:17 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:17 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 12:45:18 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_testbench 
# Start time: 12:44:13 on Aug 01,2020
# Loading sv_std.std
# Loading work.mux_accumulator_testbench
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accumulator.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: ./accumulator.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/mux_accumulator_testbench/dut/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftr3fyxq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr3fyxq
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator.sv(70)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_testbench
# Break in Module mux_accumulator_testbench at ./accumulator.sv line 70
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:01 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:48:02 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:02 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:48:02 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:48:02 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 12:48:03 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:48:06 on Aug 01,2020, Elapsed time: 0:03:53
# Errors: 2, Warnings: 8
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_testbench 
# Start time: 12:48:06 on Aug 01,2020
# Loading sv_std.std
# Loading work.mux_accumulator_testbench
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accumulator.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: ./accumulator.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/mux_accumulator_testbench/dut/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftbnzbyn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbnzbyn
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator.sv(70)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_testbench
# Break in Module mux_accumulator_testbench at ./accumulator.sv line 70
add wave -position insertpoint  \
sim:/mux_accumulator_testbench/dut/selected_features
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/mux_accumulator_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:42 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:51:42 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:42 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 12:51:43 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:51:43 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 12:51:43 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:51:46 on Aug 01,2020, Elapsed time: 0:03:40
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_testbench 
# Start time: 12:51:46 on Aug 01,2020
# Loading sv_std.std
# Loading work.mux_accumulator_testbench
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accumulator.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: ./accumulator.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/mux_accumulator_testbench/dut/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftzdf24v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzdf24v
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator.sv(70)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_testbench
# Break in Module mux_accumulator_testbench at ./accumulator.sv line 70
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:44 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:55:45 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:45 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# ** Error: (vlog-13057) ./pipelined_adder_tree.sv(24): Expecting numeric digits.
# ** Error: (vlog-13069) ./pipelined_adder_tree.sv(24): near "(": syntax error, unexpected '(', expecting ',' or '}'.
# ** Error: (vlog-13057) ./pipelined_adder_tree.sv(24): Expecting numeric digits.
# -- Compiling module pipelined_adder_tree_testbench
# End time: 12:55:45 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:06 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 12:58:06 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:58:06 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# ** Error: (vlog-13057) ./pipelined_adder_tree.sv(24): Expecting numeric digits.
# ** Error: (vlog-13069) ./pipelined_adder_tree.sv(24): near "input": syntax error, unexpected input.
# ** Error: (vlog-13057) ./pipelined_adder_tree.sv(24): Expecting numeric digits.
# -- Compiling module pipelined_adder_tree_testbench
# End time: 12:58:07 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:02 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:04:02 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:02 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# ** Error: (vlog-13069) ./pipelined_adder_tree.sv(11): near "signed": syntax error, unexpected signed.
# ** Error: ./pipelined_adder_tree.sv(24): (vlog-2730) Undefined variable: 'first_inter'.
# ** Error: ./pipelined_adder_tree.sv(36): (vlog-2730) Undefined variable: 'first_inter'.
# ** Error: ./pipelined_adder_tree.sv(36): (vlog-2730) Undefined variable: 'second_inter'.
# ** Error: ./pipelined_adder_tree.sv(48): (vlog-2730) Undefined variable: 'second_inter'.
# ** Error: ./pipelined_adder_tree.sv(48): (vlog-2730) Undefined variable: 'third_inter'.
# ** Error: ./pipelined_adder_tree.sv(57): (vlog-2730) Undefined variable: 'third_inter'.
# -- Compiling module pipelined_adder_tree_testbench
# End time: 13:04:03 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:52 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:04:52 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:04:52 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# ** Error: ./pipelined_adder_tree.sv(75): (vlog-2110) Illegal reference to net "out".
# -- Compiling module pipelined_adder_tree_testbench
# ** Error: (vlog-13069) ./pipelined_adder_tree.sv(82): near "signed": syntax error, unexpected signed.
# ** Error: (vlog-13069) ./pipelined_adder_tree.sv(85): near "signed": syntax error, unexpected signed.
# ** Error: ./pipelined_adder_tree.sv(89): (vlog-2730) Undefined variable: 'out'.
# ** Error: ./pipelined_adder_tree.sv(89): (vlog-2730) Undefined variable: 'inputs'.
# End time: 13:04:53 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:27 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:05:28 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:05:28 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# ** Error: ./pipelined_adder_tree.sv(75): (vlog-2110) Illegal reference to net "out".
# -- Compiling module pipelined_adder_tree_testbench
# End time: 13:05:28 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:02 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:06:02 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:02 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# ** Error: (vlog-13069) ./pipelined_adder_tree.sv(15): near "signed": syntax error, unexpected signed.
# -- Compiling module pipelined_adder_tree_testbench
# End time: 13:06:02 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:21 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:06:22 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:22 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# ** Error: ./pipelined_adder_tree.sv(76): (vlog-2110) Illegal reference to net "out".
# -- Compiling module pipelined_adder_tree_testbench
# End time: 13:06:22 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:59 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:08:59 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:59 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# ** Error: ./pipelined_adder_tree.sv(76): (vlog-2110) Illegal reference to net "out".
# -- Compiling module pipelined_adder_tree_testbench
# End time: 13:08:59 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:13 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:09:13 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:09:13 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 13:09:13 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:09:18 on Aug 01,2020, Elapsed time: 0:17:32
# Errors: 46, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 13:09:18 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(90): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[0]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[2]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[4]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[6]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[8]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[10]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[12]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input1'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(25): [PCDPC] - Port size (16) does not match connection size (8) for port 'input2'. The port definition is at: adder.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut/first_results[14]/adder File: adder.sv
# ** Warning: (vsim-3839) ./pipelined_adder_tree.sv(63): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See ./pipelined_adder_tree.sv(59).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftj55svn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj55svn
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/dut/inputs_adjustWidth'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(110)
#    Time: 800 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 110
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:23 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:12:23 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:12:23 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 13:12:24 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:12:26 on Aug 01,2020, Elapsed time: 0:03:08
# Errors: 3, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 13:12:26 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3839) ./pipelined_adder_tree.sv(62): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See ./pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftdmj4wz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdmj4wz
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/dut/inputs_adjustWidth'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(109)
#    Time: 800 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 109
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/pipelined_tree_adder_wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/pipelined_adder_tree_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:29 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:13:29 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:29 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 13:13:29 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:13:32 on Aug 01,2020, Elapsed time: 0:01:06
# Errors: 3, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 13:13:32 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3839) ./pipelined_adder_tree.sv(62): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See ./pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft09sc4n".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft09sc4n
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(109)
#    Time: 800 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 109
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:54 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:15:54 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:15:54 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 13:15:55 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:15:58 on Aug 01,2020, Elapsed time: 0:02:26
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 13:15:58 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) ./pipelined_adder_tree.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: ./pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-3839) ./pipelined_adder_tree.sv(62): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See ./pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: ./pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftbr6fc5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbr6fc5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./pipelined_adder_tree.sv(112)
#    Time: 800 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at ./pipelined_adder_tree.sv line 112
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:27 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:22:28 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:28 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 13:22:28 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:28 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 13:22:28 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:22:32 on Aug 01,2020, Elapsed time: 0:06:34
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_testbench 
# Start time: 13:22:32 on Aug 01,2020
# Loading sv_std.std
# Loading work.mux_accumulator_testbench
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accumulator.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: ./accumulator.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/mux_accumulator_testbench/dut/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfte8d4y6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfte8d4y6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator.sv(70)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_testbench
# Break in Module mux_accumulator_testbench at ./accumulator.sv line 70
add wave -position insertpoint  \
sim:/mux_accumulator_testbench/dut/adder/inputs
add wave -position insertpoint  \
sim:/mux_accumulator_testbench/dut/adder/last_in
add wave -position insertpoint  \
sim:/mux_accumulator_testbench/dut/adder/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/mux_accumulator_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:40 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:24:40 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:40 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 13:24:41 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:24:41 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 13:24:41 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:24:44 on Aug 01,2020, Elapsed time: 0:02:12
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_testbench 
# Start time: 13:24:44 on Aug 01,2020
# Loading sv_std.std
# Loading work.mux_accumulator_testbench
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accumulator.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: ./accumulator.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/mux_accumulator_testbench/dut/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftr00w53".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr00w53
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator.sv(70)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_testbench
# Break in Module mux_accumulator_testbench at ./accumulator.sv line 70
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:47 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:28:47 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:47 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 13:28:48 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:28:48 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 13:28:49 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:28:52 on Aug 01,2020, Elapsed time: 0:04:08
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_testbench 
# Start time: 13:28:52 on Aug 01,2020
# Loading sv_std.std
# Loading work.mux_accumulator_testbench
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accumulator.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: ./accumulator.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/mux_accumulator_testbench/dut/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftcg1krk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcg1krk
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator.sv(70)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_testbench
# Break in Module mux_accumulator_testbench at ./accumulator.sv line 70
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:22 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:31:23 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:23 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 13:31:23 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:31:23 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 13:31:24 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:31:26 on Aug 01,2020, Elapsed time: 0:02:34
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work N_bit_adder_testbench 
# Start time: 13:31:26 on Aug 01,2020
# Loading sv_std.std
# Loading work.N_bit_adder_testbench
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftkqnqz8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkqnqz8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:03 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:33:04 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:04 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 13:33:04 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:04 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 13:33:05 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:33:06 on Aug 01,2020, Elapsed time: 0:01:40
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_testbench 
# Start time: 13:33:06 on Aug 01,2020
# Loading sv_std.std
# Loading work.mux_accumulator_testbench
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accumulator.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: ./accumulator.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/mux_accumulator_testbench/dut/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftrh3q5f".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrh3q5f
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator.sv(70)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_testbench
# Break in Module mux_accumulator_testbench at ./accumulator.sv line 70
add wave -position insertpoint  \
sim:/mux_accumulator_testbench/dut/adder/first_store
add wave -position insertpoint  \
sim:/mux_accumulator_testbench/dut/adder/second_store
add wave -position insertpoint  \
sim:/mux_accumulator_testbench/dut/adder/third_store
add wave -position insertpoint  \
sim:/mux_accumulator_testbench/dut/adder/fourth_store
add wave -position insertpoint  \
sim:/mux_accumulator_testbench/dut/adder/first_inter \
sim:/mux_accumulator_testbench/dut/adder/second_inter \
sim:/mux_accumulator_testbench/dut/adder/third_inter \
sim:/mux_accumulator_testbench/dut/adder/fourth_inter
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/mux_accumulator_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:32 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:43:32 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:32 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 13:43:33 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:33 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 13:43:33 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:43:42 on Aug 01,2020, Elapsed time: 0:10:36
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_testbench 
# Start time: 13:43:42 on Aug 01,2020
# Loading sv_std.std
# Loading work.mux_accumulator_testbench
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) ./accumulator.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: ./accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: ./accumulator.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/mux_accumulator_testbench/dut/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft8zmecr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8zmecr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./accumulator.sv(70)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_testbench
# Break in Module mux_accumulator_testbench at ./accumulator.sv line 70
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:12 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:50:13 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:13 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 13:50:13 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:13 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# ** Error: (vlog-13069) ./accumulator.sv(21): near "adder": syntax error, unexpected IDENTIFIER, expecting '('.
# ** Error: (vlog-13069) ./accumulator.sv(74): near "endmodule": syntax error, unexpected endmodule.
# End time: 13:50:14 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./accumulator.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:34 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:51:34 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:34 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 13:51:35 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:51:35 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# ** Error: (vlog-13069) ./accumulator.sv(21): near "adder": syntax error, unexpected IDENTIFIER, expecting '('.
# ** Error: (vlog-13069) ./accumulator.sv(74): near "endmodule": syntax error, unexpected endmodule.
# End time: 13:51:35 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./accumulator.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:52:41 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:52:41 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:52:41 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 13:52:42 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:52:42 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 13:52:42 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:52:49 on Aug 01,2020, Elapsed time: 0:09:07
# Errors: 10, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 13:52:49 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) pipelined_adder_tree.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftens7ex".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftens7ex
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : pipelined_adder_tree.sv(112)
#    Time: 800 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at pipelined_adder_tree.sv line 112
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:43 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 13:53:44 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:44 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 13:53:44 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:53:44 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 13:53:45 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:53:47 on Aug 01,2020, Elapsed time: 0:00:58
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 13:53:47 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) pipelined_adder_tree.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft3hrf8g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3hrf8g
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : pipelined_adder_tree.sv(112)
#    Time: 800 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at pipelined_adder_tree.sv line 112
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:24 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 14:35:25 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:25 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 14:35:25 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:25 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 14:35:26 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:35:30 on Aug 01,2020, Elapsed time: 0:41:43
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 14:35:30 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) pipelined_adder_tree.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft9z6n5c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9z6n5c
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : pipelined_adder_tree.sv(114)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at pipelined_adder_tree.sv line 114
add wave -position insertpoint  \
sim:/pipelined_adder_tree_testbench/dut/first_inter
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/pipelined_adder_tree_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:04 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 14:37:04 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:04 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 14:37:05 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:05 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 14:37:05 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:37:08 on Aug 01,2020, Elapsed time: 0:01:38
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 14:37:08 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) pipelined_adder_tree.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft01x21b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft01x21b
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : pipelined_adder_tree.sv(114)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at pipelined_adder_tree.sv line 114
add wave -position insertpoint {sim:/pipelined_adder_tree_testbench/dut/first_results[0]/*}
# (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/dut/first_results[0]/*'.
add wave -position insertpoint  \
{sim:/pipelined_adder_tree_testbench/dut/first_results[0]/adder/input1} \
{sim:/pipelined_adder_tree_testbench/dut/first_results[0]/adder/input2}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/pipelined_adder_tree_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:50 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 14:39:50 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:50 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 14:39:51 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:51 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 14:39:51 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:39:58 on Aug 01,2020, Elapsed time: 0:02:50
# Errors: 1, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 14:39:58 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) pipelined_adder_tree.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftnxn4wb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnxn4wb
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/dut/first_results[0]/adder/input1'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 8
# ** Error: (vish-4014) No objects found matching '/pipelined_adder_tree_testbench/dut/first_results[0]/adder/input2'.
# Executing ONERROR command at macro ./pipelined_adder_tree_wave.do line 9
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : pipelined_adder_tree.sv(114)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at pipelined_adder_tree.sv line 114
add wave -position insertpoint {sim:/pipelined_adder_tree_testbench/dut/first_results[0]/adder_first/*}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {G:/My Drive/Research/HD_Accerlator_Reseach/Verilog/pipelined_adder_tree_wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:33 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 14:40:33 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:33 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 14:40:33 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:40:33 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 14:40:34 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:40:36 on Aug 01,2020, Elapsed time: 0:00:38
# Errors: 6, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 14:40:36 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) pipelined_adder_tree.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlft7kmcn2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7kmcn2
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : pipelined_adder_tree.sv(114)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at pipelined_adder_tree.sv line 114
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:20 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 14:41:21 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:21 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 14:41:21 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:21 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 14:41:22 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:41:26 on Aug 01,2020, Elapsed time: 0:00:50
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 14:41:26 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) pipelined_adder_tree.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftc91gdz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc91gdz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : pipelined_adder_tree.sv(114)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at pipelined_adder_tree.sv line 114
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:30 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 14:43:31 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:31 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# ** Error: (vlog-13057) ./pipelined_adder_tree.sv(24): Expecting numeric digits.
# ** Error: (vlog-13069) ./pipelined_adder_tree.sv(24): near "(": syntax error, unexpected '(', expecting ',' or '}'.
# ** Error: (vlog-13057) ./pipelined_adder_tree.sv(24): Expecting numeric digits.
# -- Compiling module pipelined_adder_tree_testbench
# End time: 14:43:31 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:27 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 14:44:28 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:44:28 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# ** Error: (vlog-13069) ./pipelined_adder_tree.sv(24): near ",": syntax error, unexpected ',', expecting ')'.
# -- Compiling module pipelined_adder_tree_testbench
# End time: 14:44:28 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./pipelined_adder_tree.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:14 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 14:46:14 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:15 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 14:46:15 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:15 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 14:46:15 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:46:18 on Aug 01,2020, Elapsed time: 0:04:52
# Errors: 10, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work pipelined_adder_tree_testbench 
# Start time: 14:46:18 on Aug 01,2020
# Loading sv_std.std
# Loading work.pipelined_adder_tree_testbench
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# ** Warning: (vsim-3015) pipelined_adder_tree.sv(89): [PCDPC] - Port size (16) does not match connection size (32) for port 'last_in'. The port definition is at: pipelined_adder_tree.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/pipelined_adder_tree_testbench/dut/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /pipelined_adder_tree_testbench/dut File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftqj9ekr".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqj9ekr
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : pipelined_adder_tree.sv(114)
#    Time: 600 ps  Iteration: 1  Instance: /pipelined_adder_tree_testbench
# Break in Module pipelined_adder_tree_testbench at pipelined_adder_tree.sv line 114
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:10 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 14:48:10 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:10 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 14:48:11 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:11 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 14:48:11 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:11 on Aug 01,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 14:48:12 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:48:15 on Aug 01,2020, Elapsed time: 0:01:57
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work mux_accumulator_testbench 
# Start time: 14:48:15 on Aug 01,2020
# Loading sv_std.std
# Loading work.mux_accumulator_testbench
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3015) accumulator.sv(35): [PCDPC] - Port size (16) does not match connection size (32) for port 'prev_result'. The port definition is at: accumulator.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut File: accumulator.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/mux_accumulator_testbench/dut/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /mux_accumulator_testbench/dut/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftjmrftz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjmrftz
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : accumulator.sv(70)
#    Time: 700 ps  Iteration: 1  Instance: /mux_accumulator_testbench
# Break in Module mux_accumulator_testbench at accumulator.sv line 70
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:42 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 14:49:42 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:42 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 14:49:43 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:43 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 14:49:43 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:43 on Aug 01,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 14:49:44 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:49:47 on Aug 01,2020, Elapsed time: 0:01:32
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 14:49:47 on Aug 01,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Error: (vsim-8378) ./encoding_module.sv(73): Port size (256) does not match connection size (128) for implicit .name connection port 'out'. The port definition is at: ./encoding_module.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: ./encoding_module.sv
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[0]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[1]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[2]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[3]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[4]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[5]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[6]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[7]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[8]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[9]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[10]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[11]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[12]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[13]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[14]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# ** Warning: (vsim-3017) ./encoding_module.sv(39): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[15]/adder_mod File: accumulator.sv
# ** Warning: (vsim-3722) ./encoding_module.sv(39): [TFMPC] - Missing connection for port 'reset'.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 19
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:44 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 14:50:45 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:45 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 14:50:45 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:45 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 14:50:46 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:50:46 on Aug 01,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 14:50:46 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 14:49:47 on Aug 01,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) ./encoding_module.sv(46): Variable '/encoding_testbench/dut/out_temp', driven via a port connection, is multiply driven. See ./encoding_module.sv(39).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: ./encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlfttkhj63".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttkhj63
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./encoding_module.sv(95)
#    Time: 25200 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at ./encoding_module.sv line 95
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:50 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 14:51:50 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:50 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 14:51:51 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:51 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 14:51:51 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:51 on Aug 01,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 14:51:52 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:51:57 on Aug 01,2020, Elapsed time: 0:02:10
# Errors: 1, Warnings: 52
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 14:51:57 on Aug 01,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) ./encoding_module.sv(46): Variable '/encoding_testbench/dut/out_temp', driven via a port connection, is multiply driven. See ./encoding_module.sv(39).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: ./encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftx2idma".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx2idma
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./encoding_module.sv(95)
#    Time: 25200 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at ./encoding_module.sv line 95
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:19 on Aug 01,2020
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# End time: 14:52:20 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:20 on Aug 01,2020
# vlog -reportprogress 300 ./pipelined_adder_tree.sv 
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# End time: 14:52:20 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:21 on Aug 01,2020
# vlog -reportprogress 300 ./accumulator.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# End time: 14:52:21 on Aug 01,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:21 on Aug 01,2020
# vlog -reportprogress 300 ./encoding_module.sv 
# -- Compiling module mux_two_one
# -- Compiling module N_bit_adder
# -- Compiling module full_adder
# -- Compiling module N_bit_adder_testbench
# -- Compiling module pipelined_adder_tree
# -- Compiling module pipelined_adder_tree_testbench
# -- Compiling module mux_accumulator
# -- Compiling module mux_accumulator_testbench
# -- Compiling module encoding
# -- Compiling module encoding_testbench
# 
# Top level modules:
# 	N_bit_adder_testbench
# 	pipelined_adder_tree_testbench
# 	mux_accumulator_testbench
# 	encoding_testbench
# End time: 14:52:22 on Aug 01,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:52:26 on Aug 01,2020, Elapsed time: 0:00:29
# Errors: 0, Warnings: 20
# vsim -voptargs=""+acc"" -t 1ps -lib work encoding_testbench 
# Start time: 14:52:26 on Aug 01,2020
# Loading sv_std.std
# Loading work.encoding_testbench
# Loading work.encoding
# Loading work.mux_accumulator
# Loading work.pipelined_adder_tree
# Loading work.N_bit_adder
# Loading work.full_adder
# Loading work.mux_two_one
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[0]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[0]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[1]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[1]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[2]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[2]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[3]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[3]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[4]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[4]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[5]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[5]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[6]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[6]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[7]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[7]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[8]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[8]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[9]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[9]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[10]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[10]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[11]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[11]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[12]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[12]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[13]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[13]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[14]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[14]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) pipelined_adder_tree.sv(62): Variable '/encoding_testbench/dut/genblk1[15]/adder_mod/adder/temp_out', driven via a port connection, is multiply driven. See pipelined_adder_tree.sv(58).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut/genblk1[15]/adder_mod/adder File: pipelined_adder_tree.sv
# ** Warning: (vsim-3839) ./encoding_module.sv(46): Variable '/encoding_testbench/dut/out_temp', driven via a port connection, is multiply driven. See ./encoding_module.sv(39).
#    Time: 0 ps  Iteration: 0  Instance: /encoding_testbench/dut File: ./encoding_module.sv
# ** Warning: Design size of 6274 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hax032  Hostname: DESKTOP-8CE0NHA  ProcessID: 2788
#           Attempting to use alternate WLF file "./wlftbtxvz0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbtxvz0
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./encoding_module.sv(95)
#    Time: 25300 ps  Iteration: 1  Instance: /encoding_testbench
# Break in Module encoding_testbench at ./encoding_module.sv line 95
# End time: 14:52:42 on Aug 01,2020, Elapsed time: 0:00:16
# Errors: 0, Warnings: 20
