v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 47600 45400 1 0 0 gnd-1.sym
C 47500 46700 1 270 0 voltage-3.sym
{
T 48200 46500 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 48000 46500 5 10 1 1 0 0 1
refdes=V1
T 48200 46300 5 10 1 1 180 0 1
value=3
}
C 47500 46800 1 0 0 vcc-1.sym
C 44900 45400 1 0 0 gnd-1.sym
C 48600 45300 1 0 0 spice-model-1.sym
{
T 48700 46000 5 10 0 1 0 0 1
device=model
T 48700 45900 5 10 1 1 0 0 1
refdes=A1
T 49900 45600 5 10 1 1 0 0 1
model-name=DTRIGGER
T 49100 45400 5 10 1 1 0 0 1
file=dtrigger.lib
}
N 45000 47000 45000 47600 4
N 45000 45700 45000 45800 4
N 47700 46800 47700 46700 4
N 47700 45700 47700 45800 4
C 45800 47000 1 0 0 d42.sym
{
T 47600 48800 5 10 0 0 0 0 1
device=d-trigger
T 47100 49000 5 10 1 1 0 6 1
refdes=U1
T 46100 47000 5 10 0 1 0 0 1
model-name=DTRIGGER
}
N 45800 47600 45000 47600 4
{
T 45000 47800 5 10 1 1 0 0 1
netname=Clock
}
N 47400 47600 47600 47600 4
N 45700 49300 47600 49300 4
N 45700 49300 45700 48600 4
N 45700 48600 45800 48600 4
N 47400 48600 48000 48600 4
{
T 47700 48700 5 10 1 1 0 0 1
netname=OUT2
}
C 44700 45800 1 0 0 vpulse-1.sym
{
T 45400 46450 5 10 1 1 0 0 1
refdes=V2
T 45400 46650 5 10 0 0 0 0 1
device=vpulse
T 45400 46850 5 10 0 0 0 0 1
footprint=none
T 45400 46050 5 10 1 1 0 0 1
value=pulse 0 3 1 1p 1p 1 2
}
N 47600 47600 47600 49300 4
C 48500 47000 1 0 0 d42.sym
{
T 50300 48800 5 10 0 0 0 0 1
device=d-trigger
T 49800 49000 5 10 1 1 0 6 1
refdes=U2
T 48500 47000 5 10 0 1 0 0 1
model-name=DTRIGGER
}
N 50100 47600 50300 47600 4
N 48400 49300 50300 49300 4
N 48400 49300 48400 48600 4
N 48400 48600 48500 48600 4
N 50100 48600 51200 48600 4
{
T 50500 48700 5 10 1 1 0 0 1
netname=OUT4
}
N 48000 47600 48000 48600 4
N 50300 47600 50300 49300 4
N 48500 47600 48000 47600 4
C 51400 46800 1 90 0 resistor-2.sym
{
T 51050 47200 5 10 0 0 90 0 1
device=RESISTOR
T 51500 47300 5 10 1 1 0 0 1
refdes=R1
T 51800 47200 5 10 1 1 180 0 1
value=10k
}
C 51500 45700 1 90 0 capacitor-1.sym
{
T 50800 45900 5 10 0 0 90 0 1
device=CAPACITOR
T 51200 46400 5 10 1 1 180 0 1
refdes=C1
T 50600 45900 5 10 0 0 90 0 1
symversion=0.1
T 51400 45900 5 10 1 1 0 0 1
value=0.1u
}
C 51200 45400 1 0 0 gnd-1.sym
C 51100 47700 1 0 0 vcc-1.sym
N 51300 46800 51300 46600 4
N 51300 46700 50900 46700 4
{
T 50700 46800 5 10 1 1 0 0 1
netname=CLR
}
N 49300 47000 49300 46900 4
{
T 49400 46900 5 10 1 1 0 0 1
netname=CLR
}
N 46600 47000 46600 46900 4
{
T 46700 46900 5 10 1 1 0 0 1
netname=CLR
}
C 48600 46100 1 0 0 spice-directive-1.sym
{
T 48700 46400 5 10 0 1 0 0 1
device=directive
T 48700 46500 5 10 1 1 0 0 1
refdes=A2
T 48700 46200 5 10 0 1 0 0 1
file=unknown
T 48700 46200 5 10 1 1 0 0 1
value=.ic v(CLR)=0
}
