# Copyright 2023 ETH Zurich and University of Bologna.
# Licensed under the Apache License, Version 2.0, see LICENSE for details.
# SPDX-License-Identifier: Apache-2.0

name: compute_tile_array
description: "Computile array configuration in XY routing for FlooGen"
compute_tile_gen: true

routing:
  route_algo: "XY"
  use_id_table: true
  # If true, allow routing from X to Y only
  xy_route_opt: false
  
protocols:
  - name: "narrow"
    type: "AXI4"
    direction: "manager"
    data_width: 64
    addr_width: 48
    id_width: 4
    user_width: 1
  - name: "narrow"
    type: "AXI4"
    direction: "subordinate"
    data_width: 64
    addr_width: 48
    id_width: 2
    user_width: 1
  - name: "wide"
    type: "AXI4"
    direction: "manager"
    #data_width: 512
    data_width: 64
    addr_width: 48
    #id_width: 3
    id_width: 4
    user_width: 1
  - name: "wide"
    type: "AXI4"
    direction: "subordinate"
    #data_width: 512
    data_width: 64
    addr_width: 48
    id_width: 1
    user_width: 1

# Define endpoint and slave address mapped
endpoints:
# Define compute tile array (snitch cluster) in XY mesh
  - name: "cluster"
    array: [5, 4]
    addr_range:
      base: 0x0000_1000_0000
      size: 0x0000_0004_0000 # size per single snitch cluster
    mgr_port_protocol:
      - "narrow"
      - "wide"
    sbr_port_protocol:
      - "narrow"
      - "wide"
    id_offset:
      x: 0 # 0 to 4
      y: 0 # 0 to 3

# Define endpoint for each border side (North, East, South, and West)
  # North border HBM memory
  - name: "hbm_north"
    array: [5, 1]
    addr_range:
      base: 0x0000_8000_0000
      size: 0x0000_4000_0000
    sbr_port_protocol:
      - "narrow"
      - "wide"
    id_offset:
      x: 0 # 0 to 4
      y: 4 # 4 mean border of the north side (its not working)
  # South border HBM memory
  - name: "hbm_south"
    array: [5, 1]
    addr_range:
      base: 0x0008_0000_0000
      size: 0x0000_4000_0000
    sbr_port_protocol:
      - "narrow"
      - "wide"
    id_offset:
      x: 0 # 0 to 4
      y: -1 # -1 mean border of the south side
  # East border HBM memory
  - name: "hbm_east"
    array: [1, 4]
    addr_range:
      base: 0x0010_0000_0000
      size: 0x0000_4000_0000
    sbr_port_protocol:
      - "narrow"
      - "wide"
    id_offset:
      x: 5 # east side border
      y: 0 # 0 to 3
  # West border HBM memory
  - name: "hbm_west"
    array: [1, 4]
    addr_range:
      base: 0x0018_0000_0000
      size: 0x0000_4000_0000
    sbr_port_protocol:
      - "narrow"
      - "wide"
    id_offset:
      x: -1 # west side border
      y: 0 # 0 to 3

routers:
  # Router equal to cluster number
  - name: "router"
    array: [5, 4]

connections:
  # Each compute cluster (snitch cluster) connect to the router
  - src: "cluster"
    dst: "router"
    src_range:
    - [0, 4]
    - [0, 3]
    dst_range:
    - [0, 4]
    - [0, 3]
    bidirectional: true
  # North border HBM memory
  - src: "hbm_north"
    dst: "router"
    src_range:
    - [0, 4]
    - [0, 0]
    dst_range: # router index for north border
    - [0, 4]
    - [3, 3]
    bidirectional: true
  # South border HBM memory
  - src: "hbm_south"
    dst: "router"
    src_range:
    - [0, 4]
    - [0, 0]
    dst_range: # router index for south border
    - [0, 4]
    - [0, 0]
    bidirectional: true
  # South border HBM memory
  - src: "hbm_east"
    dst: "router"
    src_range:
    - [0, 0]
    - [0, 3]
    dst_range:
    - [4, 4]
    - [0, 3]
    bidirectional: true
  # South border HBM memory
  - src: "hbm_west"
    dst: "router"
    src_range:
    - [0, 0]
    - [0, 3]
    dst_range:
    - [0, 0]
    - [0, 3]
    bidirectional: true
