Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Oct 11 04:40:20 2024
| Host         : Curtis-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   59          
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.469        0.000                      0                  961        0.090        0.000                      0                  961        4.500        0.000                       0                   351  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.469        0.000                      0                  833        0.090        0.000                      0                  833        4.500        0.000                       0                   351  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.728        0.000                      0                  128        0.850        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[2][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.332ns  (logic 2.782ns (33.389%)  route 5.550ns (66.611%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.131    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.649 r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/Q
                         net (fo=3, routed)           1.032     6.680    slc3/cpu/register_file_mod/reg_file_reg[6][7]
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  slc3/cpu/register_file_mod/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000     6.804    slc3/cpu/register_file_mod/i__carry__0_i_29_n_0
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214     7.018 r  slc3/cpu/register_file_mod/i__carry__0_i_11/O
                         net (fo=2, routed)           0.625     7.643    slc3/cpu/register_file_mod/data_q_reg[8]_5
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.297     7.940 r  slc3/cpu/register_file_mod/i__carry__0_i_1/O
                         net (fo=5, routed)           1.024     8.964    slc3/cpu/pc_reg/alu_a_input[7]
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.153     9.117 r  slc3/cpu/pc_reg/addr_output0_carry__0_i_1/O
                         net (fo=1, routed)           0.484     9.601    slc3/cpu/addr_adder/addr_adder_input1[7]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.200 r  slc3/cpu/addr_adder/addr_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.200    slc3/cpu/addr_adder/addr_output0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.523 r  slc3/cpu/addr_adder/addr_output0_carry__1/O[1]
                         net (fo=2, routed)           0.452    10.975    slc3/cpu/cpu_control/addr_adder_output[9]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.306    11.281 f  slc3/cpu/cpu_control/data_q[9]_i_3/O
                         net (fo=1, routed)           0.473    11.754    slc3/cpu/cpu_control/data_q[9]_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.878 r  slc3/cpu/cpu_control/data_q[9]_i_2/O
                         net (fo=1, routed)           0.433    12.311    slc3/cpu/cpu_control/data_q[9]_i_2_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.435 r  slc3/cpu/cpu_control/data_q[9]_i_1__1/O
                         net (fo=14, routed)          1.028    13.463    slc3/cpu/register_file_mod/bus_data[9]
    SLICE_X9Y96          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.440    14.769    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X9Y96          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[2][9]/C
                         clock pessimism              0.257    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X9Y96          FDCE (Setup_fdce_C_D)       -0.058    14.932    slc3/cpu/register_file_mod/reg_file_reg[2][9]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -13.463    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.530ns  (required time - arrival time)
  Source:                 slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 2.782ns (33.660%)  route 5.483ns (66.340%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.131    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.649 r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/Q
                         net (fo=3, routed)           1.032     6.680    slc3/cpu/register_file_mod/reg_file_reg[6][7]
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  slc3/cpu/register_file_mod/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000     6.804    slc3/cpu/register_file_mod/i__carry__0_i_29_n_0
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214     7.018 r  slc3/cpu/register_file_mod/i__carry__0_i_11/O
                         net (fo=2, routed)           0.625     7.643    slc3/cpu/register_file_mod/data_q_reg[8]_5
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.297     7.940 r  slc3/cpu/register_file_mod/i__carry__0_i_1/O
                         net (fo=5, routed)           1.024     8.964    slc3/cpu/pc_reg/alu_a_input[7]
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.153     9.117 r  slc3/cpu/pc_reg/addr_output0_carry__0_i_1/O
                         net (fo=1, routed)           0.484     9.601    slc3/cpu/addr_adder/addr_adder_input1[7]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.200 r  slc3/cpu/addr_adder/addr_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.200    slc3/cpu/addr_adder/addr_output0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.523 r  slc3/cpu/addr_adder/addr_output0_carry__1/O[1]
                         net (fo=2, routed)           0.452    10.975    slc3/cpu/cpu_control/addr_adder_output[9]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.306    11.281 f  slc3/cpu/cpu_control/data_q[9]_i_3/O
                         net (fo=1, routed)           0.473    11.754    slc3/cpu/cpu_control/data_q[9]_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.878 r  slc3/cpu/cpu_control/data_q[9]_i_2/O
                         net (fo=1, routed)           0.433    12.311    slc3/cpu/cpu_control/data_q[9]_i_2_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.435 r  slc3/cpu/cpu_control/data_q[9]_i_1__1/O
                         net (fo=14, routed)          0.960    13.396    slc3/cpu/mar_reg/D[9]
    SLICE_X9Y83          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.433    14.762    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[9]/C
                         clock pessimism              0.257    15.019    
                         clock uncertainty           -0.035    14.983    
    SLICE_X9Y83          FDRE (Setup_fdre_C_D)       -0.058    14.925    slc3/cpu/mar_reg/data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.925    
                         arrival time                         -13.396    
  -------------------------------------------------------------------
                         slack                                  1.530    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[3][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.297ns  (logic 2.782ns (33.530%)  route 5.515ns (66.470%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.131    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.649 r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/Q
                         net (fo=3, routed)           1.032     6.680    slc3/cpu/register_file_mod/reg_file_reg[6][7]
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  slc3/cpu/register_file_mod/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000     6.804    slc3/cpu/register_file_mod/i__carry__0_i_29_n_0
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214     7.018 r  slc3/cpu/register_file_mod/i__carry__0_i_11/O
                         net (fo=2, routed)           0.625     7.643    slc3/cpu/register_file_mod/data_q_reg[8]_5
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.297     7.940 r  slc3/cpu/register_file_mod/i__carry__0_i_1/O
                         net (fo=5, routed)           1.024     8.964    slc3/cpu/pc_reg/alu_a_input[7]
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.153     9.117 r  slc3/cpu/pc_reg/addr_output0_carry__0_i_1/O
                         net (fo=1, routed)           0.484     9.601    slc3/cpu/addr_adder/addr_adder_input1[7]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.200 r  slc3/cpu/addr_adder/addr_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.200    slc3/cpu/addr_adder/addr_output0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.523 r  slc3/cpu/addr_adder/addr_output0_carry__1/O[1]
                         net (fo=2, routed)           0.452    10.975    slc3/cpu/cpu_control/addr_adder_output[9]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.306    11.281 f  slc3/cpu/cpu_control/data_q[9]_i_3/O
                         net (fo=1, routed)           0.473    11.754    slc3/cpu/cpu_control/data_q[9]_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.878 r  slc3/cpu/cpu_control/data_q[9]_i_2/O
                         net (fo=1, routed)           0.433    12.311    slc3/cpu/cpu_control/data_q[9]_i_2_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.435 r  slc3/cpu/cpu_control/data_q[9]_i_1__1/O
                         net (fo=14, routed)          0.993    13.428    slc3/cpu/register_file_mod/bus_data[9]
    SLICE_X10Y96         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.441    14.770    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X10Y96         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[3][9]/C
                         clock pessimism              0.257    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X10Y96         FDCE (Setup_fdce_C_D)       -0.031    14.960    slc3/cpu/register_file_mod/reg_file_reg[3][9]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.567ns  (required time - arrival time)
  Source:                 slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[1][9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.232ns  (logic 2.782ns (33.796%)  route 5.450ns (66.204%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.131    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.649 r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/Q
                         net (fo=3, routed)           1.032     6.680    slc3/cpu/register_file_mod/reg_file_reg[6][7]
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  slc3/cpu/register_file_mod/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000     6.804    slc3/cpu/register_file_mod/i__carry__0_i_29_n_0
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214     7.018 r  slc3/cpu/register_file_mod/i__carry__0_i_11/O
                         net (fo=2, routed)           0.625     7.643    slc3/cpu/register_file_mod/data_q_reg[8]_5
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.297     7.940 r  slc3/cpu/register_file_mod/i__carry__0_i_1/O
                         net (fo=5, routed)           1.024     8.964    slc3/cpu/pc_reg/alu_a_input[7]
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.153     9.117 r  slc3/cpu/pc_reg/addr_output0_carry__0_i_1/O
                         net (fo=1, routed)           0.484     9.601    slc3/cpu/addr_adder/addr_adder_input1[7]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.200 r  slc3/cpu/addr_adder/addr_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.200    slc3/cpu/addr_adder/addr_output0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.523 r  slc3/cpu/addr_adder/addr_output0_carry__1/O[1]
                         net (fo=2, routed)           0.452    10.975    slc3/cpu/cpu_control/addr_adder_output[9]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.306    11.281 f  slc3/cpu/cpu_control/data_q[9]_i_3/O
                         net (fo=1, routed)           0.473    11.754    slc3/cpu/cpu_control/data_q[9]_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.878 r  slc3/cpu/cpu_control/data_q[9]_i_2/O
                         net (fo=1, routed)           0.433    12.311    slc3/cpu/cpu_control/data_q[9]_i_2_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.435 r  slc3/cpu/cpu_control/data_q[9]_i_1__1/O
                         net (fo=14, routed)          0.927    13.363    slc3/cpu/register_file_mod/bus_data[9]
    SLICE_X9Y94          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.440    14.769    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X9Y94          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[1][9]/C
                         clock pessimism              0.257    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X9Y94          FDCE (Setup_fdce_C_D)       -0.061    14.929    slc3/cpu/register_file_mod/reg_file_reg[1][9]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -13.363    
  -------------------------------------------------------------------
                         slack                                  1.567    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.351ns  (logic 2.906ns (34.798%)  route 5.445ns (65.202%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.131    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.649 r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/Q
                         net (fo=3, routed)           1.032     6.680    slc3/cpu/register_file_mod/reg_file_reg[6][7]
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  slc3/cpu/register_file_mod/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000     6.804    slc3/cpu/register_file_mod/i__carry__0_i_29_n_0
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214     7.018 r  slc3/cpu/register_file_mod/i__carry__0_i_11/O
                         net (fo=2, routed)           0.625     7.643    slc3/cpu/register_file_mod/data_q_reg[8]_5
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.297     7.940 r  slc3/cpu/register_file_mod/i__carry__0_i_1/O
                         net (fo=5, routed)           1.024     8.964    slc3/cpu/pc_reg/alu_a_input[7]
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.153     9.117 r  slc3/cpu/pc_reg/addr_output0_carry__0_i_1/O
                         net (fo=1, routed)           0.484     9.601    slc3/cpu/addr_adder/addr_adder_input1[7]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.200 r  slc3/cpu/addr_adder/addr_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.200    slc3/cpu/addr_adder/addr_output0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.523 r  slc3/cpu/addr_adder/addr_output0_carry__1/O[1]
                         net (fo=2, routed)           0.452    10.975    slc3/cpu/cpu_control/addr_adder_output[9]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.306    11.281 f  slc3/cpu/cpu_control/data_q[9]_i_3/O
                         net (fo=1, routed)           0.473    11.754    slc3/cpu/cpu_control/data_q[9]_i_3_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.878 r  slc3/cpu/cpu_control/data_q[9]_i_2/O
                         net (fo=1, routed)           0.433    12.311    slc3/cpu/cpu_control/data_q[9]_i_2_n_0
    SLICE_X7Y90          LUT6 (Prop_lut6_I5_O)        0.124    12.435 r  slc3/cpu/cpu_control/data_q[9]_i_1__1/O
                         net (fo=14, routed)          0.923    13.358    slc3/cpu/cpu_control/bus_data[9]
    SLICE_X10Y83         LUT5 (Prop_lut5_I0_O)        0.124    13.482 r  slc3/cpu/cpu_control/data_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000    13.482    slc3/cpu/mdr_reg/D[9]
    SLICE_X10Y83         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.434    14.763    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[9]/C
                         clock pessimism              0.257    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)        0.079    15.063    slc3/cpu/mdr_reg/data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 2.784ns (33.606%)  route 5.500ns (66.394%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.131    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.649 r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/Q
                         net (fo=3, routed)           1.032     6.680    slc3/cpu/register_file_mod/reg_file_reg[6][7]
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  slc3/cpu/register_file_mod/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000     6.804    slc3/cpu/register_file_mod/i__carry__0_i_29_n_0
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214     7.018 r  slc3/cpu/register_file_mod/i__carry__0_i_11/O
                         net (fo=2, routed)           0.625     7.643    slc3/cpu/register_file_mod/data_q_reg[8]_5
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.297     7.940 r  slc3/cpu/register_file_mod/i__carry__0_i_1/O
                         net (fo=5, routed)           1.024     8.964    slc3/cpu/pc_reg/alu_a_input[7]
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.153     9.117 r  slc3/cpu/pc_reg/addr_output0_carry__0_i_1/O
                         net (fo=1, routed)           0.484     9.601    slc3/cpu/addr_adder/addr_adder_input1[7]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.200 r  slc3/cpu/addr_adder/addr_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.200    slc3/cpu/addr_adder/addr_output0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  slc3/cpu/addr_adder/addr_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.317    slc3/cpu/addr_adder/addr_output0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.536 r  slc3/cpu/addr_adder/addr_output0_carry__2/O[0]
                         net (fo=2, routed)           0.486    11.022    slc3/cpu/cpu_control/addr_adder_output[12]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.295    11.317 f  slc3/cpu/cpu_control/data_q[12]_i_3/O
                         net (fo=1, routed)           0.517    11.834    slc3/cpu/cpu_control/data_q[12]_i_3_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    11.958 r  slc3/cpu/cpu_control/data_q[12]_i_2/O
                         net (fo=1, routed)           0.442    12.401    slc3/cpu/cpu_control/data_q[12]_i_2_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.124    12.525 r  slc3/cpu/cpu_control/data_q[12]_i_1__1/O
                         net (fo=13, routed)          0.890    13.415    slc3/cpu/ir_reg/data_q_reg[15]_3[12]
    SLICE_X5Y84          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.501    14.830    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[12]/C
                         clock pessimism              0.270    15.100    
                         clock uncertainty           -0.035    15.064    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)       -0.067    14.997    slc3/cpu/ir_reg/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -13.415    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 2.934ns (35.125%)  route 5.419ns (64.875%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.131    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.649 r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/Q
                         net (fo=3, routed)           1.032     6.680    slc3/cpu/register_file_mod/reg_file_reg[6][7]
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  slc3/cpu/register_file_mod/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000     6.804    slc3/cpu/register_file_mod/i__carry__0_i_29_n_0
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214     7.018 r  slc3/cpu/register_file_mod/i__carry__0_i_11/O
                         net (fo=2, routed)           0.625     7.643    slc3/cpu/register_file_mod/data_q_reg[8]_5
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.297     7.940 r  slc3/cpu/register_file_mod/i__carry__0_i_1/O
                         net (fo=5, routed)           1.024     8.964    slc3/cpu/pc_reg/alu_a_input[7]
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.153     9.117 r  slc3/cpu/pc_reg/addr_output0_carry__0_i_1/O
                         net (fo=1, routed)           0.484     9.601    slc3/cpu/addr_adder/addr_adder_input1[7]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.200 r  slc3/cpu/addr_adder/addr_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.200    slc3/cpu/addr_adder/addr_output0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  slc3/cpu/addr_adder/addr_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.317    slc3/cpu/addr_adder/addr_output0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.556 r  slc3/cpu/addr_adder/addr_output0_carry__2/O[2]
                         net (fo=2, routed)           0.718    11.275    slc3/cpu/cpu_control/addr_adder_output[14]
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.301    11.576 f  slc3/cpu/cpu_control/data_q[14]_i_3/O
                         net (fo=1, routed)           0.162    11.737    slc3/cpu/cpu_control/data_q[14]_i_3_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.124    11.861 r  slc3/cpu/cpu_control/data_q[14]_i_2/O
                         net (fo=1, routed)           0.452    12.313    slc3/cpu/cpu_control/data_q[14]_i_2_n_0
    SLICE_X2Y92          LUT6 (Prop_lut6_I5_O)        0.124    12.437 r  slc3/cpu/cpu_control/data_q[14]_i_1__1/O
                         net (fo=13, routed)          0.923    13.360    slc3/cpu/cpu_control/bus_data[14]
    SLICE_X8Y86          LUT5 (Prop_lut5_I0_O)        0.124    13.484 r  slc3/cpu/cpu_control/data_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    13.484    slc3/cpu/mdr_reg/D[14]
    SLICE_X8Y86          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.435    14.764    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/C
                         clock pessimism              0.257    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.081    15.066    slc3/cpu/mdr_reg/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -13.484    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 2.784ns (33.608%)  route 5.500ns (66.392%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.131    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.649 r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/Q
                         net (fo=3, routed)           1.032     6.680    slc3/cpu/register_file_mod/reg_file_reg[6][7]
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  slc3/cpu/register_file_mod/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000     6.804    slc3/cpu/register_file_mod/i__carry__0_i_29_n_0
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214     7.018 r  slc3/cpu/register_file_mod/i__carry__0_i_11/O
                         net (fo=2, routed)           0.625     7.643    slc3/cpu/register_file_mod/data_q_reg[8]_5
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.297     7.940 r  slc3/cpu/register_file_mod/i__carry__0_i_1/O
                         net (fo=5, routed)           1.024     8.964    slc3/cpu/pc_reg/alu_a_input[7]
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.153     9.117 r  slc3/cpu/pc_reg/addr_output0_carry__0_i_1/O
                         net (fo=1, routed)           0.484     9.601    slc3/cpu/addr_adder/addr_adder_input1[7]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.200 r  slc3/cpu/addr_adder/addr_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.200    slc3/cpu/addr_adder/addr_output0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  slc3/cpu/addr_adder/addr_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.317    slc3/cpu/addr_adder/addr_output0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.536 r  slc3/cpu/addr_adder/addr_output0_carry__2/O[0]
                         net (fo=2, routed)           0.486    11.022    slc3/cpu/cpu_control/addr_adder_output[12]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.295    11.317 f  slc3/cpu/cpu_control/data_q[12]_i_3/O
                         net (fo=1, routed)           0.517    11.834    slc3/cpu/cpu_control/data_q[12]_i_3_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    11.958 r  slc3/cpu/cpu_control/data_q[12]_i_2/O
                         net (fo=1, routed)           0.442    12.401    slc3/cpu/cpu_control/data_q[12]_i_2_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.124    12.525 r  slc3/cpu/cpu_control/data_q[12]_i_1__1/O
                         net (fo=13, routed)          0.890    13.415    slc3/cpu/mar_reg/D[12]
    SLICE_X5Y85          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.502    14.831    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[12]/C
                         clock pessimism              0.270    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)       -0.067    14.998    slc3/cpu/mar_reg/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.998    
                         arrival time                         -13.415    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.237ns  (logic 2.892ns (35.112%)  route 5.345ns (64.888%))
  Logic Levels:           10  (CARRY4=3 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.131    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.649 r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/Q
                         net (fo=3, routed)           1.032     6.680    slc3/cpu/register_file_mod/reg_file_reg[6][7]
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  slc3/cpu/register_file_mod/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000     6.804    slc3/cpu/register_file_mod/i__carry__0_i_29_n_0
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214     7.018 r  slc3/cpu/register_file_mod/i__carry__0_i_11/O
                         net (fo=2, routed)           0.625     7.643    slc3/cpu/register_file_mod/data_q_reg[8]_5
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.297     7.940 r  slc3/cpu/register_file_mod/i__carry__0_i_1/O
                         net (fo=5, routed)           1.024     8.964    slc3/cpu/pc_reg/alu_a_input[7]
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.153     9.117 r  slc3/cpu/pc_reg/addr_output0_carry__0_i_1/O
                         net (fo=1, routed)           0.484     9.601    slc3/cpu/addr_adder/addr_adder_input1[7]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.200 r  slc3/cpu/addr_adder/addr_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.200    slc3/cpu/addr_adder/addr_output0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  slc3/cpu/addr_adder/addr_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.317    slc3/cpu/addr_adder/addr_output0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.632 r  slc3/cpu/addr_adder/addr_output0_carry__2/O[3]
                         net (fo=2, routed)           0.481    11.113    slc3/cpu/cpu_control/addr_adder_output[15]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.307    11.420 f  slc3/cpu/cpu_control/cc_reg[2]_i_4/O
                         net (fo=1, routed)           0.568    11.988    slc3/cpu/cpu_control/cc_reg[2]_i_4_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124    12.112 r  slc3/cpu/cpu_control/cc_reg[2]_i_3/O
                         net (fo=1, routed)           0.282    12.394    slc3/cpu/cpu_control/cc_reg[2]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124    12.518 r  slc3/cpu/cpu_control/cc_reg[2]_i_1/O
                         net (fo=15, routed)          0.849    13.367    slc3/cpu/mar_reg/D[15]
    SLICE_X8Y84          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.434    14.763    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[15]/C
                         clock pessimism              0.257    15.020    
                         clock uncertainty           -0.035    14.984    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.028    14.956    slc3/cpu/mar_reg/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.956    
                         arrival time                         -13.367    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.590ns  (required time - arrival time)
  Source:                 slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.341ns  (logic 2.908ns (34.862%)  route 5.433ns (65.138%))
  Logic Levels:           11  (CARRY4=3 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.131    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.649 r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/Q
                         net (fo=3, routed)           1.032     6.680    slc3/cpu/register_file_mod/reg_file_reg[6][7]
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  slc3/cpu/register_file_mod/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000     6.804    slc3/cpu/register_file_mod/i__carry__0_i_29_n_0
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214     7.018 r  slc3/cpu/register_file_mod/i__carry__0_i_11/O
                         net (fo=2, routed)           0.625     7.643    slc3/cpu/register_file_mod/data_q_reg[8]_5
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.297     7.940 r  slc3/cpu/register_file_mod/i__carry__0_i_1/O
                         net (fo=5, routed)           1.024     8.964    slc3/cpu/pc_reg/alu_a_input[7]
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.153     9.117 r  slc3/cpu/pc_reg/addr_output0_carry__0_i_1/O
                         net (fo=1, routed)           0.484     9.601    slc3/cpu/addr_adder/addr_adder_input1[7]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.200 r  slc3/cpu/addr_adder/addr_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.200    slc3/cpu/addr_adder/addr_output0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  slc3/cpu/addr_adder/addr_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.317    slc3/cpu/addr_adder/addr_output0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.536 r  slc3/cpu/addr_adder/addr_output0_carry__2/O[0]
                         net (fo=2, routed)           0.486    11.022    slc3/cpu/cpu_control/addr_adder_output[12]
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.295    11.317 f  slc3/cpu/cpu_control/data_q[12]_i_3/O
                         net (fo=1, routed)           0.517    11.834    slc3/cpu/cpu_control/data_q[12]_i_3_n_0
    SLICE_X4Y94          LUT6 (Prop_lut6_I0_O)        0.124    11.958 r  slc3/cpu/cpu_control/data_q[12]_i_2/O
                         net (fo=1, routed)           0.442    12.401    slc3/cpu/cpu_control/data_q[12]_i_2_n_0
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.124    12.525 r  slc3/cpu/cpu_control/data_q[12]_i_1__1/O
                         net (fo=13, routed)          0.824    13.348    slc3/cpu/cpu_control/bus_data[12]
    SLICE_X8Y86          LUT5 (Prop_lut5_I0_O)        0.124    13.472 r  slc3/cpu/cpu_control/data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    13.472    slc3/cpu/mdr_reg/D[12]
    SLICE_X8Y86          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.435    14.764    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/C
                         clock pessimism              0.257    15.021    
                         clock uncertainty           -0.035    14.985    
    SLICE_X8Y86          FDRE (Setup_fdre_C_D)        0.077    15.062    slc3/cpu/mdr_reg/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  1.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.139%)  route 0.255ns (57.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.560     1.428    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y84          FDRE (Prop_fdre_C_Q)         0.141     1.569 r  slc3/cpu/mdr_reg/data_q_reg[13]/Q
                         net (fo=3, routed)           0.148     1.718    mem_subsystem/init_ram/Q[13]
    SLICE_X9Y84          LUT4 (Prop_lut4_I3_O)        0.045     1.763 r  mem_subsystem/init_ram/sram0_i_15/O
                         net (fo=1, routed)           0.107     1.870    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.869     1.983    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.484    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.780    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.209ns (43.862%)  route 0.267ns (56.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.560     1.428    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  slc3/cpu/mdr_reg/data_q_reg[10]/Q
                         net (fo=3, routed)           0.161     1.753    mem_subsystem/init_ram/Q[10]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.798 r  mem_subsystem/init_ram/sram0_i_18/O
                         net (fo=1, routed)           0.107     1.905    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.869     1.983    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.504    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.800    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.936%)  route 0.302ns (59.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.559     1.427    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y83         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.164     1.591 r  slc3/cpu/mdr_reg/data_q_reg[3]/Q
                         net (fo=3, routed)           0.195     1.786    mem_subsystem/init_ram/Q[3]
    SLICE_X8Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.831 r  mem_subsystem/init_ram/sram0_i_25/O
                         net (fo=1, routed)           0.107     1.938    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.869     1.983    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.504    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.800    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.209ns (40.997%)  route 0.301ns (59.003%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.560     1.428    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  slc3/cpu/mdr_reg/data_q_reg[4]/Q
                         net (fo=3, routed)           0.195     1.787    mem_subsystem/init_ram/Q[4]
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  mem_subsystem/init_ram/sram0_i_24/O
                         net (fo=1, routed)           0.106     1.938    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.869     1.983    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.504    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.800    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.209ns (41.922%)  route 0.290ns (58.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.560     1.428    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.164     1.592 r  slc3/cpu/mdr_reg/data_q_reg[14]/Q
                         net (fo=3, routed)           0.129     1.721    mem_subsystem/init_ram/Q[14]
    SLICE_X8Y84          LUT4 (Prop_lut4_I3_O)        0.045     1.766 r  mem_subsystem/init_ram/sram0_i_14/O
                         net (fo=1, routed)           0.161     1.927    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.869     1.983    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.499     1.484    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.780    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.365%)  route 0.350ns (62.635%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.558     1.426    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y82         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.164     1.590 r  slc3/cpu/mdr_reg/data_q_reg[0]/Q
                         net (fo=3, routed)           0.207     1.797    mem_subsystem/init_ram/Q[0]
    SLICE_X9Y81          LUT4 (Prop_lut4_I3_O)        0.045     1.842 r  mem_subsystem/init_ram/sram0_i_28/O
                         net (fo=1, routed)           0.144     1.986    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.869     1.983    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.504    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.800    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    1.455ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.587     1.455    button_sync[1]/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  button_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.128     1.583 r  button_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.652    button_sync[1]/ff2
    SLICE_X3Y82          LUT4 (Prop_lut4_I2_O)        0.099     1.751 r  button_sync[1]/q_i_1/O
                         net (fo=1, routed)           0.000     1.751    button_sync[1]/q_i_1_n_0
    SLICE_X3Y82          FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.855     1.969    button_sync[1]/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.514     1.455    
    SLICE_X3Y82          FDRE (Hold_fdre_C_D)         0.091     1.546    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.209ns (35.829%)  route 0.374ns (64.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.560     1.428    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  slc3/cpu/mdr_reg/data_q_reg[5]/Q
                         net (fo=3, routed)           0.154     1.746    mem_subsystem/init_ram/Q[5]
    SLICE_X9Y84          LUT4 (Prop_lut4_I3_O)        0.045     1.791 r  mem_subsystem/init_ram/sram0_i_23/O
                         net (fo=1, routed)           0.221     2.012    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.869     1.983    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.479     1.504    
    RAMB18_X0Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.800    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sw_sync[11]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.267%)  route 0.199ns (51.733%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.560     1.428    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X11Y86         FDRE                                         r  sw_sync[11]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  sw_sync[11]/q_reg/Q
                         net (fo=1, routed)           0.199     1.769    slc3/cpu/cpu_control/data0[11]
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.045     1.814 r  slc3/cpu/cpu_control/data_q[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.814    slc3/cpu/mdr_reg/D[11]
    SLICE_X8Y85          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.828     1.942    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[11]/C
                         clock pessimism             -0.479     1.463    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.120     1.583    slc3/cpu/mdr_reg/data_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.734%)  route 0.188ns (50.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.588     1.456    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.597 r  slc3/cpu/ir_reg/data_q_reg[14]/Q
                         net (fo=14, routed)          0.188     1.785    slc3/cpu/ir_reg/Q[14]
    SLICE_X2Y85          LUT6 (Prop_lut6_I3_O)        0.045     1.830 r  slc3/cpu/ir_reg/FSM_sequential_state[4]_i_2/O
                         net (fo=1, routed)           0.000     1.830    slc3/cpu/cpu_control/D[1]
    SLICE_X2Y85          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.858     1.972    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C
                         clock pessimism             -0.500     1.472    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.121     1.593    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y33   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y76   button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y78   button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y78   button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y79   button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y79   button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y79   button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y76   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y76   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79   button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79   button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y76   button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y76   button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y78   button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79   button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79   button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79   button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y79   button_sync[0]/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[6][6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.456ns (11.985%)  route 3.349ns (88.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.349     8.858    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X9Y95          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[6][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.440    14.769    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X9Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][6]/C
                         clock pessimism              0.257    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X9Y95          FDCE (Recov_fdce_C_CLR)     -0.405    14.585    slc3/cpu/register_file_mod/reg_file_reg[6][6]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[6][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.456ns (11.985%)  route 3.349ns (88.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.349     8.858    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X9Y95          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[6][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.440    14.769    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X9Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][9]/C
                         clock pessimism              0.257    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X9Y95          FDCE (Recov_fdce_C_CLR)     -0.405    14.585    slc3/cpu/register_file_mod/reg_file_reg[6][9]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[5][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.456ns (11.985%)  route 3.349ns (88.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.349     8.858    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X8Y95          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[5][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.440    14.769    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X8Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[5][10]/C
                         clock pessimism              0.257    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X8Y95          FDCE (Recov_fdce_C_CLR)     -0.319    14.671    slc3/cpu/register_file_mod/reg_file_reg[5][10]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[5][6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.456ns (11.985%)  route 3.349ns (88.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.349     8.858    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X8Y95          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[5][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.440    14.769    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X8Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[5][6]/C
                         clock pessimism              0.257    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X8Y95          FDCE (Recov_fdce_C_CLR)     -0.319    14.671    slc3/cpu/register_file_mod/reg_file_reg[5][6]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[5][9]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.456ns (11.985%)  route 3.349ns (88.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.349     8.858    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X8Y95          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[5][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.440    14.769    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X8Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[5][9]/C
                         clock pessimism              0.257    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X8Y95          FDCE (Recov_fdce_C_CLR)     -0.319    14.671    slc3/cpu/register_file_mod/reg_file_reg[5][9]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                          -8.858    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[6][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.456ns (12.497%)  route 3.193ns (87.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.193     8.702    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X9Y97          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[6][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.441    14.770    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X9Y97          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][10]/C
                         clock pessimism              0.257    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X9Y97          FDCE (Recov_fdce_C_CLR)     -0.405    14.586    slc3/cpu/register_file_mod/reg_file_reg[6][10]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  5.885    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[1][1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.549%)  route 3.178ns (87.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.178     8.687    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X11Y89         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.439    14.768    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X11Y89         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[1][1]/C
                         clock pessimism              0.270    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y89         FDCE (Recov_fdce_C_CLR)     -0.405    14.597    slc3/cpu/register_file_mod/reg_file_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[1][2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.549%)  route 3.178ns (87.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.178     8.687    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X11Y89         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.439    14.768    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X11Y89         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[1][2]/C
                         clock pessimism              0.270    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y89         FDCE (Recov_fdce_C_CLR)     -0.405    14.597    slc3/cpu/register_file_mod/reg_file_reg[1][2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[1][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.634ns  (logic 0.456ns (12.549%)  route 3.178ns (87.451%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.178     8.687    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X11Y89         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.439    14.768    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X11Y89         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[1][3]/C
                         clock pessimism              0.270    15.038    
                         clock uncertainty           -0.035    15.002    
    SLICE_X11Y89         FDCE (Recov_fdce_C_CLR)     -0.405    14.597    slc3/cpu/register_file_mod/reg_file_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[7][10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.456ns (12.497%)  route 3.193ns (87.503%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         3.193     8.702    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X8Y97          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.441    14.770    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X8Y97          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[7][10]/C
                         clock pessimism              0.257    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X8Y97          FDCE (Recov_fdce_C_CLR)     -0.319    14.672    slc3/cpu/register_file_mod/reg_file_reg[7][10]
  -------------------------------------------------------------------
                         required time                         14.672    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  5.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[2][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.497%)  route 0.665ns (82.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.556     1.424    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.565 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.665     2.230    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X10Y90         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[2][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     1.946    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X10Y90         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[2][0]/C
                         clock pessimism             -0.499     1.447    
    SLICE_X10Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.380    slc3/cpu/register_file_mod/reg_file_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[2][1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.497%)  route 0.665ns (82.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.556     1.424    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.565 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.665     2.230    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X10Y90         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[2][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     1.946    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X10Y90         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[2][1]/C
                         clock pessimism             -0.499     1.447    
    SLICE_X10Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.380    slc3/cpu/register_file_mod/reg_file_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[2][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.497%)  route 0.665ns (82.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.556     1.424    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.565 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.665     2.230    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X10Y90         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[2][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     1.946    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X10Y90         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[2][2]/C
                         clock pessimism             -0.499     1.447    
    SLICE_X10Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.380    slc3/cpu/register_file_mod/reg_file_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[2][3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.497%)  route 0.665ns (82.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.556     1.424    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.565 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.665     2.230    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X10Y90         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     1.946    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X10Y90         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[2][3]/C
                         clock pessimism             -0.499     1.447    
    SLICE_X10Y90         FDCE (Remov_fdce_C_CLR)     -0.067     1.380    slc3/cpu/register_file_mod/reg_file_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[7][2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.141ns (17.497%)  route 0.665ns (82.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.556     1.424    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.565 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.665     2.230    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X11Y90         FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     1.946    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X11Y90         FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[7][2]/C
                         clock pessimism             -0.499     1.447    
    SLICE_X11Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.355    slc3/cpu/register_file_mod/reg_file_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -1.355    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[7][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.141ns (16.058%)  route 0.737ns (83.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.556     1.424    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.565 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.737     2.302    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X8Y91          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[7][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     1.946    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[7][0]/C
                         clock pessimism             -0.479     1.467    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.400    slc3/cpu/register_file_mod/reg_file_reg[7][0]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[7][5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.141ns (16.058%)  route 0.737ns (83.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.556     1.424    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.565 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.737     2.302    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X8Y91          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[7][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     1.946    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X8Y91          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[7][5]/C
                         clock pessimism             -0.479     1.467    
    SLICE_X8Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.400    slc3/cpu/register_file_mod/reg_file_reg[7][5]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[6][0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.141ns (16.058%)  route 0.737ns (83.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.556     1.424    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.565 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.737     2.302    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X9Y91          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     1.946    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X9Y91          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][0]/C
                         clock pessimism             -0.479     1.467    
    SLICE_X9Y91          FDCE (Remov_fdce_C_CLR)     -0.092     1.375    slc3/cpu/register_file_mod/reg_file_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.927    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[6][4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.141ns (14.749%)  route 0.815ns (85.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.556     1.424    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.565 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.815     2.380    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X8Y92          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     1.946    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X8Y92          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][4]/C
                         clock pessimism             -0.479     1.467    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.400    slc3/cpu/register_file_mod/reg_file_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             0.980ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/register_file_mod/reg_file_reg[6][5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.141ns (14.749%)  route 0.815ns (85.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.556     1.424    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.141     1.565 f  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         0.815     2.380    slc3/cpu/register_file_mod/reg_file_reg[1][0]_0
    SLICE_X8Y92          FDCE                                         f  slc3/cpu/register_file_mod/reg_file_reg[6][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     1.946    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X8Y92          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][5]/C
                         clock pessimism             -0.479     1.467    
    SLICE_X8Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.400    slc3/cpu/register_file_mod/reg_file_reg[6][5]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.980    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/cc_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ben_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.066ns  (logic 0.683ns (33.057%)  route 1.383ns (66.943%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          LDCE                         0.000     0.000 r  slc3/cpu/cc_reg[1]/G
    SLICE_X4Y84          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  slc3/cpu/cc_reg[1]/Q
                         net (fo=1, routed)           0.835     1.394    slc3/cpu/ir_reg/ben_reg[1]
    SLICE_X4Y86          LUT6 (Prop_lut6_I3_O)        0.124     1.518 r  slc3/cpu/ir_reg/ben_reg_i_1/O
                         net (fo=1, routed)           0.548     2.066    slc3/cpu/ir_reg_n_41
    SLICE_X2Y86          LDCE                                         r  slc3/cpu/ben_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/cc_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/ben_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.203ns (39.552%)  route 0.310ns (60.448%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          LDCE                         0.000     0.000 r  slc3/cpu/cc_reg[2]/G
    SLICE_X4Y84          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  slc3/cpu/cc_reg[2]/Q
                         net (fo=1, routed)           0.121     0.279    slc3/cpu/ir_reg/ben_reg[2]
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.045     0.324 r  slc3/cpu/ir_reg/ben_reg_i_1/O
                         net (fo=1, routed)           0.189     0.513    slc3/cpu/ir_reg_n_41
    SLICE_X2Y86          LDCE                                         r  slc3/cpu/ben_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            42 Endpoints
Min Delay            42 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.471ns  (logic 4.319ns (32.062%)  route 9.152ns (67.938%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         2.229     7.738    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X10Y87         LUT3 (Prop_lut3_I0_O)        0.153     7.891 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           1.588     9.479    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I0_O)        0.357     9.836 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           1.047    10.883    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_5_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I5_O)        0.328    11.211 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.494    11.705    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_3_n_0
    SLICE_X10Y86         LUT6 (Prop_lut6_I1_O)        0.124    11.829 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.794    15.623    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    18.524 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.524    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.322ns  (logic 4.333ns (35.162%)  route 7.989ns (64.838%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         1.545     7.054    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X11Y84         LUT3 (Prop_lut3_I0_O)        0.152     7.206 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_6/O
                         net (fo=7, routed)           0.819     8.025    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1_1
    SLICE_X10Y86         LUT5 (Prop_lut5_I0_O)        0.358     8.383 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           1.071     9.454    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_5_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.328     9.782 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           1.027    10.809    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_4_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I5_O)        0.124    10.933 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.527    14.460    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    17.375 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.375    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.252ns  (logic 3.982ns (32.505%)  route 8.269ns (67.494%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         2.229     7.738    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X10Y87         LUT3 (Prop_lut3_I0_O)        0.153     7.891 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           1.588     9.479    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1_0
    SLICE_X6Y85          LUT5 (Prop_lut5_I4_O)        0.331     9.810 f  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.037    10.847    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_4_n_0
    SLICE_X10Y85         LUT4 (Prop_lut4_I2_O)        0.124    10.971 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.415    14.386    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    17.304 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.304    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.811ns  (logic 4.097ns (34.688%)  route 7.714ns (65.312%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         2.229     7.738    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X10Y87         LUT3 (Prop_lut3_I0_O)        0.153     7.891 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.886     8.777    slc3/io_bridge/hex_o/q_reg_1
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.331     9.108 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.704     9.812    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_5_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.936 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.805    10.740    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_4_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I5_O)        0.124    10.864 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.090    13.955    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    16.864 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.864    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.428ns  (logic 3.964ns (34.684%)  route 7.464ns (65.316%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         2.229     7.738    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X10Y87         LUT3 (Prop_lut3_I0_O)        0.153     7.891 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.882     8.773    slc3/io_bridge/hex_o/q_reg_1
    SLICE_X7Y87          LUT5 (Prop_lut5_I4_O)        0.331     9.104 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           1.044    10.147    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_4_n_0
    SLICE_X8Y87          LUT4 (Prop_lut4_I2_O)        0.124    10.271 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.310    13.581    hex_seg_left_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    16.481 r  hex_seg_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.481    hex_seg_left[0]
    E6                                                                r  hex_seg_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cc_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.298ns  (logic 3.618ns (32.023%)  route 7.680ns (67.977%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.623     5.131    slc3/cpu/register_file_mod/clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.518     5.649 r  slc3/cpu/register_file_mod/reg_file_reg[6][7]/Q
                         net (fo=3, routed)           1.032     6.680    slc3/cpu/register_file_mod/reg_file_reg[6][7]
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124     6.804 r  slc3/cpu/register_file_mod/i__carry__0_i_29/O
                         net (fo=1, routed)           0.000     6.804    slc3/cpu/register_file_mod/i__carry__0_i_29_n_0
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I1_O)      0.214     7.018 r  slc3/cpu/register_file_mod/i__carry__0_i_11/O
                         net (fo=2, routed)           0.625     7.643    slc3/cpu/register_file_mod/data_q_reg[8]_5
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.297     7.940 r  slc3/cpu/register_file_mod/i__carry__0_i_1/O
                         net (fo=5, routed)           1.024     8.964    slc3/cpu/pc_reg/alu_a_input[7]
    SLICE_X4Y88          LUT3 (Prop_lut3_I2_O)        0.153     9.117 r  slc3/cpu/pc_reg/addr_output0_carry__0_i_1/O
                         net (fo=1, routed)           0.484     9.601    slc3/cpu/addr_adder/addr_adder_input1[7]
    SLICE_X2Y88          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    10.200 r  slc3/cpu/addr_adder/addr_output0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.200    slc3/cpu/addr_adder/addr_output0_carry__0_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.317 r  slc3/cpu/addr_adder/addr_output0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.317    slc3/cpu/addr_adder/addr_output0_carry__1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.632 r  slc3/cpu/addr_adder/addr_output0_carry__2/O[3]
                         net (fo=2, routed)           0.481    11.113    slc3/cpu/cpu_control/addr_adder_output[15]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.307    11.420 f  slc3/cpu/cpu_control/cc_reg[2]_i_4/O
                         net (fo=1, routed)           0.568    11.988    slc3/cpu/cpu_control/cc_reg[2]_i_4_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I0_O)        0.124    12.112 r  slc3/cpu/cpu_control/cc_reg[2]_i_3/O
                         net (fo=1, routed)           0.282    12.394    slc3/cpu/cpu_control/cc_reg[2]_i_3_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I5_O)        0.124    12.518 r  slc3/cpu/cpu_control/cc_reg[2]_i_1/O
                         net (fo=15, routed)          1.695    14.213    slc3/cpu/cpu_control/bus_data[15]
    SLICE_X4Y84          LUT4 (Prop_lut4_I1_O)        0.152    14.365 r  slc3/cpu/cpu_control/cc_reg[1]_i_4/O
                         net (fo=1, routed)           0.441    14.806    slc3/cpu/cpu_control/cc_reg[1]_i_4_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.326    15.132 r  slc3/cpu/cpu_control/cc_reg[1]_i_3/O
                         net (fo=1, routed)           0.159    15.291    slc3/cpu/cpu_control/cc_reg[1]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I5_O)        0.124    15.415 f  slc3/cpu/cpu_control/cc_reg[1]_i_1/O
                         net (fo=2, routed)           0.890    16.305    slc3/cpu/cpu_control/FSM_sequential_state_reg[0]_4[1]
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.124    16.429 r  slc3/cpu/cpu_control/cc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    16.429    slc3/cpu/cc[0]
    SLICE_X4Y84          LDCE                                         r  slc3/cpu/cc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.203ns  (logic 4.093ns (36.533%)  route 7.110ns (63.467%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         2.229     7.738    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X10Y87         LUT3 (Prop_lut3_I0_O)        0.153     7.891 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.850     8.741    slc3/io_bridge/hex_o/q_reg_1
    SLICE_X7Y87          LUT5 (Prop_lut5_I4_O)        0.331     9.072 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.574     9.646    slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_6_n_0
    SLICE_X7Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.770 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.722    10.492    slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_4_n_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124    10.616 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.735    13.351    hex_seg_left_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    16.256 r  hex_seg_left_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.256    hex_seg_left[5]
    D6                                                                r  hex_seg_left[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.111ns  (logic 4.307ns (38.760%)  route 6.804ns (61.240%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         2.229     7.738    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X10Y87         LUT3 (Prop_lut3_I0_O)        0.153     7.891 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.886     8.777    slc3/io_bridge/hex_o/q_reg_1
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.326     9.103 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.494     9.597    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_6_n_0
    SLICE_X9Y87          LUT6 (Prop_lut6_I5_O)        0.332     9.929 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.433    10.362    slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_4_n_0
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.486 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.762    13.248    hex_seg_left_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    16.164 r  hex_seg_left_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.164    hex_seg_left[4]
    D7                                                                r  hex_seg_left[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.013ns  (logic 4.177ns (37.929%)  route 6.836ns (62.071%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         2.229     7.738    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X10Y87         LUT3 (Prop_lut3_I0_O)        0.153     7.891 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.882     8.773    slc3/io_bridge/hex_o/q_reg_1
    SLICE_X7Y87          LUT5 (Prop_lut5_I0_O)        0.325     9.098 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.697     9.795    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_4_n_0
    SLICE_X8Y87          LUT4 (Prop_lut4_I2_O)        0.326    10.121 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.028    13.149    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    16.066 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.066    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.863ns  (logic 3.956ns (36.411%)  route 6.908ns (63.589%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.545     5.053    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  button_sync[0]/q_reg/Q
                         net (fo=287, routed)         1.529     7.038    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X10Y85         LUT3 (Prop_lut3_I0_O)        0.124     7.162 f  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_5/O
                         net (fo=7, routed)           0.819     7.981    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1_0
    SLICE_X11Y86         LUT5 (Prop_lut5_I0_O)        0.152     8.133 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.433     8.566    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_3_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I2_O)        0.326     8.892 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.127    13.019    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    15.916 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.916    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ben_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.186ns (28.923%)  route 0.457ns (71.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.588     1.456    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X5Y87          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     1.597 r  slc3/cpu/ir_reg/data_q_reg[11]/Q
                         net (fo=48, routed)          0.268     1.866    slc3/cpu/ir_reg/Q[11]
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.045     1.911 r  slc3/cpu/ir_reg/ben_reg_i_1/O
                         net (fo=1, routed)           0.189     2.099    slc3/cpu/ir_reg_n_41
    SLICE_X2Y86          LDCE                                         r  slc3/cpu/ben_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 0.186ns (18.201%)  route 0.836ns (81.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.587     1.455    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=78, routed)          0.423     2.020    slc3/cpu/cpu_control/Q[1]
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.045     2.065 r  slc3/cpu/cpu_control/cc_reg[2]_i_1/O
                         net (fo=15, routed)          0.412     2.477    slc3/cpu/bus_data[15]
    SLICE_X4Y84          LDCE                                         r  slc3/cpu/cc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cc_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.027ns  (logic 0.254ns (24.736%)  route 0.773ns (75.264%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.589     1.457    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.621 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/Q
                         net (fo=79, routed)          0.324     1.946    slc3/cpu/cpu_control/state[3]
    SLICE_X7Y90          LUT6 (Prop_lut6_I1_O)        0.045     1.991 f  slc3/cpu/cpu_control/data_q[9]_i_1__1/O
                         net (fo=14, routed)          0.448     2.439    slc3/cpu/cpu_control/bus_data[9]
    SLICE_X4Y84          LUT6 (Prop_lut6_I4_O)        0.045     2.484 r  slc3/cpu/cpu_control/cc_reg[1]_i_1/O
                         net (fo=2, routed)           0.000     2.484    slc3/cpu/cc[1]
    SLICE_X4Y84          LDCE                                         r  slc3/cpu/cc_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.290ns  (logic 0.231ns (17.902%)  route 1.059ns (82.098%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.587     1.455    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[2]/Q
                         net (fo=78, routed)          0.423     2.020    slc3/cpu/cpu_control/Q[1]
    SLICE_X6Y92          LUT6 (Prop_lut6_I4_O)        0.045     2.065 f  slc3/cpu/cpu_control/cc_reg[2]_i_1/O
                         net (fo=15, routed)          0.636     2.701    slc3/cpu/cpu_control/bus_data[15]
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.045     2.746 r  slc3/cpu/cpu_control/cc_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.746    slc3/cpu/cc[0]
    SLICE_X4Y84          LDCE                                         r  slc3/cpu/cc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.389ns (83.094%)  route 0.283ns (16.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.589     1.457    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y85          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141     1.598 r  slc3/cpu/ir_reg/data_q_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.283     1.881    lopt_1
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.129 r  led_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.129    led_o[10]
    A17                                                               r  led_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.388ns (81.294%)  route 0.319ns (18.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.588     1.456    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.597 r  slc3/cpu/ir_reg/data_q_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.319     1.917    lopt_9
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.164 r  led_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.164    led_o[8]
    C17                                                               r  led_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.712ns  (logic 1.386ns (80.936%)  route 0.326ns (19.064%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.588     1.456    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.597 r  slc3/cpu/ir_reg/data_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.924    lopt_10
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.169 r  led_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.169    led_o[9]
    B18                                                               r  led_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.384ns (80.939%)  route 0.326ns (19.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.590     1.458    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.622 r  slc3/cpu/ir_reg/data_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.326     1.948    lopt
    C13                  OBUF (Prop_obuf_I_O)         1.220     3.169 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.169    led_o[0]
    C13                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.373ns (79.574%)  route 0.353ns (20.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.587     1.455    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.596 r  slc3/cpu/ir_reg/data_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.353     1.949    lopt_7
    E17                  OBUF (Prop_obuf_I_O)         1.232     3.181 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.181    led_o[6]
    E17                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.739ns  (logic 1.412ns (81.210%)  route 0.327ns (18.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.587     1.455    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.619 r  slc3/cpu/ir_reg/data_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.946    lopt_5
    D16                  OBUF (Prop_obuf_I_O)         1.248     3.194 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.194    led_o[4]
    D16                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.306ns  (logic 1.322ns (30.688%)  route 2.985ns (69.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           2.985     4.306    button_sync[2]/run_i_IBUF
    SLICE_X10Y74         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.424     4.753    button_sync[2]/clk_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.304ns  (logic 1.325ns (30.788%)  route 2.979ns (69.212%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           2.979     4.304    button_sync[1]/continue_i_IBUF
    SLICE_X9Y78          FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.428     4.757    button_sync[1]/clk_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 1.327ns (30.928%)  route 2.964ns (69.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           2.964     4.290    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X13Y82         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.432     4.761    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X13Y82         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 1.325ns (31.380%)  route 2.898ns (68.620%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.898     4.224    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X13Y81         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.430     4.759    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.221ns  (logic 1.349ns (31.968%)  route 2.872ns (68.032%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           2.872     4.221    sw_sync[5]/sw_i_IBUF[0]
    SLICE_X12Y82         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.432     4.761    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.163ns  (logic 1.328ns (31.891%)  route 2.836ns (68.109%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           2.836     4.163    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X10Y74         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.424     4.753    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X10Y74         FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.159ns  (logic 1.316ns (31.652%)  route 2.843ns (68.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.753ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.843     4.159    button_sync[0]/reset_IBUF
    SLICE_X11Y74         FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.424     4.753    button_sync[0]/clk_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.146ns  (logic 1.350ns (32.566%)  route 2.796ns (67.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.796     4.146    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X12Y81         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.430     4.759    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.037ns  (logic 1.340ns (33.197%)  route 2.697ns (66.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           2.697     4.037    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X15Y90         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.438     4.767    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X15Y90         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.992ns  (logic 1.326ns (33.209%)  route 2.666ns (66.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           2.666     3.992    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X12Y85         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         1.435     4.764    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  sw_sync[6]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ben_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.526ns  (logic 0.268ns (50.951%)  route 0.258ns (49.049%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          LDCE                         0.000     0.000 r  slc3/cpu/ben_reg/G
    SLICE_X2Y86          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  slc3/cpu/ben_reg/Q
                         net (fo=3, routed)           0.204     0.382    slc3/cpu/cpu_control/ben
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.427 r  slc3/cpu/cpu_control/FSM_sequential_state[4]_i_6/O
                         net (fo=1, routed)           0.054     0.481    slc3/cpu/ir_reg/FSM_sequential_state_reg[4]
    SLICE_X2Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.526 r  slc3/cpu/ir_reg/FSM_sequential_state[4]_i_2/O
                         net (fo=1, routed)           0.000     0.526    slc3/cpu/cpu_control/D[1]
    SLICE_X2Y85          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.858     1.972    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[4]/C

Slack:                    inf
  Source:                 slc3/cpu/ben_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.268ns (32.495%)  route 0.557ns (67.505%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          LDCE                         0.000     0.000 r  slc3/cpu/ben_reg/G
    SLICE_X2Y86          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  slc3/cpu/ben_reg/Q
                         net (fo=3, routed)           0.413     0.591    slc3/cpu/cpu_control/ben
    SLICE_X2Y84          LUT6 (Prop_lut6_I1_O)        0.045     0.636 r  slc3/cpu/cpu_control/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.143     0.780    slc3/cpu/ir_reg/FSM_sequential_state_reg[3]
    SLICE_X2Y85          LUT6 (Prop_lut6_I0_O)        0.045     0.825 r  slc3/cpu/ir_reg/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.825    slc3/cpu/cpu_control/D[0]
    SLICE_X2Y85          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.858     1.972    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 slc3/cpu/ben_reg/G
                            (positive level-sensitive latch)
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.268ns (28.704%)  route 0.666ns (71.296%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          LDCE                         0.000     0.000 r  slc3/cpu/ben_reg/G
    SLICE_X2Y86          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  slc3/cpu/ben_reg/Q
                         net (fo=3, routed)           0.334     0.512    slc3/cpu/cpu_control/ben
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.045     0.557 r  slc3/cpu/cpu_control/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.332     0.889    slc3/cpu/cpu_control/FSM_sequential_state[0]_i_2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.045     0.934 r  slc3/cpu/cpu_control/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.934    slc3/cpu/cpu_control/state_nxt[0]
    SLICE_X2Y83          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.856     1.970    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.410ns (28.086%)  route 1.049ns (71.914%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           1.049     1.458    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X15Y90         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     1.946    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X15Y90         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.420ns (28.512%)  route 1.054ns (71.488%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           1.054     1.474    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X11Y86         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.828     1.942    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X11Y86         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.416ns (27.559%)  route 1.094ns (72.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           1.094     1.511    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X14Y90         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     1.946    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.425ns (28.112%)  route 1.087ns (71.888%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.939ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           1.087     1.512    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X13Y82         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.825     1.939    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X13Y82         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.422ns (27.834%)  route 1.094ns (72.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         0.422     0.422 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           1.094     1.516    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X14Y90         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.832     1.946    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  sw_sync[14]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.415ns (27.174%)  route 1.113ns (72.826%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           1.113     1.528    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X9Y81          FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.824     1.938    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.413ns (26.747%)  route 1.131ns (73.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.131     1.544    sw_sync[7]/sw_i_IBUF[0]
    SLICE_X12Y85         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=350, routed)         0.828     1.942    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X12Y85         FDRE                                         r  sw_sync[7]/ff_reg/C





