{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665395166555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665395166555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 10 18:46:06 2022 " "Processing started: Mon Oct 10 18:46:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665395166555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665395166555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665395166555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665395166758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665395166758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/ubuntu/home/user/desktop/rtl/graduate_project/fpga/uart_tx_workspace/uart_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl\$/ubuntu/home/user/desktop/rtl/graduate_project/fpga/uart_tx_workspace/uart_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/uart_tx_workspace/uart_test.sv" "" { Text "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/uart_tx_workspace/uart_test.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665395172164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665395172164 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_tx " "Elaborating entity \"uart_tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665395172184 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "shift_buffer uart_test.sv(27) " "Verilog HDL or VHDL warning at uart_test.sv(27): object \"shift_buffer\" assigned a value but never read" {  } { { "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/uart_tx_workspace/uart_test.sv" "" { Text "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/uart_tx_workspace/uart_test.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665395172185 "|uart_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bitIdx uart_test.sv(32) " "Verilog HDL or VHDL warning at uart_test.sv(32): object \"bitIdx\" assigned a value but never read" {  } { { "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/uart_tx_workspace/uart_test.sv" "" { Text "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/uart_tx_workspace/uart_test.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665395172185 "|uart_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MM uart_test.sv(42) " "Verilog HDL or VHDL warning at uart_test.sv(42): object \"MM\" assigned a value but never read" {  } { { "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/uart_tx_workspace/uart_test.sv" "" { Text "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/uart_tx_workspace/uart_test.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665395172185 "|uart_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NN uart_test.sv(43) " "Verilog HDL or VHDL warning at uart_test.sv(43): object \"NN\" assigned a value but never read" {  } { { "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/uart_tx_workspace/uart_test.sv" "" { Text "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/uart_tx_workspace/uart_test.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665395172185 "|uart_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OO uart_test.sv(44) " "Verilog HDL or VHDL warning at uart_test.sv(44): object \"OO\" assigned a value but never read" {  } { { "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/uart_tx_workspace/uart_test.sv" "" { Text "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/uart_tx_workspace/uart_test.sv" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665395172185 "|uart_tx"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PP uart_test.sv(45) " "Verilog HDL or VHDL warning at uart_test.sv(45): object \"PP\" assigned a value but never read" {  } { { "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/uart_tx_workspace/uart_test.sv" "" { Text "//wsl\$/Ubuntu/home/user/Desktop/RTL/Graduate_Project/fpga/uart_tx_workspace/uart_test.sv" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665395172185 "|uart_tx"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665395172513 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665395172729 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665395172807 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665395172807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665395172825 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665395172825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665395172825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665395172825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665395172832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 10 18:46:12 2022 " "Processing ended: Mon Oct 10 18:46:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665395172832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665395172832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665395172832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665395172832 ""}
