{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618906712451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618906712452 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 13:48:32 2021 " "Processing started: Tue Apr 20 13:48:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618906712452 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906712452 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blink -c blink " "Command: quartus_map --read_settings_files=on --write_settings_files=off blink -c blink" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906712452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618906714907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618906714907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_004 " "Found entity 1: soc_system_irq_mapper_004" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_004.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_irq_mapper_004.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_010 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_010" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_010.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_010.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723278 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_006 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_004 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_007 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_010 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_010" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_010.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_006 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_005 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_005.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_004 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_004.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723291 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723291 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723291 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723291 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723301 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_018.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_018.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_018.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_018.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_018_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_018_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_018.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723303 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_018 " "Found entity 2: soc_system_mm_interconnect_0_router_018" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_018.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_018.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_014_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_014_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723304 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_014 " "Found entity 2: soc_system_mm_interconnect_0_router_014" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_013_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_013_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723305 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_013 " "Found entity 2: soc_system_mm_interconnect_0_router_013" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_011.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_011.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_011_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_011_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723306 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_011 " "Found entity 2: soc_system_mm_interconnect_0_router_011" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_010_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_010_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723307 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_010 " "Found entity 2: soc_system_mm_interconnect_0_router_010" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723307 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723308 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_006 " "Found entity 2: soc_system_mm_interconnect_0_router_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723309 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_004 " "Found entity 2: soc_system_mm_interconnect_0_router_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618906723309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723309 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_translator " "Found entity 1: altera_merlin_axi_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_axi_translator.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys_0 " "Found entity 1: soc_system_sysid_qsys_0" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_switch_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_switch_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_switch_pio " "Found entity 1: soc_system_switch_pio" {  } { { "soc_system/synthesis/submodules/soc_system_switch_pio.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_switch_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ocram_64K.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ocram_64K.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ocram_64K " "Found entity 1: soc_system_ocram_64K" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_64K.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_64K.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_ocram_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_ocram_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_ocram_16b " "Found entity 1: soc_system_ocram_16b" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_16b.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_16b.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0 " "Found entity 1: soc_system_nios2_gen2_0" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: soc_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: soc_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: soc_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: soc_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: soc_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: soc_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: soc_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: soc_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: soc_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_system_nios2_gen2_0_cpu " "Found entity 21: soc_system_nios2_gen2_0_cpu" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: soc_system_nios2_gen2_0_cpu_test_bench" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_0 " "Found entity 1: soc_system_master_0" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_0_p2b_adapter " "Found entity 1: soc_system_master_0_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_p2b_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_0_b2p_adapter " "Found entity 1: soc_system_master_0_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723339 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723339 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723339 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723339 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723339 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723339 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_master_0_timing_adt " "Found entity 1: soc_system_master_0_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723343 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723343 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_0_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723349 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_0_scfifo_w " "Found entity 2: soc_system_jtag_uart_0_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723349 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_0_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723349 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_0_scfifo_r " "Found entity 4: soc_system_jtag_uart_0_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723349 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart_0 " "Found entity 5: soc_system_jtag_uart_0" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723350 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscvAxi4.v(651) " "Verilog HDL Attribute warning at VexRiscvAxi4.v(651): overriding existing value for attribute \"syn_keep\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723352 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscvAxi4.v(698) " "Verilog HDL Attribute warning at VexRiscvAxi4.v(698): overriding existing value for attribute \"syn_keep\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723352 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscvAxi4.v(768) " "Verilog HDL Attribute warning at VexRiscvAxi4.v(768): overriding existing value for attribute \"syn_keep\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723352 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg soc_system/synthesis/submodules/VexRiscvAxi4.v(5356) " "Unrecognized synthesis attribute \"async_reg\" at soc_system/synthesis/submodules/VexRiscvAxi4.v(5356)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5356 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723359 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg soc_system/synthesis/submodules/VexRiscvAxi4.v(5357) " "Unrecognized synthesis attribute \"async_reg\" at soc_system/synthesis/submodules/VexRiscvAxi4.v(5357)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5357 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723359 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg soc_system/synthesis/submodules/VexRiscvAxi4.v(5358) " "Unrecognized synthesis attribute \"async_reg\" at soc_system/synthesis/submodules/VexRiscvAxi4.v(5358)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5358 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723359 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscvAxi4.v(6555) " "Verilog HDL Attribute warning at VexRiscvAxi4.v(6555): overriding existing value for attribute \"syn_keep\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6555 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723361 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "syn_keep VexRiscvAxi4.v(6565) " "Verilog HDL Attribute warning at VexRiscvAxi4.v(6565): overriding existing value for attribute \"syn_keep\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6565 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723361 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg soc_system/synthesis/submodules/VexRiscvAxi4.v(6855) " "Unrecognized synthesis attribute \"async_reg\" at soc_system/synthesis/submodules/VexRiscvAxi4.v(6855)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6855 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723362 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "async_reg soc_system/synthesis/submodules/VexRiscvAxi4.v(6856) " "Unrecognized synthesis attribute \"async_reg\" at soc_system/synthesis/submodules/VexRiscvAxi4.v(6856)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6856 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/VexRiscvAxi4.v 8 8 " "Found 8 design units, including 8 entities, in source file soc_system/synthesis/submodules/VexRiscvAxi4.v" { { "Info" "ISGN_ENTITY_NAME" "1 VexRiscvAxi4 " "Found entity 1: VexRiscvAxi4" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723363 ""} { "Info" "ISGN_ENTITY_NAME" "2 SystemDebugger " "Found entity 2: SystemDebugger" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723363 ""} { "Info" "ISGN_ENTITY_NAME" "3 JtagBridge " "Found entity 3: JtagBridge" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723363 ""} { "Info" "ISGN_ENTITY_NAME" "4 StreamFork " "Found entity 4: StreamFork" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5618 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723363 ""} { "Info" "ISGN_ENTITY_NAME" "5 DataCache " "Found entity 5: DataCache" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723363 ""} { "Info" "ISGN_ENTITY_NAME" "6 InstructionCache " "Found entity 6: InstructionCache" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723363 ""} { "Info" "ISGN_ENTITY_NAME" "7 FlowCCByToggle " "Found entity 7: FlowCCByToggle" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723363 ""} { "Info" "ISGN_ENTITY_NAME" "8 BufferCC " "Found entity 8: BufferCC" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6849 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink.v 1 1 " "Found 1 design units, including 1 entities, in source file blink.v" { { "Info" "ISGN_ENTITY_NAME" "1 blink " "Found entity 1: blink" {  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/blink.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906723364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906723364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blink " "Elaborating entity \"blink\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618906723506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer altera_std_synchronizer:power_on_reset_std_sync_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"altera_std_synchronizer:power_on_reset_std_sync_inst\"" {  } { { "blink.v" "power_on_reset_std_sync_inst" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/blink.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altera_std_synchronizer:power_on_reset_std_sync_inst " "Elaborated megafunction instantiation \"altera_std_synchronizer:power_on_reset_std_sync_inst\"" {  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/blink.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altera_std_synchronizer:power_on_reset_std_sync_inst " "Instantiated megafunction \"altera_std_synchronizer:power_on_reset_std_sync_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 20 " "Parameter \"depth\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906723526 ""}  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/blink.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906723526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "blink.v" "u0" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/blink.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VexRiscvAxi4 soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0 " "Elaborating entity \"VexRiscvAxi4\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\"" {  } { { "soc_system/synthesis/soc_system.v" "vexriscvaxi4_0" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723580 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_FORMAL_PC_NEXT VexRiscvAxi4.v(607) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(607): object \"writeBack_FORMAL_PC_NEXT\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723588 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isMoving VexRiscvAxi4.v(726) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(726): object \"decode_arbitration_isMoving\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 726 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_arbitration_isFiring VexRiscvAxi4.v(727) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(727): object \"decode_arbitration_isFiring\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 727 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isMoving VexRiscvAxi4.v(737) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(737): object \"execute_arbitration_isMoving\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 737 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_arbitration_isFiring VexRiscvAxi4.v(738) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(738): object \"execute_arbitration_isFiring\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 738 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isMoving VexRiscvAxi4.v(748) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(748): object \"memory_arbitration_isMoving\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 748 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_arbitration_isFiring VexRiscvAxi4.v(749) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(749): object \"memory_arbitration_isFiring\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 749 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_arbitration_isMoving VexRiscvAxi4.v(759) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(759): object \"writeBack_arbitration_isMoving\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 759 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageInstruction VexRiscvAxi4.v(761) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(761): object \"lastStageInstruction\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 761 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStagePc VexRiscvAxi4.v(762) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(762): object \"lastStagePc\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 762 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsValid VexRiscvAxi4.v(763) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(763): object \"lastStageIsValid\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 763 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lastStageIsFiring VexRiscvAxi4.v(764) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(764): object \"lastStageIsFiring\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 764 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_decodePrediction_rsp_wasWrong VexRiscvAxi4.v(770) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(770): object \"IBusCachedPlugin_decodePrediction_rsp_wasWrong\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 770 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_1 VexRiscvAxi4.v(772) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(772): object \"IBusCachedPlugin_pcValids_1\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 772 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_2 VexRiscvAxi4.v(773) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(773): object \"IBusCachedPlugin_pcValids_2\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 773 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_pcValids_3 VexRiscvAxi4.v(774) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(774): object \"IBusCachedPlugin_pcValids_3\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 774 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isValid VexRiscvAxi4.v(778) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(778): object \"IBusCachedPlugin_mmuBus_cmd_0_isValid\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 778 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_isStuck VexRiscvAxi4.v(779) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(779): object \"IBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 779 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation VexRiscvAxi4.v(781) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(781): object \"IBusCachedPlugin_mmuBus_cmd_0_bypassTranslation\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 781 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_mmuBus_end VexRiscvAxi4.v(791) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(791): object \"IBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 791 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isValid VexRiscvAxi4.v(806) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(806): object \"DBusCachedPlugin_mmuBus_cmd_0_isValid\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 806 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723589 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_isStuck VexRiscvAxi4.v(807) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(807): object \"DBusCachedPlugin_mmuBus_cmd_0_isStuck\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 807 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723590 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation VexRiscvAxi4.v(809) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(809): object \"DBusCachedPlugin_mmuBus_cmd_0_bypassTranslation\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 809 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723590 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBusCachedPlugin_mmuBus_end VexRiscvAxi4.v(819) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(819): object \"DBusCachedPlugin_mmuBus_end\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723590 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_inWfi VexRiscvAxi4.v(844) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(844): object \"CsrPlugin_inWfi\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 844 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723590 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_0 VexRiscvAxi4.v(848) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(848): object \"CsrPlugin_exceptionPendings_0\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 848 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723590 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_1 VexRiscvAxi4.v(849) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(849): object \"CsrPlugin_exceptionPendings_1\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 849 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723590 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_2 VexRiscvAxi4.v(850) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(850): object \"CsrPlugin_exceptionPendings_2\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 850 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723590 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_exceptionPendings_3 VexRiscvAxi4.v(851) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(851): object \"CsrPlugin_exceptionPendings_3\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 851 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723590 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contextSwitching VexRiscvAxi4.v(852) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(852): object \"contextSwitching\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 852 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723590 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_fetchPc_corrected VexRiscvAxi4.v(871) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(871): object \"IBusCachedPlugin_fetchPc_corrected\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 871 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723590 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IBusCachedPlugin_iBusRsp_stages_0_output_payload VexRiscvAxi4.v(885) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(885): object \"IBusCachedPlugin_iBusRsp_stages_0_output_payload\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 885 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723590 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iBus_cmd_payload_size VexRiscvAxi4.v(937) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(937): object \"iBus_cmd_payload_size\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 937 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723590 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "_zz_80 VexRiscvAxi4.v(941) " "Verilog HDL warning at VexRiscvAxi4.v(941): object _zz_80 used but never assigned" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 941 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1618906723591 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "_zz_81 VexRiscvAxi4.v(949) " "Verilog HDL warning at VexRiscvAxi4.v(949): object _zz_81 used but never assigned" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 949 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1618906723591 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DebugPlugin_secondCycle VexRiscvAxi4.v(1038) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1038): object \"DebugPlugin_secondCycle\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1038 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723591 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_base VexRiscvAxi4.v(1070) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1070): object \"CsrPlugin_misa_base\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1070 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723591 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_misa_extensions VexRiscvAxi4.v(1071) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1071): object \"CsrPlugin_misa_extensions\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1071 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723591 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_lastStageWasWfi VexRiscvAxi4.v(1110) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1110): object \"CsrPlugin_lastStageWasWfi\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723592 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CsrPlugin_xtvec_mode VexRiscvAxi4.v(1120) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1120): object \"CsrPlugin_xtvec_mode\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723592 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_wfiWake VexRiscvAxi4.v(1122) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1122): object \"execute_CsrPlugin_wfiWake\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723592 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalAccess VexRiscvAxi4.v(1124) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1124): object \"execute_CsrPlugin_illegalAccess\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723592 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_illegalInstruction VexRiscvAxi4.v(1125) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1125): object \"execute_CsrPlugin_illegalInstruction\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723592 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_CsrPlugin_readEnable VexRiscvAxi4.v(1130) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1130): object \"execute_CsrPlugin_readEnable\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723592 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_0_thrown_payload_uncached VexRiscvAxi4.v(1227) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1227): object \"streamFork_1_io_outputs_0_thrown_payload_uncached\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723592 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_0_thrown_payload_data VexRiscvAxi4.v(1229) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1229): object \"streamFork_1_io_outputs_0_thrown_payload_data\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723592 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_0_thrown_payload_mask VexRiscvAxi4.v(1230) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1230): object \"streamFork_1_io_outputs_0_thrown_payload_mask\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723592 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_0_thrown_payload_last VexRiscvAxi4.v(1232) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1232): object \"streamFork_1_io_outputs_0_thrown_payload_last\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723593 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_1_thrown_payload_wr VexRiscvAxi4.v(1235) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1235): object \"streamFork_1_io_outputs_1_thrown_payload_wr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723593 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_1_thrown_payload_uncached VexRiscvAxi4.v(1236) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1236): object \"streamFork_1_io_outputs_1_thrown_payload_uncached\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723593 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_1_thrown_payload_address VexRiscvAxi4.v(1237) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1237): object \"streamFork_1_io_outputs_1_thrown_payload_address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723593 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "streamFork_1_io_outputs_1_thrown_payload_length VexRiscvAxi4.v(1240) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1240): object \"streamFork_1_io_outputs_1_thrown_payload_length\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1240 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723593 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_1_string VexRiscvAxi4.v(1248) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1248): object \"_zz_1_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1248 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723593 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_2_string VexRiscvAxi4.v(1249) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1249): object \"_zz_2_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723593 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_3_string VexRiscvAxi4.v(1250) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1250): object \"_zz_3_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1250 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723593 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_4_string VexRiscvAxi4.v(1251) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1251): object \"_zz_4_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723593 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ENV_CTRL_string VexRiscvAxi4.v(1252) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1252): object \"decode_ENV_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723593 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_5_string VexRiscvAxi4.v(1253) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1253): object \"_zz_5_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723593 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_6_string VexRiscvAxi4.v(1254) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1254): object \"_zz_6_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723593 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_7_string VexRiscvAxi4.v(1255) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1255): object \"_zz_7_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_8_string VexRiscvAxi4.v(1256) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1256): object \"_zz_8_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_9_string VexRiscvAxi4.v(1257) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1257): object \"_zz_9_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_10_string VexRiscvAxi4.v(1258) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1258): object \"_zz_10_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_11_string VexRiscvAxi4.v(1259) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1259): object \"_zz_11_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SHIFT_CTRL_string VexRiscvAxi4.v(1260) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1260): object \"decode_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_12_string VexRiscvAxi4.v(1261) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1261): object \"_zz_12_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_13_string VexRiscvAxi4.v(1262) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1262): object \"_zz_13_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_14_string VexRiscvAxi4.v(1263) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1263): object \"_zz_14_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_BITWISE_CTRL_string VexRiscvAxi4.v(1264) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1264): object \"decode_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_15_string VexRiscvAxi4.v(1265) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1265): object \"_zz_15_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_16_string VexRiscvAxi4.v(1266) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1266): object \"_zz_16_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_17_string VexRiscvAxi4.v(1267) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1267): object \"_zz_17_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC2_CTRL_string VexRiscvAxi4.v(1268) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1268): object \"decode_SRC2_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_18_string VexRiscvAxi4.v(1269) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1269): object \"_zz_18_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_19_string VexRiscvAxi4.v(1270) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1270): object \"_zz_19_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723594 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_20_string VexRiscvAxi4.v(1271) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1271): object \"_zz_20_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_ALU_CTRL_string VexRiscvAxi4.v(1272) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1272): object \"decode_ALU_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_21_string VexRiscvAxi4.v(1273) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1273): object \"_zz_21_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_22_string VexRiscvAxi4.v(1274) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1274): object \"_zz_22_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_23_string VexRiscvAxi4.v(1275) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1275): object \"_zz_23_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_SRC1_CTRL_string VexRiscvAxi4.v(1276) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1276): object \"decode_SRC1_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_24_string VexRiscvAxi4.v(1277) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1277): object \"_zz_24_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_25_string VexRiscvAxi4.v(1278) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1278): object \"_zz_25_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_26_string VexRiscvAxi4.v(1279) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1279): object \"_zz_26_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1279 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_ENV_CTRL_string VexRiscvAxi4.v(1280) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1280): object \"memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1280 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_27_string VexRiscvAxi4.v(1281) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1281): object \"_zz_27_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1281 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ENV_CTRL_string VexRiscvAxi4.v(1282) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1282): object \"execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_28_string VexRiscvAxi4.v(1283) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1283): object \"_zz_28_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writeBack_ENV_CTRL_string VexRiscvAxi4.v(1284) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1284): object \"writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_29_string VexRiscvAxi4.v(1285) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1285): object \"_zz_29_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_BRANCH_CTRL_string VexRiscvAxi4.v(1286) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1286): object \"execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_30_string VexRiscvAxi4.v(1287) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1287): object \"_zz_30_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_SHIFT_CTRL_string VexRiscvAxi4.v(1288) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1288): object \"memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_33_string VexRiscvAxi4.v(1289) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1289): object \"_zz_33_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723595 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SHIFT_CTRL_string VexRiscvAxi4.v(1290) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1290): object \"execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_34_string VexRiscvAxi4.v(1291) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1291): object \"_zz_34_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC2_CTRL_string VexRiscvAxi4.v(1292) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1292): object \"execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1292 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_36_string VexRiscvAxi4.v(1293) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1293): object \"_zz_36_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_SRC1_CTRL_string VexRiscvAxi4.v(1294) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1294): object \"execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1294 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_37_string VexRiscvAxi4.v(1295) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1295): object \"_zz_37_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1295 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_CTRL_string VexRiscvAxi4.v(1296) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1296): object \"execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1296 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_38_string VexRiscvAxi4.v(1297) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1297): object \"_zz_38_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_ALU_BITWISE_CTRL_string VexRiscvAxi4.v(1298) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1298): object \"execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_39_string VexRiscvAxi4.v(1299) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1299): object \"_zz_39_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_43_string VexRiscvAxi4.v(1300) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1300): object \"_zz_43_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1300 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_44_string VexRiscvAxi4.v(1301) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1301): object \"_zz_44_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_45_string VexRiscvAxi4.v(1302) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1302): object \"_zz_45_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1302 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_46_string VexRiscvAxi4.v(1303) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1303): object \"_zz_46_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_47_string VexRiscvAxi4.v(1304) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1304): object \"_zz_47_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_48_string VexRiscvAxi4.v(1305) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1305): object \"_zz_48_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1305 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_49_string VexRiscvAxi4.v(1306) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1306): object \"_zz_49_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_BRANCH_CTRL_string VexRiscvAxi4.v(1307) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1307): object \"decode_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_51_string VexRiscvAxi4.v(1308) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1308): object \"_zz_51_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1308 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723596 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_92_string VexRiscvAxi4.v(1309) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1309): object \"_zz_92_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_93_string VexRiscvAxi4.v(1310) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1310): object \"_zz_93_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1310 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_94_string VexRiscvAxi4.v(1311) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1311): object \"_zz_94_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_95_string VexRiscvAxi4.v(1312) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1312): object \"_zz_95_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_96_string VexRiscvAxi4.v(1313) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1313): object \"_zz_96_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_97_string VexRiscvAxi4.v(1314) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1314): object \"_zz_97_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1314 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_98_string VexRiscvAxi4.v(1315) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1315): object \"_zz_98_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1315 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC1_CTRL_string VexRiscvAxi4.v(1316) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1316): object \"decode_to_execute_SRC1_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1316 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_CTRL_string VexRiscvAxi4.v(1317) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1317): object \"decode_to_execute_ALU_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1317 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SRC2_CTRL_string VexRiscvAxi4.v(1318) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1318): object \"decode_to_execute_SRC2_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ALU_BITWISE_CTRL_string VexRiscvAxi4.v(1319) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1319): object \"decode_to_execute_ALU_BITWISE_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1319 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_SHIFT_CTRL_string VexRiscvAxi4.v(1320) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1320): object \"decode_to_execute_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1320 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_SHIFT_CTRL_string VexRiscvAxi4.v(1321) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1321): object \"execute_to_memory_SHIFT_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_BRANCH_CTRL_string VexRiscvAxi4.v(1322) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1322): object \"decode_to_execute_BRANCH_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decode_to_execute_ENV_CTRL_string VexRiscvAxi4.v(1323) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1323): object \"decode_to_execute_ENV_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute_to_memory_ENV_CTRL_string VexRiscvAxi4.v(1324) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1324): object \"execute_to_memory_ENV_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1324 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memory_to_writeBack_ENV_CTRL_string VexRiscvAxi4.v(1325) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(1325): object \"memory_to_writeBack_ENV_CTRL_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1325 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723597 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscvAxi4.v(3598) " "Verilog HDL Case Statement information at VexRiscvAxi4.v(3598): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 3598 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1618906723649 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscvAxi4.v(3612) " "Verilog HDL Case Statement information at VexRiscvAxi4.v(3612): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 3612 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1618906723649 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscvAxi4.v(3790) " "Verilog HDL Case Statement information at VexRiscvAxi4.v(3790): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 3790 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1618906723651 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscvAxi4.v(3804) " "Verilog HDL Case Statement information at VexRiscvAxi4.v(3804): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 3804 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1618906723651 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionCache soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache " "Elaborating entity \"InstructionCache\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_cache" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723879 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willClear VexRiscvAxi4.v(6562) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(6562): object \"lineLoader_wayToAllocate_willClear\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6562 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723879 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lineLoader_wayToAllocate_willOverflow VexRiscvAxi4.v(6564) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(6564): object \"lineLoader_wayToAllocate_willOverflow\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6564 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723879 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_isIoAccess VexRiscvAxi4.v(6585) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(6585): object \"decodeStage_mmuRsp_isIoAccess\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6585 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723880 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowRead VexRiscvAxi4.v(6587) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(6587): object \"decodeStage_mmuRsp_allowRead\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6587 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723880 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_allowWrite VexRiscvAxi4.v(6588) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(6588): object \"decodeStage_mmuRsp_allowWrite\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6588 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723880 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|InstructionCache:IBusCachedPlugin_cache"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decodeStage_mmuRsp_bypassTranslation VexRiscvAxi4.v(6592) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(6592): object \"decodeStage_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6592 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723880 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|InstructionCache:IBusCachedPlugin_cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataCache soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1 " "Elaborating entity \"DataCache\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "dataCache_1" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723917 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "haltCpu VexRiscvAxi4.v(5780) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5780): object \"haltCpu\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5780 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_valid VexRiscvAxi4.v(5789) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5789): object \"tagsWriteLastCmd_valid\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5789 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_way VexRiscvAxi4.v(5790) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5790): object \"tagsWriteLastCmd_payload_way\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5790 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_address VexRiscvAxi4.v(5791) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5791): object \"tagsWriteLastCmd_payload_address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5791 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_valid VexRiscvAxi4.v(5792) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5792): object \"tagsWriteLastCmd_payload_data_valid\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5792 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_error VexRiscvAxi4.v(5793) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5793): object \"tagsWriteLastCmd_payload_data_error\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5793 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tagsWriteLastCmd_payload_data_address VexRiscvAxi4.v(5794) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5794): object \"tagsWriteLastCmd_payload_data_address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5794 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage0_isAmo VexRiscvAxi4.v(5817) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5817): object \"stage0_isAmo\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5817 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageA_isAmo VexRiscvAxi4.v(5823) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5823): object \"stageA_isAmo\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5823 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageA_isLrsc VexRiscvAxi4.v(5824) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5824): object \"stageA_isLrsc\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5824 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_request_size VexRiscvAxi4.v(5833) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5833): object \"stageB_request_size\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5833 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_request_totalyConsistent VexRiscvAxi4.v(5834) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5834): object \"stageB_request_totalyConsistent\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5834 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_allowExecute VexRiscvAxi4.v(5841) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5841): object \"stageB_mmuRsp_allowExecute\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5841 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_mmuRsp_bypassTranslation VexRiscvAxi4.v(5844) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5844): object \"stageB_mmuRsp_bypassTranslation\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5844 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_valid VexRiscvAxi4.v(5845) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5845): object \"stageB_tagsReadRsp_0_valid\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5845 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stageB_tagsReadRsp_0_address VexRiscvAxi4.v(5847) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5847): object \"stageB_tagsReadRsp_0_address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5847 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723919 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "VexRiscvAxi4.v(6472) " "Verilog HDL warning at VexRiscvAxi4.v(6472): ignoring unsupported system task" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6472 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1618906723930 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|DataCache:dataCache_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StreamFork soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|StreamFork:streamFork_1 " "Elaborating entity \"StreamFork\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|StreamFork:streamFork_1\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "streamFork_1" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JtagBridge soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|JtagBridge:jtagBridge_1 " "Elaborating entity \"JtagBridge\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|JtagBridge:jtagBridge_1\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "jtagBridge_1" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723973 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtag_tap_fsm_stateNext_string VexRiscvAxi4.v(5379) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5379): object \"jtag_tap_fsm_stateNext_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723974 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jtag_tap_fsm_state_string VexRiscvAxi4.v(5380) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5380): object \"jtag_tap_fsm_state_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5380 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723974 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_zz_1_string VexRiscvAxi4.v(5381) " "Verilog HDL or VHDL warning at VexRiscvAxi4.v(5381): object \"_zz_1_string\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5381 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906723974 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscvAxi4.v(5467) " "Verilog HDL Case Statement information at VexRiscvAxi4.v(5467): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5467 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1618906723976 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscvAxi4.v(5522) " "Verilog HDL Case Statement information at VexRiscvAxi4.v(5522): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5522 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1618906723977 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 VexRiscvAxi4.v(5577) " "Verilog HDL assignment warning at VexRiscvAxi4.v(5577): truncated value with size 5 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618906723977 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 VexRiscvAxi4.v(5583) " "Verilog HDL assignment warning at VexRiscvAxi4.v(5583): truncated value with size 5 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618906723977 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VexRiscvAxi4.v(5572) " "Verilog HDL Case Statement information at VexRiscvAxi4.v(5572): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5572 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1618906723977 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 VexRiscvAxi4.v(5590) " "Verilog HDL assignment warning at VexRiscvAxi4.v(5590): truncated value with size 33 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618906723977 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 34 VexRiscvAxi4.v(5606) " "Verilog HDL assignment warning at VexRiscvAxi4.v(5606): truncated value with size 35 to match size of target (34)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618906723977 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|JtagBridge:jtagBridge_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlowCCByToggle soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1 " "Elaborating entity \"FlowCCByToggle\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "flowCCByToggle_1" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BufferCC soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1\|BufferCC:inputArea_target_buffercc " "Elaborating entity \"BufferCC\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|JtagBridge:jtagBridge_1\|FlowCCByToggle:flowCCByToggle_1\|BufferCC:inputArea_target_buffercc\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "inputArea_target_buffercc" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 6816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemDebugger soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|SystemDebugger:systemDebugger_1 " "Elaborating entity \"SystemDebugger\" for hierarchy \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|SystemDebugger:systemDebugger_1\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "systemDebugger_1" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906723999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 VexRiscvAxi4.v(5323) " "Verilog HDL assignment warning at VexRiscvAxi4.v(5323): truncated value with size 9 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618906724000 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|SystemDebugger:systemDebugger_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "68 67 VexRiscvAxi4.v(5325) " "Verilog HDL assignment warning at VexRiscvAxi4.v(5325): truncated value with size 68 to match size of target (67)" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 5325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618906724000 "|blink|soc_system:u0|VexRiscvAxi4:vexriscvaxi4_0|SystemDebugger:systemDebugger_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_button_pio soc_system:u0\|soc_system_button_pio:button_pio " "Elaborating entity \"soc_system_button_pio\" for hierarchy \"soc_system:u0\|soc_system_button_pio:button_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "button_pio" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906724032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"soc_system_jtag_uart_0\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\"" {  } { { "soc_system/synthesis/soc_system.v" "jtag_uart_0" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906724037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_w soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_w" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906724045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "wfifo" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906724195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906724198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906724198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906724198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906724198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906724198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906724198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906724198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906724198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906724198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906724198 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906724198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906724228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906724228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906724229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906724233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906724233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906724234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906724238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906724238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906724239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906724268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906724268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906724269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906724301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906724301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906724302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906724337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906724337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906724338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_r soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_r" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906724345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "soc_system_jtag_uart_0_alt_jtag_atlantic" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906724595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906724615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906724615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906724615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906724615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906724615 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906724615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_led_pio soc_system:u0\|soc_system_led_pio:led_pio " "Elaborating entity \"soc_system_led_pio\" for hierarchy \"soc_system:u0\|soc_system_led_pio:led_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "led_pio" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_0 soc_system:u0\|soc_system_master_0:master_0 " "Elaborating entity \"soc_system_master_0\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\"" {  } { { "soc_system/synthesis/soc_system.v" "master_0" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725304 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906725304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725305 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725325 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906725325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725372 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906725372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_0_timing_adt soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_timing_adt:timing_adt " "Elaborating entity \"soc_system_master_0_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "timing_adt" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725416 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906725416 "|blink|soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "fifo" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "b2p" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "p2b" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "transacto" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_0_b2p_adapter soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_master_0_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "b2p_adapter" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725492 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1618906725493 "|blink|soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618906725493 "|blink|soc_system:u0|soc_system_master_0:master_0|soc_system_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_master_0_p2b_adapter soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_master_0_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|soc_system_master_0_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "p2b_adapter" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_master_0.v" "rst_controller" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"soc_system_nios2_gen2_0\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "soc_system/synthesis/soc_system.v" "nios2_gen2_0" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"soc_system_nios2_gen2_0_cpu\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" "cpu" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_test_bench soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_test_bench" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_a_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_a" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725632 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725640 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906725640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906725675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906725675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_b_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_b" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_debug soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725733 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906725733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_break soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_itrace soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_pib soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_im soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_avalon_reg soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_ocimem soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906725954 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906725954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906725986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906725986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906725987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_wrapper soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_tck soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_sysclk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "soc_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726084 ""}  } { { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906726084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726085 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ocram_16b soc_system:u0\|soc_system_ocram_16b:ocram_16b " "Elaborating entity \"soc_system_ocram_16b\" for hierarchy \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\"" {  } { { "soc_system/synthesis/soc_system.v" "ocram_16b" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_16b.v" "the_altsyncram" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_16b.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_16b.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_16b.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_ocram_16b.hex " "Parameter \"init_file\" = \"soc_system_ocram_16b.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726113 ""}  } { { "soc_system/synthesis/submodules/soc_system_ocram_16b.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_16b.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906726113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pum1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pum1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pum1 " "Found entity 1: altsyncram_pum1" {  } { { "db/altsyncram_pum1.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/altsyncram_pum1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906726148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906726148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pum1 soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\|altsyncram_pum1:auto_generated " "Elaborating entity \"altsyncram_pum1\" for hierarchy \"soc_system:u0\|soc_system_ocram_16b:ocram_16b\|altsyncram:the_altsyncram\|altsyncram_pum1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_ocram_64K soc_system:u0\|soc_system_ocram_64K:ocram_64k " "Elaborating entity \"soc_system_ocram_64K\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\"" {  } { { "soc_system/synthesis/soc_system.v" "ocram_64k" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_64K.v" "the_altsyncram" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_64K.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_ocram_64K.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_64K.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726282 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_ocram_64K.hex " "Parameter \"init_file\" = \"soc_system_ocram_64K.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906726282 ""}  } { { "soc_system/synthesis/submodules/soc_system_ocram_64K.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_ocram_64K.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906726282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d2n1 " "Found entity 1: altsyncram_d2n1" {  } { { "db/altsyncram_d2n1.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/altsyncram_d2n1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906726320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906726320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d2n1 soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated " "Elaborating entity \"altsyncram_d2n1\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/tools/intelfpga_18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906726749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906726749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\|decode_5la:decode3 " "Elaborating entity \"decode_5la\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\|decode_5la:decode3\"" {  } { { "db/altsyncram_d2n1.tdf" "decode3" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/altsyncram_d2n1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906726779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906726779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\|mux_2hb:mux2 " "Elaborating entity \"mux_2hb\" for hierarchy \"soc_system:u0\|soc_system_ocram_64K:ocram_64k\|altsyncram:the_altsyncram\|altsyncram_d2n1:auto_generated\|mux_2hb:mux2\"" {  } { { "db/altsyncram_d2n1.tdf" "mux2" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/altsyncram_d2n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_switch_pio soc_system:u0\|soc_system_switch_pio:switch_pio " "Elaborating entity \"soc_system_switch_pio\" for hierarchy \"soc_system:u0\|soc_system_switch_pio:switch_pio\"" {  } { { "soc_system/synthesis/soc_system.v" "switch_pio" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys_0 soc_system:u0\|soc_system_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"soc_system_sysid_qsys_0\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys_0:sysid_qsys_0\"" {  } { { "soc_system/synthesis/soc_system.v" "sysid_qsys_0" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906726804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:vexriscvaxi4_0_dbusaxi_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:vexriscvaxi4_0_dbusaxi_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vexriscvaxi4_0_dbusaxi_translator" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_0_master_translator" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:vexriscvaxi4_0_ibusaxi_translator " "Elaborating entity \"altera_merlin_axi_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_translator:vexriscvaxi4_0_ibusaxi_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vexriscvaxi4_0_ibusaxi_translator" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_64k_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_64k_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "ocram_64k_s1_translator" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_16b_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ocram_16b_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "ocram_16b_s1_translator" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_0_dbusaxi_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_0_dbusaxi_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vexriscvaxi4_0_dbusaxi_agent" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_0_dbusaxi_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_0_dbusaxi_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_1_dbusaxi_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_1_dbusaxi_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vexriscvaxi4_1_dbusaxi_agent" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_0_master_agent" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_0_ibusaxi_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_0_ibusaxi_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vexriscvaxi4_0_ibusaxi_agent" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_1_ibusaxi_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:vexriscvaxi4_1_ibusaxi_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "vexriscvaxi4_1_ibusaxi_agent" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_0_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_004" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_004.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"soc_system_mm_interconnect_0_router_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_006" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906727999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_010 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"soc_system_mm_interconnect_0_router_010\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_010" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_010_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_010_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_010:router_010\|soc_system_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_010.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_011 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_011:router_011 " "Elaborating entity \"soc_system_mm_interconnect_0_router_011\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_011:router_011\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_011" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_011_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_011:router_011\|soc_system_mm_interconnect_0_router_011_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_011_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_011:router_011\|soc_system_mm_interconnect_0_router_011_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_011.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_013 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"soc_system_mm_interconnect_0_router_013\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_013:router_013\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_013" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_013_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_013:router_013\|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_013_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_013:router_013\|soc_system_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_013.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_014 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"soc_system_mm_interconnect_0_router_014\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_014:router_014\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_014" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_014_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_014:router_014\|soc_system_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_014_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_014:router_014\|soc_system_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_014.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_018 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_018:router_018 " "Elaborating entity \"soc_system_mm_interconnect_0_router_018\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_018:router_018\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_018" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_018_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_018:router_018\|soc_system_mm_interconnect_0_router_018_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_018_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_018:router_018\|soc_system_mm_interconnect_0_router_018_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_018.sv" "the_default_decode" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_018.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "master_0_master_limiter" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_burst_adapter" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 11 to match size of target (7)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618906728136 "|blink|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 5889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_004:cmd_demux_004 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_004:cmd_demux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_004" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_005 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_005:cmd_demux_005 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_005:cmd_demux_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_005" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_006:cmd_demux_006 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_006:cmd_demux_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_006" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_010 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_010:cmd_demux_010 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_010\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_010:cmd_demux_010\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_010" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_003.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_007" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 6929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_004" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" "arb" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_004.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_004:rsp_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_006" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_006:rsp_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" "arb" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_006.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_010 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_010:rsp_mux_010 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_010\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_010:rsp_mux_010\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_010" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_010:rsp_mux_010\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_010:rsp_mux_010\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_010.sv" "arb" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_010.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_010:rsp_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_010:rsp_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 7603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_004 soc_system:u0\|soc_system_irq_mapper_004:irq_mapper_004 " "Elaborating entity \"soc_system_irq_mapper_004\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_004:irq_mapper_004\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper_004" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_001" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller_002" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/soc_system.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906728870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8i84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8i84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8i84 " "Found entity 1: altsyncram_8i84" {  } { { "db/altsyncram_8i84.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/altsyncram_8i84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906758282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906758282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/mux_elc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906760230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906760230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906760273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906760273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qdi " "Found entity 1: cntr_qdi" {  } { { "db/cntr_qdi.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/cntr_qdi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906760409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906760409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rac " "Found entity 1: cmpr_rac" {  } { { "db/cmpr_rac.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/cmpr_rac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906760442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906760442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/cntr_4vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906760484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906760484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/cntr_09i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906760728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906760728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906760759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906760759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906760799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906760799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906760830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906760830 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906764623 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1618906765704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.04.20.13:49:29 Progress: Loading sldee078ccc/alt_sld_fab_wrapper_hw.tcl " "2021.04.20.13:49:29 Progress: Loading sldee078ccc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906769109 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906770926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906771115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906772101 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906772240 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906772387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906772552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906772555 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906772555 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1618906773219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldee078ccc/alt_sld_fab.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/ip/sldee078ccc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906773475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906773475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906773605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906773605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906773606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906773606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906773698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906773698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906773815 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906773815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906773815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/ip/sldee078ccc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906773914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906773914 ""}
{ "Info" "ISGN_PARTITION_HAS_PRE_SYN_NODE_PRESERVATION_CHANGED" "Top " "Partition \"Top\" has had preservation status for one or more Pre-Synthesis node(s) changed." { { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[0\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[0\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[10\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[10\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[11\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[11\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[12\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[12\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[13\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[13\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[14\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[14\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[15\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[15\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[16\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[16\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[17\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[17\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[18\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[18\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[19\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[19\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[1\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[1\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[20\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[20\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[21\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[21\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[22\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[22\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[23\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[23\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[24\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[24\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[25\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[25\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[26\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[26\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[27\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[27\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[28\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[28\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[29\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[29\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[2\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[2\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[30\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[30\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[31\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[31\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[3\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[3\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[4\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[4\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[5\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[5\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[6\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[6\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[7\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[7\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[8\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[8\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[9\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_pc\[9\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[0\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[0\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[10\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[10\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[11\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[11\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[12\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[12\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[13\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[13\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[14\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[14\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[15\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[15\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[16\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[16\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[17\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[17\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[18\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[18\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[19\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[19\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[1\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[1\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[20\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[20\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[21\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[21\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[22\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[22\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[23\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[23\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[24\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[24\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[25\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[25\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[26\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[26\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[27\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[27\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[28\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[28\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[29\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[29\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[2\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[2\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[30\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[30\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[31\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[31\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[3\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[3\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[4\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[4\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[5\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[5\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[6\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[6\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[7\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[7\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[8\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[8\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[9\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_decode_physicalAddress\[9\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[0\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[0\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[10\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[10\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[11\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[11\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[12\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[12\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[13\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[13\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[14\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[14\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[15\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[15\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[16\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[16\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[17\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[17\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[18\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[18\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[19\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[19\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[1\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[1\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[20\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[20\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[21\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[21\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[22\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[22\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[23\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[23\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[24\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[24\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[25\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[25\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[26\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[26\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[27\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[27\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[28\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[28\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[29\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[29\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[2\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[2\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[30\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[30\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[31\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[31\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[3\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[3\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[4\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[4\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[5\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[5\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[6\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[6\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[7\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[7\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[8\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[8\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[9\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_mmuRsp_physicalAddress\[9\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[0\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[0\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[10\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[10\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[11\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[11\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[12\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[12\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[13\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[13\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[14\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[14\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[15\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[15\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[16\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[16\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[17\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[17\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[18\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[18\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[19\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[19\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[1\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[1\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[20\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[20\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[21\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[21\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[22\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[22\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[23\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[23\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[24\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[24\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[25\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[25\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[26\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[26\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[27\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[27\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[28\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[28\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[29\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[29\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[2\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[2\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[30\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[30\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[31\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[31\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[3\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[3\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[4\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[4\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[5\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[5\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[6\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[6\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[7\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[7\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[8\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[8\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[9\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_pc\[9\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[0\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[0\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[10\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[10\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[11\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[11\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[12\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[12\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[13\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[13\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[14\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[14\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[15\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[15\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[16\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[16\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[17\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[17\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[18\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[18\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[19\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[19\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[1\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[1\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[20\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[20\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[21\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[21\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[22\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[22\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[23\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[23\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[24\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[24\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[25\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[25\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[26\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[26\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[27\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[27\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[28\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[28\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[29\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[29\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[2\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[2\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[30\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[30\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[31\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[31\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[3\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[3\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[4\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[4\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[5\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[5\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[6\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[6\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[7\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[7\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[8\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[8\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[9\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_cpu_fetch_physicalAddress\[9\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[0\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[0\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[10\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[10\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[11\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[11\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[12\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[12\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[13\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[13\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[14\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[14\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[15\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[15\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[16\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[16\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[17\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[17\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[18\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[18\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[19\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[19\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[1\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[1\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[20\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[20\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[21\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[21\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[22\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[22\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[23\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[23\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[24\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[24\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[25\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[25\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[26\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[26\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[27\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[27\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[28\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[28\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[29\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[29\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[2\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[2\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[30\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[30\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[31\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[31\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[3\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[3\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[4\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[4\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[5\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[5\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[6\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[6\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[7\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[7\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[8\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[8\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[9\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_address\[9\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_size\[0\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_size\[0\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_size\[1\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_size\[1\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_size\[2\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_cmd_payload_size\[2\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[0\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[0\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[10\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[10\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[11\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[11\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[12\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[12\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[13\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[13\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[14\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[14\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[15\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[15\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[16\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[16\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[17\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[17\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[18\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[18\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[19\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[19\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[1\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[1\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[20\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[20\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[21\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[21\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[22\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[22\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[23\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[23\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[24\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[24\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[25\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[25\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[26\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[26\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[27\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[27\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[28\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[28\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[29\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[29\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[2\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[2\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[30\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[30\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[31\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[31\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[3\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[3\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[4\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[4\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[5\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[5\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[6\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[6\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[7\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[7\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[8\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[8\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""} { "Info" "ISGN_PRE_SYN_NODE_PRESERVATION_CHANGED" "u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[9\] removed " "Node \"u0\|vexriscvaxi4_1\|IBusCachedPlugin_cache\|io_mem_rsp_payload_data\[9\]\" has been removed with respect to the previous compile." {  } {  } 0 13170 "Node \"%1!s!\" has been %2!s! with respect to the previous compile." 0 0 "Design Software" 0 -1 1618906775539 ""}  } {  } 0 13169 "Partition \"%1!s!\" has had preservation status for one or more Pre-Synthesis node(s) changed." 0 0 "Analysis & Synthesis" 0 -1 1618906775539 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1618906775560 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1618906775560 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1618906775560 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Analysis & Synthesis" 0 -1 1618906775560 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|RegFilePlugin_regFile " "RAM logic \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|RegFilePlugin_regFile\" is uninferred due to asynchronous read logic" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "RegFilePlugin_regFile" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1328 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1618906784027 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|RegFilePlugin_regFile " "RAM logic \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|RegFilePlugin_regFile\" is uninferred due to asynchronous read logic" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "RegFilePlugin_regFile" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 1328 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1618906784027 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1618906784027 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "17 " "Inferred 17 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|RegFilePlugin_regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|RegFilePlugin_regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|RegFilePlugin_regFile_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|RegFilePlugin_regFile_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1\|ways_0_data_symbol0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1\|ways_0_data_symbol1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1\|ways_0_data_symbol2_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|DataCache:dataCache_1\|ways_0_data_symbol3_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache\|banks_0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|InstructionCache:IBusCachedPlugin_cache\|ways_0_tags_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 22 " "Parameter WIDTH_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 22 " "Parameter WIDTH_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1618906788734 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1618906788734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|altsyncram:RegFilePlugin_regFile_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906788773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|altsyncram:RegFilePlugin_regFile_rtl_0 " "Instantiated megafunction \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|altsyncram:RegFilePlugin_regFile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788773 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906788773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2n1 " "Found entity 1: altsyncram_u2n1" {  } { { "db/altsyncram_u2n1.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/altsyncram_u2n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906788809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906788809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906788841 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0 " "Instantiated megafunction \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|altsyncram:ways_0_tags_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 22 " "Parameter \"WIDTH_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 22 " "Parameter \"WIDTH_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788841 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906788841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83q1 " "Found entity 1: altsyncram_83q1" {  } { { "db/altsyncram_83q1.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/altsyncram_83q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906788874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906788874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906788895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0 " "Instantiated megafunction \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|DataCache:dataCache_1\|altsyncram:ways_0_data_symbol0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788895 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906788895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5q1 " "Found entity 1: altsyncram_s5q1" {  } { { "db/altsyncram_s5q1.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/altsyncram_s5q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906788926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906788926 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906788988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906788988 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906788988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/altsyncram_g0n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906789019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906789019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906789036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0 " "Instantiated megafunction \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|InstructionCache:IBusCachedPlugin_cache\|altsyncram:banks_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618906789036 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618906789036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8q1 " "Found entity 1: altsyncram_m8q1" {  } { { "db/altsyncram_m8q1.tdf" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/db/altsyncram_m8q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618906789072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906789072 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1618906805286 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1618906805462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906812575 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "475 " "475 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618906822896 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[24\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[24\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[24\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[25\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[25\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[25\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[26\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[26\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[26\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[27\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[27\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[27\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[28\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[28\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[28\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[29\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[29\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[29\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[30\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[30\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[30\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[31\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[31\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[31\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[0\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[0\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[0\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[10\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[10\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[10\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[11\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[11\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[11\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[12\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[12\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[12\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[13\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[13\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[13\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[14\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[14\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[14\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[15\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[15\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[15\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[16\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[16\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[16\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[17\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[17\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[17\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[18\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[18\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[18\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[19\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[19\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[19\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[1\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[1\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[1\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[20\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[20\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[20\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[21\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[21\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[21\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[22\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[22\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[22\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[23\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[23\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[23\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[24\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[24\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[24\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[25\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[25\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[25\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[26\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[26\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[26\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[27\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[27\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[27\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[28\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[28\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[28\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[29\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[29\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[29\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[2\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[2\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[2\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[30\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[30\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[30\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[31\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[31\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[31\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[3\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[3\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[3\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[4\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[4\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[4\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[5\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[5\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[5\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[6\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[6\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[6\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[7\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[7\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[7\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[8\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[8\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[8\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[9\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS1\[9\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[9\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[0\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[0\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[0\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[10\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[10\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[10\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[11\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[11\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[11\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[12\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[12\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[12\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[13\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[13\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[13\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[14\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[14\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[14\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[15\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[15\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[15\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[16\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[16\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[16\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[17\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[17\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[17\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[18\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[18\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[18\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[19\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[19\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[19\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[1\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[1\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[1\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[20\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[20\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[20\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[21\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[21\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[21\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[22\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[22\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[22\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[23\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[23\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[23\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[24\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[24\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[24\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[25\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[25\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[25\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[26\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[26\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[26\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[27\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[27\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[27\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[28\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[28\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[28\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[29\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[29\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[29\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[2\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[2\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[2\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[30\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[30\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[30\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[31\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[31\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[31\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[3\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[3\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[3\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[4\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[4\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[4\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[5\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[5\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[5\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[6\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[6\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[6\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[7\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[7\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[7\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[8\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[8\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[8\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[9\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|execute_RS2\[9\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[9\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[21\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[21\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[21\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[21\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[21\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[21\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[22\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[22\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[22\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[22\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[22\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[22\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[23\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[23\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[23\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[23\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[23\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[23\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[24\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[24\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[24\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[25\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[25\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[25\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[26\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[26\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[26\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[27\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[27\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[27\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[28\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[28\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[28\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[29\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[29\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[29\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[2\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[2\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[2\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[2\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[2\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[2\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[30\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[30\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[30\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[31\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[31\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[31\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[3\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[3\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[3\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[3\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[3\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[3\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[4\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[4\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[4\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[4\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[4\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[4\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[5\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[5\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[5\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[5\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[5\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[5\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[6\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[6\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[6\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[6\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[6\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[6\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[7\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[7\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[7\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[7\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[7\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[7\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[8\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[8\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[8\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[8\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[8\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[8\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[9\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[9\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[9\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[9\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[9\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[9\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[0\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[0\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[0\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[0\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[0\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[0\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[10\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[10\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[10\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[10\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[10\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[10\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[11\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[11\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[11\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[11\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[11\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[11\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[12\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[12\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[12\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[12\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[12\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[12\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[13\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[13\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[13\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[13\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[13\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[13\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[14\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[14\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[14\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[14\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[14\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[14\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[15\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[15\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[15\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[15\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[15\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[15\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[16\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[16\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[16\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[16\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[16\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[16\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[17\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[17\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[17\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[17\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[17\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[17\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[18\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[18\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[18\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[18\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[18\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[18\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[19\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[19\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[19\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[19\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[19\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[19\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[1\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[1\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[1\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[1\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[1\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[1\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[20\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS2\[20\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS2\[20\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 698 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[20\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|execute_RS1\[20\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "execute_RS1\[20\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 651 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[10\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[10\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[10\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[11\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[11\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[11\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[12\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[12\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[12\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[13\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[13\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[13\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[14\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[14\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[14\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[15\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[15\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[15\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[16\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[16\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[16\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[17\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[17\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[17\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[18\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[18\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[18\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[19\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[19\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[19\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[20\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[20\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[20\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[21\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[21\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[21\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[22\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[22\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[22\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[23\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[23\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[23\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[24\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[24\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[24\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[25\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[25\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[25\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[26\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[26\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[26\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[27\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[27\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[27\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[28\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[28\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[28\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[29\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[29\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[29\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[2\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[2\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[2\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[30\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[30\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[30\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[31\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[31\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[31\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[3\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[3\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[3\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[4\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[4\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[4\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[5\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[5\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[5\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[6\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[6\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[6\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[7\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[7\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[7\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[8\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[8\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[8\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[9\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_0\|IBusCachedPlugin_predictionJumpInterface_payload\[9\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[9\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[10\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[10\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[10\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[11\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[11\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[11\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[12\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[12\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[12\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[13\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[13\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[13\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[14\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[14\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[14\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[15\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[15\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[15\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[16\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[16\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[16\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[17\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[17\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[17\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[18\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[18\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[18\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[19\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[19\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[19\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[20\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[20\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[20\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[21\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[21\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[21\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[22\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[22\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[22\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[23\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[23\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[23\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[24\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[24\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[24\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[25\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[25\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[25\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[26\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[26\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[26\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[27\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[27\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[27\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[28\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[28\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[28\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[29\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[29\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[29\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[2\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[2\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[2\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[30\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[30\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[30\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[31\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[31\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[31\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[3\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[3\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[3\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[4\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[4\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[4\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[5\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[5\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[5\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[6\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[6\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[6\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[7\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[7\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[7\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[8\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[8\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[8\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""} { "Info" "ISCL_SCL_CELL_NAME" "soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[9\] " "Logic cell \"soc_system:u0\|VexRiscvAxi4:vexriscvaxi4_1\|IBusCachedPlugin_predictionJumpInterface_payload\[9\]\"" {  } { { "soc_system/synthesis/submodules/VexRiscvAxi4.v" "IBusCachedPlugin_predictionJumpInterface_payload\[9\]" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/soc_system/synthesis/submodules/VexRiscvAxi4.v" 768 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906822998 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1618906822998 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15873 " "Implemented 15873 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618906823138 ""} { "Info" "ICUT_CUT_TM_OPINS" "1648 " "Implemented 1648 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618906823138 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13654 " "Implemented 13654 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618906823138 ""} { "Info" "ICUT_CUT_TM_RAMS" "496 " "Implemented 496 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1618906823138 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1618906823138 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618906823138 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_signaltap:auto_signaltap_0 " "Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906823512 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906832497 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68774 " "Implemented 68774 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11325 " "Implemented 11325 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618906838709 ""} { "Info" "ICUT_CUT_TM_OPINS" "7519 " "Implemented 7519 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618906838709 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46178 " "Implemented 46178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618906838709 ""} { "Info" "ICUT_CUT_TM_RAMS" "3752 " "Implemented 3752 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1618906838709 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618906838709 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906840204 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618906840511 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "511 " "Implemented 511 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "144 " "Implemented 144 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618906840801 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618906840801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "206 " "Implemented 206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618906840801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618906840801 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/khyam/Downloads/qsys/smp/jtag_master/output_files/blink.map.smsg " "Generated suppressed messages file /home/khyam/Downloads/qsys/smp/jtag_master/output_files/blink.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906841752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 178 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 178 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1963 " "Peak virtual memory: 1963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618906848600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 13:50:48 2021 " "Processing ended: Tue Apr 20 13:50:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618906848600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:16 " "Elapsed time: 00:02:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618906848600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:13 " "Total CPU time (on all processors): 00:03:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618906848600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618906848600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1618906850266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618906850267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 13:50:49 2021 " "Processing started: Tue Apr 20 13:50:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618906850267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1618906850267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off blink -c blink --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off blink -c blink --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1618906850267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1618906850473 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1618906851199 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1618906851199 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906851199 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906851705 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906851780 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 7399 7537 0 0 138 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 7399 of its 7537 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 138 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Design Software" 0 -1 1618906854156 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1618906854186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618906856164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906856164 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "push_button\[2\] " "No output dependent on input pin \"push_button\[2\]\"" {  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/blink.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906860104 "|blink|push_button[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "push_button\[3\] " "No output dependent on input pin \"push_button\[3\]\"" {  } { { "blink.v" "" { Text "/home/khyam/Downloads/qsys/smp/jtag_master/blink.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618906860104 "|blink|push_button[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1618906860104 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64313 " "Implemented 64313 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618906860233 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618906860233 ""} { "Info" "ICUT_CUT_TM_LCELLS" "60040 " "Implemented 60040 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618906860233 ""} { "Info" "ICUT_CUT_TM_RAMS" "4248 " "Implemented 4248 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1618906860233 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1618906860233 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1618906860233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 6 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1523 " "Peak virtual memory: 1523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618906862451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 13:51:02 2021 " "Processing ended: Tue Apr 20 13:51:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618906862451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618906862451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618906862451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618906862451 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618906863897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618906863897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 13:51:03 2021 " "Processing started: Tue Apr 20 13:51:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618906863897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1618906863897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off blink -c blink " "Command: quartus_fit --read_settings_files=off --write_settings_files=off blink -c blink" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1618906863897 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1618906863924 ""}
{ "Info" "0" "" "Project  = blink" {  } {  } 0 0 "Project  = blink" 0 0 "Fitter" 0 0 1618906863925 ""}
{ "Info" "0" "" "Revision = blink" {  } {  } 0 0 "Revision = blink" 0 0 "Fitter" 0 0 1618906863925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1618906864794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1618906864794 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "blink 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"blink\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618906865140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618906865181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618906865181 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618906866467 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1618906869324 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1618906871115 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1618906884484 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 41204 global CLKCTRL_G4 " "clk~inputCLKENA0 with 41204 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1618906886790 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 19365 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 19365 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1618906886790 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1618906886790 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 15099 global CLKCTRL_G2 " "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 with 15099 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1618906886790 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1618906886790 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1618906886790 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618906886793 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618906887339 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618906887467 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618906887782 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618906888022 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618906888023 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618906888143 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618906890705 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1618906890705 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1618906891192 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1618906891363 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1618906891374 ""}
{ "Info" "ISTA_SDC_FOUND" "blink.sdc " "Reading SDC File: 'blink.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1618906891374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1618906891375 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1618906892649 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1618906892671 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1618906892671 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1618906892671 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1618906892671 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1618906892671 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1618906892671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618906898403 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "124 Block RAM " "Packed 124 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1618906898525 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "260 DSP block " "Packed 260 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1618906898525 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618906898525 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:34 " "Fitter preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618906901709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618906906978 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1618906917841 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:50 " "Fitter placement preparation operations ending: elapsed time is 00:01:50" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618907017758 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618907069716 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618907143734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:14 " "Fitter placement operations ending: elapsed time is 00:01:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618907143735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618907152073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+04 ns 8.0% " "1e+04 ns of routing delay (approximately 8.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1618907206629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "/home/khyam/Downloads/qsys/smp/jtag_master/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1618907211073 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618907211073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1618907243931 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618907243931 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:26 " "Fitter routing operations ending: elapsed time is 00:01:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618907243940 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 147.37 " "Total time spent on timing analysis during the Fitter is 147.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1618907282351 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618907283092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618907300973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618907301009 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618907317521 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:24 " "Fitter post-fit operations ending: elapsed time is 00:01:24" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618907366095 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1618907368180 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/khyam/Downloads/qsys/smp/jtag_master/output_files/blink.fit.smsg " "Generated suppressed messages file /home/khyam/Downloads/qsys/smp/jtag_master/output_files/blink.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618907373815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3573 " "Peak virtual memory: 3573 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618907390466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 13:59:50 2021 " "Processing ended: Tue Apr 20 13:59:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618907390466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:47 " "Elapsed time: 00:08:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618907390466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:19:45 " "Total CPU time (on all processors): 00:19:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618907390466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618907390466 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1618907391957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618907391958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 13:59:51 2021 " "Processing started: Tue Apr 20 13:59:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618907391958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1618907391958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off blink -c blink " "Command: quartus_asm --read_settings_files=off --write_settings_files=off blink -c blink" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1618907391958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1618907394614 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1618907410094 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1395 " "Peak virtual memory: 1395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618907411069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 14:00:11 2021 " "Processing ended: Tue Apr 20 14:00:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618907411069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618907411069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618907411069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1618907411069 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1618907411545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1618907412276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618907412277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 14:00:11 2021 " "Processing started: Tue Apr 20 14:00:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618907412277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1618907412277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta blink -c blink " "Command: quartus_sta blink -c blink" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1618907412277 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1618907412306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1618907415512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1618907415512 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907415553 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907415553 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1618907419045 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1618907419045 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1618907419540 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1618907419756 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1618907419771 ""}
{ "Info" "ISTA_SDC_FOUND" "blink.sdc " "Reading SDC File: 'blink.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1618907419772 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1618907419773 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618907420067 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1618907420067 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618907420536 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1618907420556 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1618907420601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.813 " "Worst-case setup slack is 1.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907422513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907422513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.813               0.000 altera_reserved_tck  " "    1.813               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907422513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.764               0.000 clk  " "    4.764               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907422513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907422513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907422914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907422914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 altera_reserved_tck  " "    0.215               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907422914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 clk  " "    0.244               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907422914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907422914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 12.831 " "Worst-case recovery slack is 12.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907423035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907423035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.831               0.000 clk  " "   12.831               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907423035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.088               0.000 altera_reserved_tck  " "   15.088               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907423035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907423035 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.797 " "Worst-case removal slack is 0.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907423146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907423146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 altera_reserved_tck  " "    0.797               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907423146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 clk  " "    0.803               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907423146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907423146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.869 " "Worst-case minimum pulse width slack is 8.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907423183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907423183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.869               0.000 clk  " "    8.869               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907423183 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.465               0.000 altera_reserved_tck  " "   15.465               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907423183 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907423183 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 47 synchronizer chains. " "Report Metastability: Found 47 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907423493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907423493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 47 " "Number of Synchronizer Chains Found: 47" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907423493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907423493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.702 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.702" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907423493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.102 ns " "Worst Case Available Settling Time: 18.102 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907423493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907423493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907423493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907423493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907423493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907423493 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618907423493 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1618907423500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1618907423629 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1618907441008 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618907443136 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1618907443136 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618907443137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.296 " "Worst-case setup slack is 2.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.296               0.000 altera_reserved_tck  " "    2.296               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.057               0.000 clk  " "    5.057               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907444323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.200 " "Worst-case hold slack is 0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 altera_reserved_tck  " "    0.200               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 clk  " "    0.203               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907444716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.169 " "Worst-case recovery slack is 13.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.169               0.000 clk  " "   13.169               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.199               0.000 altera_reserved_tck  " "   15.199               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907444811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.740 " "Worst-case removal slack is 0.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.740               0.000 altera_reserved_tck  " "    0.740               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.746               0.000 clk  " "    0.746               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907444911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.905 " "Worst-case minimum pulse width slack is 8.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.905               0.000 clk  " "    8.905               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.431               0.000 altera_reserved_tck  " "   15.431               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907444954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907444954 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 47 synchronizer chains. " "Report Metastability: Found 47 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907445266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907445266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 47 " "Number of Synchronizer Chains Found: 47" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907445266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907445266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.702 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.702" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907445266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.226 ns " "Worst Case Available Settling Time: 18.226 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907445266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907445266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907445266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907445266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907445266 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907445266 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618907445266 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1618907445272 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1618907445523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1618907463710 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618907465864 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1618907465864 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618907465865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.588 " "Worst-case setup slack is 5.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.588               0.000 altera_reserved_tck  " "    5.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.548               0.000 clk  " "   10.548               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907466327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 altera_reserved_tck  " "    0.133               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk  " "    0.148               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907466729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.944 " "Worst-case recovery slack is 14.944" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.944               0.000 clk  " "   14.944               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.224               0.000 altera_reserved_tck  " "   16.224               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907466826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.445 " "Worst-case removal slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 altera_reserved_tck  " "    0.445               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 clk  " "    0.451               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907466928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.479 " "Worst-case minimum pulse width slack is 8.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.479               0.000 clk  " "    8.479               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.994               0.000 altera_reserved_tck  " "   14.994               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907466970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907466970 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 47 synchronizer chains. " "Report Metastability: Found 47 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907467282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907467282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 47 " "Number of Synchronizer Chains Found: 47" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907467282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907467282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.702 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.702" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907467282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.713 ns " "Worst Case Available Settling Time: 18.713 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907467282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907467282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907467282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907467282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907467282 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907467282 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618907467282 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1618907467288 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_gen2_0\|cpu\|the_soc_system_nios2_gen2_0_cpu_nios2_oci\|the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1618907468827 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1618907468827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618907468828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.564 " "Worst-case setup slack is 6.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.564               0.000 altera_reserved_tck  " "    6.564               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.561               0.000 clk  " "   11.561               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907469264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 altera_reserved_tck  " "    0.120               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 clk  " "    0.125               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907469667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.583 " "Worst-case recovery slack is 15.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.583               0.000 clk  " "   15.583               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.393               0.000 altera_reserved_tck  " "   16.393               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907469774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.407 " "Worst-case removal slack is 0.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 altera_reserved_tck  " "    0.407               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 clk  " "    0.409               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907469872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.431 " "Worst-case minimum pulse width slack is 8.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.431               0.000 clk  " "    8.431               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.937               0.000 altera_reserved_tck  " "   14.937               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1618907469923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1618907469923 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 47 synchronizer chains. " "Report Metastability: Found 47 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907470232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907470232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 47 " "Number of Synchronizer Chains Found: 47" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907470232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907470232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.702 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.702" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907470232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.876 ns " "Worst Case Available Settling Time: 18.876 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907470232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907470232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907470232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907470232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907470232 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1618907470232 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1618907470232 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1618907471363 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1618907471365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2065 " "Peak virtual memory: 2065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618907471766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 14:01:11 2021 " "Processing ended: Tue Apr 20 14:01:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618907471766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618907471766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:46 " "Total CPU time (on all processors): 00:02:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618907471766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1618907471766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1618907472980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618907472981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 20 14:01:12 2021 " "Processing started: Tue Apr 20 14:01:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618907472981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1618907472981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off blink -c blink " "Command: quartus_eda --read_settings_files=off --write_settings_files=off blink -c blink" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1618907472981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1618907475955 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1618907477147 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "blink.vo /home/khyam/Downloads/qsys/smp/jtag_master/simulation/modelsim/ simulation " "Generated file blink.vo in folder \"/home/khyam/Downloads/qsys/smp/jtag_master/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1618907483838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1931 " "Peak virtual memory: 1931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618907486097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 20 14:01:26 2021 " "Processing ended: Tue Apr 20 14:01:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618907486097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618907486097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618907486097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1618907486097 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 191 s " "Quartus Prime Full Compilation was successful. 0 errors, 191 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1618907486544 ""}
