<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\git\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\impl\gwsynthesis\tangnano20k_vdp_cartridge_tncart_rev1.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\git\TangCartMSX\RTL\tangnano20k_vdp_cartridge_step7\src\tangnano20k_vdp_cartridge_tncart_rev1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.02 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Oct 17 06:42:23 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>22871</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11361</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>90</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk4m</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>clk4m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.657</td>
<td>214.740
<td>0.000</td>
<td>2.328</td>
<td>clk4m_ibuf/I</td>
<td>clk4m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.657</td>
<td>214.740
<td>0.000</td>
<td>2.328</td>
<td>clk4m_ibuf/I</td>
<td>clk4m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>9.314</td>
<td>107.370
<td>0.000</td>
<td>4.657</td>
<td>clk4m_ibuf/I</td>
<td>clk4m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>13.970</td>
<td>71.580
<td>0.000</td>
<td>6.985</td>
<td>clk4m_ibuf/I</td>
<td>clk4m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>clk4m_ibuf/I</td>
<td>clk4m</td>
<td>u_pll2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>5.821</td>
<td>0.000</td>
<td>clk4m_ibuf/I</td>
<td>clk4m</td>
<td>u_pll2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.948
<td>0.000</td>
<td>11.642</td>
<td>clk4m_ibuf/I</td>
<td>clk4m</td>
<td>u_pll2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.926</td>
<td>28.632
<td>0.000</td>
<td>17.463</td>
<td>clk4m_ibuf/I</td>
<td>clk4m</td>
<td>u_pll2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.948
<td>0.000</td>
<td>11.642</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>85.896(MHz)</td>
<td style="color: #FF0000;" class = "error">78.096(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>42.948(MHz)</td>
<td>130.619(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk4m!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll2/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk4m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk4m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-55.819</td>
<td>86</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.163</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_next_state_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.153</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_cache_vram_address_0_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.760</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.150</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_cache_vram_address_1_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.757</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.147</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_nx_2_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.754</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.141</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_cache_vram_address_5_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.748</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.140</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_cache_vram_address_17_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.747</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.137</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_cache_vram_address_11_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.744</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.120</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_xsel_0_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.120</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_xsel_1_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.087</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_ny_9_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.694</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.049</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_nx_9_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.656</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.018</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_ny_0_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.625</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.002</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_ny_3_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.609</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.002</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_ny_7_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.609</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.000</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_nx_8_s1/D</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.607</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.989</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_ny_4_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.596</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.989</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_ny_6_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.596</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.986</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_ny_5_s1/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.593</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.973</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.580</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.973</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_cache_vram_address_12_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.580</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.973</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_cache_vram_address_15_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.580</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.969</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_cache_vram_address_10_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.576</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.966</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_cache_vram_address_9_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.573</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.948</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_ny_8_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.948</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
<td>u_v9958/u_command/ff_ny_10_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>0.000</td>
<td>12.555</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.080</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>2</td>
<td>0.203</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[13]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.452</td>
</tr>
<tr>
<td>3</td>
<td>0.203</td>
<td>u_v9958/u_color_palette/ff_vdp_g_0_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[8]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.452</td>
</tr>
<tr>
<td>4</td>
<td>0.210</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/ADA[10]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.328</td>
</tr>
<tr>
<td>5</td>
<td>0.211</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[12]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>6</td>
<td>0.215</td>
<td>u_v9958/u_color_palette/ff_vdp_g_7_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[15]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>7</td>
<td>0.215</td>
<td>u_v9958/u_color_palette/ff_vdp_b_7_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[7]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>8</td>
<td>0.215</td>
<td>u_v9958/u_color_palette/ff_vdp_b_4_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[4]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>9</td>
<td>0.225</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[5]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>10</td>
<td>0.227</td>
<td>u_v9958/u_color_palette/ff_vdp_g_2_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[10]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>11</td>
<td>0.227</td>
<td>u_v9958/u_color_palette/ff_vdp_b_0_s0/Q</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>12</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_27_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>13</td>
<td>0.313</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_24_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>14</td>
<td>0.315</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_28_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s/DI[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>15</td>
<td>0.315</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_14_s0/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s/DI[2]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>16</td>
<td>0.325</td>
<td>u_v9958/u_color_palette/ff_vdp_g_3_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[11]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>17</td>
<td>0.325</td>
<td>u_v9958/u_color_palette/ff_vdp_g_1_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[9]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.574</td>
</tr>
<tr>
<td>18</td>
<td>0.326</td>
<td>u_v9958/u_color_palette/ff_palette_num_8_s1/Q</td>
<td>u_v9958/u_color_palette/ff_palette_num_7_s0/CE</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.337</td>
</tr>
<tr>
<td>19</td>
<td>0.335</td>
<td>u_v9958/u_color_palette/ff_vdp_g_6_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[14]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>20</td>
<td>0.336</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[13]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>21</td>
<td>0.336</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_1_s0/Q</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[5]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>22</td>
<td>0.336</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s2/Q</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/AD[0]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.346</td>
</tr>
<tr>
<td>23</td>
<td>0.337</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[3]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>24</td>
<td>0.337</td>
<td>u_v9958/u_color_palette/ff_vdp_g_4_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[12]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
<tr>
<td>25</td>
<td>0.337</td>
<td>u_v9958/u_color_palette/ff_vdp_g_2_s0/Q</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[10]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.586</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.955</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>4.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.955</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>4.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.955</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>4.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.955</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>2.328</td>
<td>2.157</td>
<td>4.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.947</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>4.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.947</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>4.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.947</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>4.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.947</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>2.328</td>
<td>2.151</td>
<td>4.938</td>
</tr>
<tr>
<td>9</td>
<td>4.616</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.938</td>
</tr>
<tr>
<td>10</td>
<td>4.616</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.938</td>
</tr>
<tr>
<td>11</td>
<td>4.616</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.938</td>
</tr>
<tr>
<td>12</td>
<td>4.616</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.938</td>
</tr>
<tr>
<td>13</td>
<td>4.726</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.946</td>
</tr>
<tr>
<td>14</td>
<td>4.726</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.946</td>
</tr>
<tr>
<td>15</td>
<td>4.726</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.946</td>
</tr>
<tr>
<td>16</td>
<td>4.726</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.946</td>
</tr>
<tr>
<td>17</td>
<td>4.726</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.946</td>
</tr>
<tr>
<td>18</td>
<td>4.726</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.946</td>
</tr>
<tr>
<td>19</td>
<td>4.726</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.946</td>
</tr>
<tr>
<td>20</td>
<td>4.726</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.946</td>
</tr>
<tr>
<td>21</td>
<td>4.726</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.946</td>
</tr>
<tr>
<td>22</td>
<td>4.726</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.946</td>
</tr>
<tr>
<td>23</td>
<td>4.726</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.946</td>
</tr>
<tr>
<td>24</td>
<td>4.726</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.946</td>
</tr>
<tr>
<td>25</td>
<td>4.726</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>1.900</td>
<td>4.946</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_active_s5/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>2</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_h_en_s9/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>3</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_hs_s1/PRESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>4</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_x_position_r_6_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>5</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_x_position_r_7_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>6</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_vs_s0/PRESET</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>7</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_video_out/ff_v_en_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>8</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color_1_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>9</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>10</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>11</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_b_0_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>12</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>13</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>14</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_b_4_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>15</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>16</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_b_6_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>17</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_b_7_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>18</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>19</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_r_1_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>20</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_vdp_r_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>21</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_display_color256_1_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>22</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_palette_b_3_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>23</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_color_palette/ff_palette_r_4_s0/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>24</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_0_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
<tr>
<td>25</td>
<td>3.085</td>
<td>ff_reset_n2_1_s0/Q</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_1_s1/CLEAR</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.096</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_n1_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ff_reset_n0_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_slot_data_6_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_slot_address_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/ff_rdata_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_msx_slot/u_addr_6/ff_pre_s1</td>
</tr>
<tr>
<td>7</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_cpu_interface/ff_color_table_base_15_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_cpu_interface/ff_palette_g_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pattern1_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pattern5_18_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.160</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_next_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_v9958/u_command/n3912_s16/I1</td>
</tr>
<tr>
<td>15.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3912_s16/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_valid_s13/I1</td>
</tr>
<tr>
<td>16.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_valid_s13/F</td>
</tr>
<tr>
<td>17.048</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[1][A]</td>
<td>u_v9958/u_command/ff_next_state_1_s13/I2</td>
</tr>
<tr>
<td>17.419</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C39[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_next_state_1_s13/F</td>
</tr>
<tr>
<td>18.112</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>u_v9958/u_command/ff_next_state_0_s12/I3</td>
</tr>
<tr>
<td>18.661</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_next_state_0_s12/F</td>
</tr>
<tr>
<td>19.160</td>
<td>0.499</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_next_state_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C36[0][B]</td>
<td>u_v9958/u_command/ff_next_state_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C36[0][B]</td>
<td>u_v9958/u_command/ff_next_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.882, 38.235%; route: 7.655, 59.949%; tC2Q: 0.232, 1.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_cache_vram_address_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_v9958/u_command/n3912_s16/I1</td>
</tr>
<tr>
<td>15.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3912_s16/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_valid_s13/I1</td>
</tr>
<tr>
<td>16.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_valid_s13/F</td>
</tr>
<tr>
<td>17.291</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_write_s22/I3</td>
</tr>
<tr>
<td>17.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_write_s22/F</td>
</tr>
<tr>
<td>17.841</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_17_s18/I2</td>
</tr>
<tr>
<td>18.168</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R32C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_address_17_s18/F</td>
</tr>
<tr>
<td>19.150</td>
<td>0.982</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C51[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.660, 36.524%; route: 7.867, 61.657%; tC2Q: 0.232, 1.818%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_cache_vram_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_v9958/u_command/n3912_s16/I1</td>
</tr>
<tr>
<td>15.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3912_s16/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_valid_s13/I1</td>
</tr>
<tr>
<td>16.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_valid_s13/F</td>
</tr>
<tr>
<td>17.291</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_write_s22/I3</td>
</tr>
<tr>
<td>17.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_write_s22/F</td>
</tr>
<tr>
<td>17.841</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_17_s18/I2</td>
</tr>
<tr>
<td>18.168</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R32C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_address_17_s18/F</td>
</tr>
<tr>
<td>19.148</td>
<td>0.979</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[2][A]</td>
<td>u_v9958/u_command/ff_cache_vram_address_1_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C51[2][A]</td>
<td>u_v9958/u_command/ff_cache_vram_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.660, 36.532%; route: 7.865, 61.649%; tC2Q: 0.232, 1.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.145</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_nx_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>u_v9958/u_command/n2082_s12/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s12/F</td>
</tr>
<tr>
<td>16.243</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>u_v9958/u_command/n2082_s5/I1</td>
</tr>
<tr>
<td>16.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s5/F</td>
</tr>
<tr>
<td>17.159</td>
<td>0.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C47[1][A]</td>
<td>u_v9958/u_command/n2087_s5/I2</td>
</tr>
<tr>
<td>17.676</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C47[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2087_s5/F</td>
</tr>
<tr>
<td>18.575</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C46[0][B]</td>
<td>u_v9958/u_command/n2087_s3/I3</td>
</tr>
<tr>
<td>19.145</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2087_s3/F</td>
</tr>
<tr>
<td>19.145</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C46[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_nx_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C46[0][B]</td>
<td>u_v9958/u_command/ff_nx_2_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C46[0][B]</td>
<td>u_v9958/u_command/ff_nx_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.233, 41.033%; route: 7.289, 57.148%; tC2Q: 0.232, 1.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_cache_vram_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_v9958/u_command/n3912_s16/I1</td>
</tr>
<tr>
<td>15.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3912_s16/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_valid_s13/I1</td>
</tr>
<tr>
<td>16.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_valid_s13/F</td>
</tr>
<tr>
<td>17.291</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_write_s22/I3</td>
</tr>
<tr>
<td>17.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_write_s22/F</td>
</tr>
<tr>
<td>17.841</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_17_s18/I2</td>
</tr>
<tr>
<td>18.168</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R32C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_address_17_s18/F</td>
</tr>
<tr>
<td>19.138</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[2][A]</td>
<td>u_v9958/u_command/ff_cache_vram_address_5_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C51[2][A]</td>
<td>u_v9958/u_command/ff_cache_vram_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.660, 36.559%; route: 7.855, 61.621%; tC2Q: 0.232, 1.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.138</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_cache_vram_address_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_v9958/u_command/n3912_s16/I1</td>
</tr>
<tr>
<td>15.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3912_s16/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_valid_s13/I1</td>
</tr>
<tr>
<td>16.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_valid_s13/F</td>
</tr>
<tr>
<td>17.291</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_write_s22/I3</td>
</tr>
<tr>
<td>17.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_write_s22/F</td>
</tr>
<tr>
<td>17.841</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_17_s18/I2</td>
</tr>
<tr>
<td>18.168</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R32C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_address_17_s18/F</td>
</tr>
<tr>
<td>19.138</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_17_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C51[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.660, 36.560%; route: 7.855, 61.620%; tC2Q: 0.232, 1.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_cache_vram_address_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_v9958/u_command/n3912_s16/I1</td>
</tr>
<tr>
<td>15.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3912_s16/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_valid_s13/I1</td>
</tr>
<tr>
<td>16.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_valid_s13/F</td>
</tr>
<tr>
<td>17.291</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_write_s22/I3</td>
</tr>
<tr>
<td>17.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_write_s22/F</td>
</tr>
<tr>
<td>17.841</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_17_s18/I2</td>
</tr>
<tr>
<td>18.168</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R32C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_address_17_s18/F</td>
</tr>
<tr>
<td>19.135</td>
<td>0.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C50[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C50[1][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_11_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C50[1][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.660, 36.568%; route: 7.852, 61.612%; tC2Q: 0.232, 1.820%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_xsel_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_v9958/u_command/n3912_s16/I1</td>
</tr>
<tr>
<td>15.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3912_s16/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_valid_s13/I1</td>
</tr>
<tr>
<td>16.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_valid_s13/F</td>
</tr>
<tr>
<td>17.291</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_write_s22/I3</td>
</tr>
<tr>
<td>17.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_write_s22/F</td>
</tr>
<tr>
<td>17.675</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][A]</td>
<td>u_v9958/u_command/ff_xsel_1_s10/I2</td>
</tr>
<tr>
<td>18.245</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C40[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_xsel_1_s10/F</td>
</tr>
<tr>
<td>19.117</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_xsel_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[1][A]</td>
<td>u_v9958/u_command/ff_xsel_0_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C40[1][A]</td>
<td>u_v9958/u_command/ff_xsel_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.903, 38.528%; route: 7.591, 59.649%; tC2Q: 0.232, 1.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_xsel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_v9958/u_command/n3912_s16/I1</td>
</tr>
<tr>
<td>15.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3912_s16/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_valid_s13/I1</td>
</tr>
<tr>
<td>16.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_valid_s13/F</td>
</tr>
<tr>
<td>17.291</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_write_s22/I3</td>
</tr>
<tr>
<td>17.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_write_s22/F</td>
</tr>
<tr>
<td>17.675</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][A]</td>
<td>u_v9958/u_command/ff_xsel_1_s10/I2</td>
</tr>
<tr>
<td>18.245</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R33C40[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_xsel_1_s10/F</td>
</tr>
<tr>
<td>19.117</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_xsel_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C40[2][A]</td>
<td>u_v9958/u_command/ff_xsel_1_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C40[2][A]</td>
<td>u_v9958/u_command/ff_xsel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.903, 38.528%; route: 7.591, 59.649%; tC2Q: 0.232, 1.823%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_ny_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>u_v9958/u_command/n2082_s12/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s12/F</td>
</tr>
<tr>
<td>16.243</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>u_v9958/u_command/n2082_s5/I1</td>
</tr>
<tr>
<td>16.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s5/F</td>
</tr>
<tr>
<td>16.641</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>u_v9958/u_command/ff_ny_10_s5/I0</td>
</tr>
<tr>
<td>17.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_10_s5/F</td>
</tr>
<tr>
<td>17.832</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[1][B]</td>
<td>u_v9958/u_command/ff_ny_10_s4/I0</td>
</tr>
<tr>
<td>18.402</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_10_s4/F</td>
</tr>
<tr>
<td>19.085</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_ny_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[2][B]</td>
<td>u_v9958/u_command/ff_ny_9_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C43[2][B]</td>
<td>u_v9958/u_command/ff_ny_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.169, 40.723%; route: 7.293, 57.450%; tC2Q: 0.232, 1.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.046</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_nx_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>u_v9958/u_command/n2082_s12/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s12/F</td>
</tr>
<tr>
<td>16.243</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>u_v9958/u_command/n2082_s5/I1</td>
</tr>
<tr>
<td>16.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s5/F</td>
</tr>
<tr>
<td>17.583</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C48[3][B]</td>
<td>u_v9958/u_command/n2080_s7/I2</td>
</tr>
<tr>
<td>18.036</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C48[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2080_s7/F</td>
</tr>
<tr>
<td>18.675</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td>u_v9958/u_command/n2080_s3/I3</td>
</tr>
<tr>
<td>19.046</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2080_s3/F</td>
</tr>
<tr>
<td>19.046</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_nx_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[0][A]</td>
<td>u_v9958/u_command/ff_nx_9_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C45[0][A]</td>
<td>u_v9958/u_command/ff_nx_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.970, 39.273%; route: 7.454, 58.893%; tC2Q: 0.232, 1.833%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_ny_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>u_v9958/u_command/n2082_s12/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s12/F</td>
</tr>
<tr>
<td>16.243</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>u_v9958/u_command/n2082_s5/I1</td>
</tr>
<tr>
<td>16.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s5/F</td>
</tr>
<tr>
<td>16.641</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>u_v9958/u_command/ff_ny_10_s5/I0</td>
</tr>
<tr>
<td>17.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_10_s5/F</td>
</tr>
<tr>
<td>17.832</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[3][B]</td>
<td>u_v9958/u_command/ff_ny_7_s3/I1</td>
</tr>
<tr>
<td>18.294</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C42[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_7_s3/F</td>
</tr>
<tr>
<td>19.016</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_ny_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>u_v9958/u_command/ff_ny_0_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>u_v9958/u_command/ff_ny_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.061, 40.089%; route: 7.332, 58.073%; tC2Q: 0.232, 1.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_ny_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>u_v9958/u_command/n2082_s12/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s12/F</td>
</tr>
<tr>
<td>16.243</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>u_v9958/u_command/n2082_s5/I1</td>
</tr>
<tr>
<td>16.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s5/F</td>
</tr>
<tr>
<td>16.641</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>u_v9958/u_command/ff_ny_10_s5/I0</td>
</tr>
<tr>
<td>17.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_10_s5/F</td>
</tr>
<tr>
<td>17.832</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[3][B]</td>
<td>u_v9958/u_command/ff_ny_7_s3/I1</td>
</tr>
<tr>
<td>18.294</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C42[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_7_s3/F</td>
</tr>
<tr>
<td>18.999</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_ny_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[0][B]</td>
<td>u_v9958/u_command/ff_ny_3_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C41[0][B]</td>
<td>u_v9958/u_command/ff_ny_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.061, 40.143%; route: 7.315, 58.017%; tC2Q: 0.232, 1.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_ny_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>u_v9958/u_command/n2082_s12/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s12/F</td>
</tr>
<tr>
<td>16.243</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>u_v9958/u_command/n2082_s5/I1</td>
</tr>
<tr>
<td>16.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s5/F</td>
</tr>
<tr>
<td>16.641</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>u_v9958/u_command/ff_ny_10_s5/I0</td>
</tr>
<tr>
<td>17.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_10_s5/F</td>
</tr>
<tr>
<td>17.832</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[3][B]</td>
<td>u_v9958/u_command/ff_ny_7_s3/I1</td>
</tr>
<tr>
<td>18.294</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C42[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_7_s3/F</td>
</tr>
<tr>
<td>18.999</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_ny_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>u_v9958/u_command/ff_ny_7_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C41[2][A]</td>
<td>u_v9958/u_command/ff_ny_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.061, 40.143%; route: 7.315, 58.017%; tC2Q: 0.232, 1.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_nx_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>u_v9958/u_command/n2082_s12/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s12/F</td>
</tr>
<tr>
<td>16.243</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>u_v9958/u_command/n2082_s5/I1</td>
</tr>
<tr>
<td>16.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s5/F</td>
</tr>
<tr>
<td>17.583</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C48[3][A]</td>
<td>u_v9958/u_command/n2081_s5/I3</td>
</tr>
<tr>
<td>18.036</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C48[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2081_s5/F</td>
</tr>
<tr>
<td>18.449</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C45[0][B]</td>
<td>u_v9958/u_command/n2081_s3/I1</td>
</tr>
<tr>
<td>18.998</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2081_s3/F</td>
</tr>
<tr>
<td>18.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_nx_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C45[0][B]</td>
<td>u_v9958/u_command/ff_nx_8_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C45[0][B]</td>
<td>u_v9958/u_command/ff_nx_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.148, 40.836%; route: 7.227, 57.323%; tC2Q: 0.232, 1.840%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_ny_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>u_v9958/u_command/n2082_s12/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s12/F</td>
</tr>
<tr>
<td>16.243</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>u_v9958/u_command/n2082_s5/I1</td>
</tr>
<tr>
<td>16.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s5/F</td>
</tr>
<tr>
<td>16.641</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>u_v9958/u_command/ff_ny_10_s5/I0</td>
</tr>
<tr>
<td>17.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_10_s5/F</td>
</tr>
<tr>
<td>17.832</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[3][B]</td>
<td>u_v9958/u_command/ff_ny_7_s3/I1</td>
</tr>
<tr>
<td>18.294</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C42[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_7_s3/F</td>
</tr>
<tr>
<td>18.987</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_ny_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td>u_v9958/u_command/ff_ny_4_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C41[1][A]</td>
<td>u_v9958/u_command/ff_ny_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.061, 40.182%; route: 7.303, 57.976%; tC2Q: 0.232, 1.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_ny_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>u_v9958/u_command/n2082_s12/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s12/F</td>
</tr>
<tr>
<td>16.243</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>u_v9958/u_command/n2082_s5/I1</td>
</tr>
<tr>
<td>16.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s5/F</td>
</tr>
<tr>
<td>16.641</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>u_v9958/u_command/ff_ny_10_s5/I0</td>
</tr>
<tr>
<td>17.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_10_s5/F</td>
</tr>
<tr>
<td>17.832</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[3][B]</td>
<td>u_v9958/u_command/ff_ny_7_s3/I1</td>
</tr>
<tr>
<td>18.294</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C42[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_7_s3/F</td>
</tr>
<tr>
<td>18.987</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_ny_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[0][B]</td>
<td>u_v9958/u_command/ff_ny_6_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C41[0][B]</td>
<td>u_v9958/u_command/ff_ny_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.061, 40.182%; route: 7.303, 57.976%; tC2Q: 0.232, 1.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_ny_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>u_v9958/u_command/n2082_s12/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s12/F</td>
</tr>
<tr>
<td>16.243</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>u_v9958/u_command/n2082_s5/I1</td>
</tr>
<tr>
<td>16.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s5/F</td>
</tr>
<tr>
<td>16.641</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>u_v9958/u_command/ff_ny_10_s5/I0</td>
</tr>
<tr>
<td>17.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_10_s5/F</td>
</tr>
<tr>
<td>17.832</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[3][B]</td>
<td>u_v9958/u_command/ff_ny_7_s3/I1</td>
</tr>
<tr>
<td>18.294</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R33C42[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_7_s3/F</td>
</tr>
<tr>
<td>18.984</td>
<td>0.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_ny_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C43[1][A]</td>
<td>u_v9958/u_command/ff_ny_5_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C43[1][A]</td>
<td>u_v9958/u_command/ff_ny_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.061, 40.191%; route: 7.300, 57.967%; tC2Q: 0.232, 1.842%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_v9958/u_command/n3912_s16/I1</td>
</tr>
<tr>
<td>15.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3912_s16/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_valid_s13/I1</td>
</tr>
<tr>
<td>16.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_valid_s13/F</td>
</tr>
<tr>
<td>17.291</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_write_s22/I3</td>
</tr>
<tr>
<td>17.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_write_s22/F</td>
</tr>
<tr>
<td>17.841</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_17_s18/I2</td>
</tr>
<tr>
<td>18.168</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R32C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_address_17_s18/F</td>
</tr>
<tr>
<td>18.970</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[2][A]</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C50[2][A]</td>
<td>u_v9958/u_command/ff_cache_vram_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.660, 37.047%; route: 7.687, 61.109%; tC2Q: 0.232, 1.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_cache_vram_address_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_v9958/u_command/n3912_s16/I1</td>
</tr>
<tr>
<td>15.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3912_s16/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_valid_s13/I1</td>
</tr>
<tr>
<td>16.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_valid_s13/F</td>
</tr>
<tr>
<td>17.291</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_write_s22/I3</td>
</tr>
<tr>
<td>17.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_write_s22/F</td>
</tr>
<tr>
<td>17.841</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_17_s18/I2</td>
</tr>
<tr>
<td>18.168</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R32C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_address_17_s18/F</td>
</tr>
<tr>
<td>18.970</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td>u_v9958/u_command/ff_cache_vram_address_12_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C50[1][A]</td>
<td>u_v9958/u_command/ff_cache_vram_address_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.660, 37.047%; route: 7.687, 61.109%; tC2Q: 0.232, 1.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_cache_vram_address_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_v9958/u_command/n3912_s16/I1</td>
</tr>
<tr>
<td>15.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3912_s16/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_valid_s13/I1</td>
</tr>
<tr>
<td>16.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_valid_s13/F</td>
</tr>
<tr>
<td>17.291</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_write_s22/I3</td>
</tr>
<tr>
<td>17.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_write_s22/F</td>
</tr>
<tr>
<td>17.841</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_17_s18/I2</td>
</tr>
<tr>
<td>18.168</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R32C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_address_17_s18/F</td>
</tr>
<tr>
<td>18.970</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_15_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C50[1][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.660, 37.047%; route: 7.687, 61.109%; tC2Q: 0.232, 1.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_cache_vram_address_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_v9958/u_command/n3912_s16/I1</td>
</tr>
<tr>
<td>15.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3912_s16/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_valid_s13/I1</td>
</tr>
<tr>
<td>16.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_valid_s13/F</td>
</tr>
<tr>
<td>17.291</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_write_s22/I3</td>
</tr>
<tr>
<td>17.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_write_s22/F</td>
</tr>
<tr>
<td>17.841</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_17_s18/I2</td>
</tr>
<tr>
<td>18.168</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R32C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_address_17_s18/F</td>
</tr>
<tr>
<td>18.967</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_10_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C47[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.660, 37.057%; route: 7.684, 61.099%; tC2Q: 0.232, 1.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_cache_vram_address_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.170</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][A]</td>
<td>u_v9958/u_command/n3912_s16/I1</td>
</tr>
<tr>
<td>15.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R31C41[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n3912_s16/F</td>
</tr>
<tr>
<td>16.255</td>
<td>0.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C37[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_valid_s13/I1</td>
</tr>
<tr>
<td>16.626</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R34C37[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_valid_s13/F</td>
</tr>
<tr>
<td>17.291</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C40[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_write_s22/I3</td>
</tr>
<tr>
<td>17.662</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C40[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_write_s22/F</td>
</tr>
<tr>
<td>17.841</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[1][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_17_s18/I2</td>
</tr>
<tr>
<td>18.168</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>18</td>
<td>R32C40[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_cache_vram_address_17_s18/F</td>
</tr>
<tr>
<td>18.964</td>
<td>0.796</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_cache_vram_address_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_9_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>u_v9958/u_command/ff_cache_vram_address_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.660, 37.066%; route: 7.681, 61.089%; tC2Q: 0.232, 1.845%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_ny_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>u_v9958/u_command/n2082_s12/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s12/F</td>
</tr>
<tr>
<td>16.243</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>u_v9958/u_command/n2082_s5/I1</td>
</tr>
<tr>
<td>16.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s5/F</td>
</tr>
<tr>
<td>16.641</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>u_v9958/u_command/ff_ny_10_s5/I0</td>
</tr>
<tr>
<td>17.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_10_s5/F</td>
</tr>
<tr>
<td>17.832</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[1][B]</td>
<td>u_v9958/u_command/ff_ny_10_s4/I0</td>
</tr>
<tr>
<td>18.402</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_10_s4/F</td>
</tr>
<tr>
<td>18.946</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_ny_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[1][B]</td>
<td>u_v9958/u_command/ff_ny_8_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C41[1][B]</td>
<td>u_v9958/u_command/ff_ny_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.169, 41.174%; route: 7.154, 56.978%; tC2Q: 0.232, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.948</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_command/ff_ny_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C13[1][A]</td>
<td>u_v9958/u_cpu_interface/ff_screen_mode_0_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R38C13[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_cpu_interface/ff_screen_mode_0_s0/Q</td>
</tr>
<tr>
<td>8.376</td>
<td>1.753</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>u_v9958/u_timing_control/u_screen_mode/n1017_s22/I0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R7C16[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_timing_control/u_screen_mode/n1017_s22/F</td>
</tr>
<tr>
<td>11.107</td>
<td>2.177</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[3][A]</td>
<td>u_v9958/u_command/w_next_0_s2/I1</td>
</tr>
<tr>
<td>11.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R29C38[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_0_s2/F</td>
</tr>
<tr>
<td>11.500</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C38[1][B]</td>
<td>u_v9958/u_command/w_next_1_s4/I2</td>
</tr>
<tr>
<td>11.953</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R29C38[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_1_s4/F</td>
</tr>
<tr>
<td>12.646</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[0][B]</td>
<td>u_v9958/u_command/w_next_dx[1]_1_s/I1</td>
</tr>
<tr>
<td>13.216</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C45[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[1]_1_s/COUT</td>
</tr>
<tr>
<td>13.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[1][A]</td>
<td>u_v9958/u_command/w_next_dx[2]_1_s/CIN</td>
</tr>
<tr>
<td>13.251</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[2]_1_s/COUT</td>
</tr>
<tr>
<td>13.251</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[1][B]</td>
<td>u_v9958/u_command/w_next_dx[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.286</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[3]_1_s/COUT</td>
</tr>
<tr>
<td>13.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>u_v9958/u_command/w_next_dx[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[4]_1_s/COUT</td>
</tr>
<tr>
<td>13.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>u_v9958/u_command/w_next_dx[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[5]_1_s/COUT</td>
</tr>
<tr>
<td>13.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][A]</td>
<td>u_v9958/u_command/w_next_dx[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[6]_1_s/COUT</td>
</tr>
<tr>
<td>13.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[0][B]</td>
<td>u_v9958/u_command/w_next_dx[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[0][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[7]_1_s/COUT</td>
</tr>
<tr>
<td>13.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][A]</td>
<td>u_v9958/u_command/w_next_dx[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>u_v9958/u_command/w_next_dx[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.932</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/w_next_dx[9]_1_s/SUM</td>
</tr>
<tr>
<td>13.937</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C46[3][B]</td>
<td>u_v9958/u_command/ff_dy_10_s5/I2</td>
</tr>
<tr>
<td>14.492</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C46[3][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_dy_10_s5/F</td>
</tr>
<tr>
<td>15.139</td>
<td>0.647</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C37[3][A]</td>
<td>u_v9958/u_command/n2082_s12/I3</td>
</tr>
<tr>
<td>15.694</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R31C37[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s12/F</td>
</tr>
<tr>
<td>16.243</td>
<td>0.549</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[3][A]</td>
<td>u_v9958/u_command/n2082_s5/I1</td>
</tr>
<tr>
<td>16.614</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R32C45[3][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/n2082_s5/F</td>
</tr>
<tr>
<td>16.641</td>
<td>0.026</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C45[1][A]</td>
<td>u_v9958/u_command/ff_ny_10_s5/I0</td>
</tr>
<tr>
<td>17.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R32C45[1][A]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_10_s5/F</td>
</tr>
<tr>
<td>17.832</td>
<td>0.738</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C42[1][B]</td>
<td>u_v9958/u_command/ff_ny_10_s4/I0</td>
</tr>
<tr>
<td>18.402</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R33C42[1][B]</td>
<td style=" background: #97FFFF;">u_v9958/u_command/ff_ny_10_s4/F</td>
</tr>
<tr>
<td>18.946</td>
<td>0.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_command/ff_ny_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C41[2][B]</td>
<td>u_v9958/u_command/ff_ny_10_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C41[2][B]</td>
<td>u_v9958/u_command/ff_ny_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.169, 41.174%; route: 7.154, 56.978%; tC2Q: 0.232, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C35[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0/CLK</td>
</tr>
<tr>
<td>5.832</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C35[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_3_s0/Q</td>
</tr>
<tr>
<td>5.959</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C33[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_5_s0/Q</td>
</tr>
<tr>
<td>6.083</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_0_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C32[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_0_s0/Q</td>
</tr>
<tr>
<td>6.083</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C47[1][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C47[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0/Q</td>
</tr>
<tr>
<td>5.958</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s/CLKA</td>
</tr>
<tr>
<td>5.749</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.126, 38.352%; tC2Q: 0.202, 61.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[2][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0/CLK</td>
</tr>
<tr>
<td>5.832</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R29C39[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0/Q</td>
</tr>
<tr>
<td>5.960</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/ADA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.749</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.990%; tC2Q: 0.201, 61.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C31[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_7_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C31[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_7_s0/Q</td>
</tr>
<tr>
<td>6.094</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C35[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_7_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R49C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_7_s0/Q</td>
</tr>
<tr>
<td>6.094</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_4_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_4_s0/Q</td>
</tr>
<tr>
<td>6.094</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.105</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C36[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R50C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_5_s0/Q</td>
</tr>
<tr>
<td>6.105</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_2_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_2_s0/Q</td>
</tr>
<tr>
<td>6.106</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.106</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C36[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_0_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R50C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_0_s0/Q</td>
</tr>
<tr>
<td>6.106</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.641</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_27_s0/CLK</td>
</tr>
<tr>
<td>5.832</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C14[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_27_s0/Q</td>
</tr>
<tr>
<td>5.953</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s/CLK</td>
</tr>
<tr>
<td>5.641</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C14</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.313</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.641</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_24_s0/CLK</td>
</tr>
<tr>
<td>5.832</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C14[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_24_s0/Q</td>
</tr>
<tr>
<td>5.953</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C14</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C14</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s/CLK</td>
</tr>
<tr>
<td>5.641</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C14</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.641</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_28_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C14[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_28_s0/Q</td>
</tr>
<tr>
<td>5.956</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s/CLK</td>
</tr>
<tr>
<td>5.641</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C14</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.641</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_14_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C12[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_14_s0/Q</td>
</tr>
<tr>
<td>5.956</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C12</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s/CLK</td>
</tr>
<tr>
<td>5.641</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C12</td>
<td>u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_3_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C32[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_3_s0/Q</td>
</tr>
<tr>
<td>6.205</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.372, 64.834%; tC2Q: 0.202, 35.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C31[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_1_s0/Q</td>
</tr>
<tr>
<td>6.205</td>
<td>0.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.372, 64.834%; tC2Q: 0.202, 35.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_palette_num_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_num_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[1][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_8_s1/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R47C30[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_8_s1/Q</td>
</tr>
<tr>
<td>5.967</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_num_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_7_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C30[0][A]</td>
<td>u_v9958/u_color_palette/ff_palette_num_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 39.975%; tC2Q: 0.202, 60.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C31[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_6_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C31[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_6_s0/Q</td>
</tr>
<tr>
<td>6.215</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C45[2][B]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C45[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.749</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.471%; tC2Q: 0.202, 44.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.749</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C45[1][A]</td>
<td>u_v9958/u_video_out/u_double_buffer/ff_address_odd_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R44C45[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/ff_address_odd_1_s0/Q</td>
</tr>
<tr>
<td>6.084</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.749</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.471%; tC2Q: 0.202, 44.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.641</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[2][A]</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s2/CLK</td>
</tr>
<tr>
<td>5.832</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R34C25[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s2/Q</td>
</tr>
<tr>
<td>5.976</td>
<td>0.145</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C25</td>
<td style=" font-weight:bold;">u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53/CLK</td>
</tr>
<tr>
<td>5.641</td>
<td>0.010</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C25</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.145, 41.881%; tC2Q: 0.201, 58.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C35[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R47C35[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_3_s0/Q</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.503%; tC2Q: 0.202, 34.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_4_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C32[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_4_s0/Q</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_color_palette/ff_vdp_g_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C32[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_2_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R48C32[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_2_s0/Q</td>
</tr>
<tr>
<td>6.216</td>
<td>0.384</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.880</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.384, 65.506%; tC2Q: 0.202, 34.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.971</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.970</td>
<td>13.970</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.970</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.090</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.204</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>18.169</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>18.016</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.239%; route: 4.151, 84.063%; tC2Q: 0.232, 4.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.971</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.970</td>
<td>13.970</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.970</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.090</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.204</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>18.169</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>18.016</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.239%; route: 4.151, 84.063%; tC2Q: 0.232, 4.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.971</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.970</td>
<td>13.970</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.970</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.090</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.204</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>18.169</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>18.016</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.239%; route: 4.151, 84.063%; tC2Q: 0.232, 4.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.016</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.971</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.970</td>
<td>13.970</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.970</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>18.090</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.204</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>18.169</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>18.016</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.157</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.239%; route: 4.151, 84.063%; tC2Q: 0.232, 4.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>8.447</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>11.329</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.448</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.568</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>6.533</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>6.382</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.239%; route: 4.151, 84.063%; tC2Q: 0.232, 4.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>8.447</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>11.329</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.448</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.568</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>6.533</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>6.382</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.239%; route: 4.151, 84.063%; tC2Q: 0.232, 4.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>8.447</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>11.329</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.448</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.568</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>6.533</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>6.382</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.239%; route: 4.151, 84.063%; tC2Q: 0.232, 4.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.947</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.391</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>6.623</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>8.447</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>9.002</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>11.329</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.328</td>
<td>2.328</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.328</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.448</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R[1]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.568</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>6.533</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>6.382</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.151</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.328</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.239%; route: 4.151, 84.063%; tC2Q: 0.232, 4.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.587</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.971</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB40[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>27.587</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB40[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.239%; route: 4.151, 84.063%; tC2Q: 0.232, 4.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.587</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.971</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>27.587</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.239%; route: 4.151, 84.063%; tC2Q: 0.232, 4.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.587</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.971</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>27.587</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.239%; route: 4.151, 84.063%; tC2Q: 0.232, 4.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.587</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.971</td>
<td>2.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>27.587</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[A]</td>
<td>u_dvi/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.239%; route: 4.151, 84.063%; tC2Q: 0.232, 4.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.979</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0/CLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
<tr>
<td>27.705</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C47[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.221%; route: 4.159, 84.088%; tC2Q: 0.232, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.979</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0/CLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
<tr>
<td>27.705</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C47[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.221%; route: 4.159, 84.088%; tC2Q: 0.232, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.979</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0/CLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
<tr>
<td>27.705</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C47[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.221%; route: 4.159, 84.088%; tC2Q: 0.232, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.979</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0/CLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
<tr>
<td>27.705</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C47[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.221%; route: 4.159, 84.088%; tC2Q: 0.232, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.979</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C47[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C47[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0/CLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
<tr>
<td>27.705</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C47[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_b/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.221%; route: 4.159, 84.088%; tC2Q: 0.232, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.979</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C47[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C47[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0/CLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
<tr>
<td>27.705</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C47[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.221%; route: 4.159, 84.088%; tC2Q: 0.232, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.979</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C47[1][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C47[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0/CLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
<tr>
<td>27.705</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C47[1][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.221%; route: 4.159, 84.088%; tC2Q: 0.232, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.979</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C47[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C47[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0/CLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
<tr>
<td>27.705</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C47[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.221%; route: 4.159, 84.088%; tC2Q: 0.232, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.979</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C47[0][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C47[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0/CLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
<tr>
<td>27.705</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C47[0][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.221%; route: 4.159, 84.088%; tC2Q: 0.232, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.979</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[0][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C47[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0/CLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
<tr>
<td>27.705</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C47[0][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.221%; route: 4.159, 84.088%; tC2Q: 0.232, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.979</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[2][A]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C47[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0/CLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
<tr>
<td>27.705</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C47[2][A]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.221%; route: 4.159, 84.088%; tC2Q: 0.232, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.979</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C47[1][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C47[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0/CLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
<tr>
<td>27.705</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C47[1][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.221%; route: 4.159, 84.088%; tC2Q: 0.232, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.705</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>18.265</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>20.089</td>
<td>1.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>20.644</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>22.979</td>
<td>2.335</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C49[2][B]</td>
<td style=" font-weight:bold;">u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>23.284</td>
<td>23.284</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.503</td>
<td>2.219</td>
<td>tCL</td>
<td>RR</td>
<td>77</td>
<td>RIGHTSIDE[0]</td>
<td>u_clkdiv/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>27.775</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C49[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0/CLK</td>
</tr>
<tr>
<td>27.740</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
<tr>
<td>27.705</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C49[2][B]</td>
<td>u_dvi/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.900</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.555, 11.221%; route: 4.159, 84.088%; tC2Q: 0.232, 4.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_active_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C43[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_active_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C43[2][A]</td>
<td>u_v9958/u_video_out/ff_active_s5/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C43[2][A]</td>
<td>u_v9958/u_video_out/ff_active_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_h_en_s9</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_h_en_s9/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C45[2][A]</td>
<td>u_v9958/u_video_out/ff_h_en_s9/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C45[2][A]</td>
<td>u_v9958/u_video_out/ff_h_en_s9</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_hs_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C43[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_hs_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C43[1][A]</td>
<td>u_v9958/u_video_out/ff_hs_s1/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C43[1][A]</td>
<td>u_v9958/u_video_out/ff_hs_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_x_position_r_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_x_position_r_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C42[0][A]</td>
<td>u_v9958/u_video_out/ff_x_position_r_6_s1/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C42[0][A]</td>
<td>u_v9958/u_video_out/ff_x_position_r_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_x_position_r_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_x_position_r_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C44[2][B]</td>
<td>u_v9958/u_video_out/ff_x_position_r_7_s1/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C44[2][B]</td>
<td>u_v9958/u_video_out/ff_x_position_r_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_vs_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C43[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_vs_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C43[0][A]</td>
<td>u_v9958/u_video_out/ff_vs_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C43[0][A]</td>
<td>u_v9958/u_video_out/ff_vs_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_video_out/ff_v_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_video_out/ff_v_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C44[2][A]</td>
<td>u_v9958/u_video_out/ff_v_en_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C44[2][A]</td>
<td>u_v9958/u_video_out/ff_v_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C34[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C34[0][A]</td>
<td>u_v9958/u_color_palette/ff_display_color_1_s1/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C34[0][A]</td>
<td>u_v9958/u_color_palette/ff_display_color_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C32[1][A]</td>
<td>u_v9958/u_color_palette/ff_display_color_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C32[1][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C32[1][B]</td>
<td>u_v9958/u_color_palette/ff_display_color_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C36[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C36[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_0_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C36[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C35[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C35[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C35[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C35[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C35[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C35[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C36[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_4_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C36[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C36[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C36[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C36[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C35[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_6_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C35[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C35[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_b_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C35[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_7_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C35[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C33[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_g_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C33[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C33[0][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_g_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_1_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C33[0][B]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_vdp_r_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C33[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_vdp_r_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C33[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_3_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C33[2][A]</td>
<td>u_v9958/u_color_palette/ff_vdp_r_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_display_color256_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C33[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_display_color256_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C33[2][A]</td>
<td>u_v9958/u_color_palette/ff_display_color256_1_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C33[2][A]</td>
<td>u_v9958/u_color_palette/ff_display_color256_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_b_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[2][B]</td>
<td>u_v9958/u_color_palette/ff_palette_b_3_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C29[2][B]</td>
<td>u_v9958/u_color_palette/ff_palette_b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_color_palette/ff_palette_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_color_palette/ff_palette_r_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C29[2][A]</td>
<td>u_v9958/u_color_palette/ff_palette_r_4_s0/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R45C29[2][A]</td>
<td>u_v9958/u_color_palette/ff_palette_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_vram_interface/ff_vram_rdata_sel_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][B]</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_0_s1/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C44[2][B]</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.642</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>ff_reset_n2_1_s0/CLK</td>
</tr>
<tr>
<td>5.833</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>20</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">ff_reset_n2_1_s0/Q</td>
</tr>
<tr>
<td>6.878</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_dvi/rgb2dvi_inst/n36_s2/I0</td>
</tr>
<tr>
<td>7.269</td>
<td>0.391</td>
<td>tINS</td>
<td>RR</td>
<td>3177</td>
<td>R6C9[1][A]</td>
<td style=" background: #97FFFF;">u_dvi/rgb2dvi_inst/n36_s2/F</td>
</tr>
<tr>
<td>8.726</td>
<td>1.457</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_vram_interface/ff_vram_rdata_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.119</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>3810</td>
<td>PLL_L[1]</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.631</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C44[2][A]</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_1_s1/CLK</td>
</tr>
<tr>
<td>5.642</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C44[2][A]</td>
<td>u_v9958/u_vram_interface/ff_vram_rdata_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.391, 12.631%; route: 2.503, 80.843%; tC2Q: 0.202, 6.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ff_reset_n1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_n1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_n1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>ff_reset_n0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_reset_n0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_reset_n0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_slot_data_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_slot_data_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_slot_data_6_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_slot_address_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_slot_address_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_slot_address_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/ff_rdata_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/ff_rdata_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/ff_rdata_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_msx_slot/u_addr_6/ff_pre_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_msx_slot/u_addr_6/ff_pre_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_msx_slot/u_addr_6/ff_pre_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9958/u_cpu_interface/ff_color_table_base_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_cpu_interface/ff_color_table_base_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_cpu_interface/ff_color_table_base_15_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9958/u_cpu_interface/ff_palette_g_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_cpu_interface/ff_palette_g_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_cpu_interface/ff_palette_g_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pattern1_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pattern1_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_timing_control/u_screen_mode/ff_pattern1_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pattern5_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pattern5_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll2/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll2/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pattern5_18_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3810</td>
<td>clk85m</td>
<td>-4.955</td>
<td>2.645</td>
</tr>
<tr>
<td>3177</td>
<td>n36_6</td>
<td>-4.955</td>
<td>2.335</td>
</tr>
<tr>
<td>512</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3[0]</td>
<td>2.051</td>
<td>2.895</td>
</tr>
<tr>
<td>259</td>
<td>u_v9958/reg_sprite_mode3</td>
<td>5.336</td>
<td>1.745</td>
</tr>
<tr>
<td>256</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3[1]</td>
<td>3.703</td>
<td>1.873</td>
</tr>
<tr>
<td>215</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane[0]</td>
<td>2.830</td>
<td>1.876</td>
</tr>
<tr>
<td>179</td>
<td>u_v9958/u_command/ff_start</td>
<td>5.327</td>
<td>1.596</td>
</tr>
<tr>
<td>160</td>
<td>u_v9958/u_command/u_cache/ff_priority[0]</td>
<td>4.572</td>
<td>1.973</td>
</tr>
<tr>
<td>128</td>
<td>u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_current_plane3[2]</td>
<td>2.653</td>
<td>2.911</td>
</tr>
<tr>
<td>128</td>
<td>u_v9958/u_command/ff_cache_vram_address[0]</td>
<td>4.642</td>
<td>2.309</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C36</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C37</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C46</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R20C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C5</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
