Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 18 11:38:26 2024
| Host         : L running 64-bit major release  (build 9200)
| Command      : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
| Design       : system_wrapper
| Device       : xczu2cgsfvc784-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 33511 |     0 |     47232 | 70.95 |
|   LUT as Logic             | 30349 |     0 |     47232 | 64.26 |
|   LUT as Memory            |  3162 |     0 |     28800 | 10.98 |
|     LUT as Distributed RAM |  2238 |     0 |           |       |
|     LUT as Shift Register  |   924 |     0 |           |       |
| CLB Registers              | 39039 |     0 |     94464 | 41.33 |
|   Register as Flip Flop    | 39039 |     0 |     94464 | 41.33 |
|   Register as Latch        |     0 |     0 |     94464 |  0.00 |
| CARRY8                     |   879 |     0 |      8820 |  9.97 |
| F7 Muxes                   |   288 |     0 |     35280 |  0.82 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 1117  |          Yes |           - |        Reset |
| 849   |          Yes |         Set |            - |
| 37073 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  7306 |     0 |      8820 | 82.83 |
|   CLBL                                     |  4268 |     0 |           |       |
|   CLBM                                     |  3038 |     0 |           |       |
| LUT as Logic                               | 30349 |     0 |     47232 | 64.26 |
|   using O5 output only                     |   821 |       |           |       |
|   using O6 output only                     | 20543 |       |           |       |
|   using O5 and O6                          |  8985 |       |           |       |
| LUT as Memory                              |  3162 |     0 |     28800 | 10.98 |
|   LUT as Distributed RAM                   |  2238 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    14 |       |           |       |
|     using O5 and O6                        |  2224 |       |           |       |
|   LUT as Shift Register                    |   924 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   428 |       |           |       |
|     using O5 and O6                        |   496 |       |           |       |
| CLB Registers                              | 39039 |     0 |     94464 | 41.33 |
|   Register driven from within the CLB      | 20534 |       |           |       |
|   Register driven from outside the CLB     | 18505 |       |           |       |
|     LUT in front of the register is unused | 13163 |       |           |       |
|     LUT in front of the register is used   |  5342 |       |           |       |
| Unique Control Sets                        |  1614 |       |     17640 |  9.15 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 61.5 |     0 |       150 | 41.00 |
|   RAMB36/FIFO*    |   57 |     0 |       150 | 38.00 |
|     FIFO36E2 only |    9 |       |           |       |
|     RAMB36E2 only |   48 |       |           |       |
|   RAMB18          |    9 |     0 |       300 |  3.00 |
|     RAMB18E2 only |    9 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   23 |     0 |       240 |  9.58 |
|   DSP48E2 only |   23 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   45 |    45 |       252 | 17.86 |
| HPIOB_M          |    0 |     0 |        72 |  0.00 |
| HPIOB_S          |    0 |     0 |        72 |  0.00 |
| HDIOB_M          |   22 |    22 |        48 | 45.83 |
|   INPUT          |   16 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    3 |       |           |       |
| HDIOB_S          |   23 |    23 |        48 | 47.92 |
|   INPUT          |   17 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    3 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    6 |     0 |       196 |  3.06 |
|   BUFGCE             |    4 |     0 |        88 |  4.55 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    2 |     0 |        72 |  2.78 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |         3 | 33.33 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 37073 |            Register |
| LUT3       |  9499 |                 CLB |
| LUT6       |  9466 |                 CLB |
| LUT4       |  7977 |                 CLB |
| LUT5       |  7483 |                 CLB |
| LUT2       |  4030 |                 CLB |
| RAMD32     |  3794 |                 CLB |
| SRL16E     |  1369 |                 CLB |
| FDCE       |  1117 |            Register |
| LUT1       |   879 |                 CLB |
| CARRY8     |   879 |                 CLB |
| FDSE       |   849 |            Register |
| RAMS32     |   668 |                 CLB |
| MUXF7      |   288 |                 CLB |
| SRLC32E    |    51 |                 CLB |
| RAMB36E2   |    48 |            BLOCKRAM |
| INBUF      |    39 |                 I/O |
| IBUFCTRL   |    39 |              Others |
| DSP48E2    |    23 |          Arithmetic |
| RAMB18E2   |     9 |            BLOCKRAM |
| FIFO36E2   |     9 |            BLOCKRAM |
| OBUFT      |     6 |                 I/O |
| OBUF       |     6 |                 I/O |
| BUFGCE     |     4 |               Clock |
| BUFG_PS    |     2 |               Clock |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


