Fitter report for fractal
Wed Jun 24 06:36:48 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Output Pin Default Load For Reported TCO
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Interconnect Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing
 38. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Wed Jun 24 06:36:48 2015        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; fractal                                      ;
; Top-level Entity Name              ; fractal                                      ;
; Family                             ; Cyclone II                                   ;
; Device                             ; EP2C20F484C7                                 ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 3,706 / 18,752 ( 20 % )                      ;
;     Total combinational functions  ; 3,685 / 18,752 ( 20 % )                      ;
;     Dedicated logic registers      ; 374 / 18,752 ( 2 % )                         ;
; Total registers                    ; 374                                          ;
; Total pins                         ; 70 / 315 ( 22 % )                            ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 73,728 / 239,616 ( 31 % )                    ;
; Embedded Multiplier 9-bit elements ; 24 / 52 ( 46 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                               ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C20F484C7                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                              ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; On                             ; On                             ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Stop After Congestion Map Generation                                       ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                          ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
; Use Best Effort Settings for Compilation                                   ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                              ;
+-------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------+------------------+-----------------------+
; Node                                ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                 ; Destination Port ; Destination Port Name ;
+-------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------+------------------+-----------------------+
; mandelbrot:math|x[-1]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[-1]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-1]~_Duplicate_1                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-1]~_Duplicate_2                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-1]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[-1]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-1]~_Duplicate_3                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-1]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-1]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-1]~_Duplicate_4                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-1]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-1]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-1]~_Duplicate_5                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-1]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-2]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[-2]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-2]~_Duplicate_1                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-2]~_Duplicate_2                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-2]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[-2]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-2]~_Duplicate_3                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-2]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-2]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-2]~_Duplicate_4                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-2]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-2]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-2]~_Duplicate_5                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-2]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-3]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[-3]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-3]~_Duplicate_1                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-3]~_Duplicate_2                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[-3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-3]~_Duplicate_3                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-3]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-3]~_Duplicate_4                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-3]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-3]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-3]~_Duplicate_5                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-3]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-4]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[-4]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-4]~_Duplicate_1                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-4]~_Duplicate_2                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-4]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[-4]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-4]~_Duplicate_3                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-4]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-4]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-4]~_Duplicate_4                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-4]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-4]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-4]~_Duplicate_5                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-4]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-5]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[-5]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-5]~_Duplicate_1                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-5]~_Duplicate_2                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-5]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[-5]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-5]~_Duplicate_3                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-5]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-5]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-5]~_Duplicate_4                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-5]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-5]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-5]~_Duplicate_5                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-5]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-6]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[-6]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-6]~_Duplicate_1                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-6]~_Duplicate_2                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-6]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[-6]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-6]~_Duplicate_3                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-6]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-6]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-6]~_Duplicate_4                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-6]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-6]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-6]~_Duplicate_5                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-6]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-7]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[-7]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-7]~_Duplicate_1                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-7]~_Duplicate_2                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-7]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[-7]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-7]~_Duplicate_3                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-7]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-7]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-7]~_Duplicate_4                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-7]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-7]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-7]~_Duplicate_5                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-7]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-8]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[-8]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-8]~_Duplicate_1                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-8]~_Duplicate_2                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-8]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[-8]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-8]~_Duplicate_3                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-8]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-8]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-8]~_Duplicate_4                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-8]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-8]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-8]~_Duplicate_5                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-8]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-9]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[-9]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-9]~_Duplicate_1                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-9]~_Duplicate_2                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-9]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[-9]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-9]~_Duplicate_3                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-9]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-9]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-9]~_Duplicate_4                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-9]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-9]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-9]~_Duplicate_5                               ; REGOUT           ;                       ;
; mandelbrot:math|x[-9]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-10]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[-10]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-10]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-10]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-10]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[-10]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-10]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-10]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-10]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-10]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-10]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-10]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-10]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-10]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-11]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[-11]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-11]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-11]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-11]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[-11]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-11]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-11]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-11]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-11]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-11]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-11]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-11]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-11]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-12]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[-12]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-12]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-12]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-12]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[-12]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-12]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-12]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-12]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-12]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-12]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-12]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-12]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-12]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-13]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[-13]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-13]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-13]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-13]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[-13]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-13]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-13]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-13]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-13]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-13]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-13]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-13]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-13]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-14]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[-14]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-14]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-14]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-14]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[-14]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-14]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-14]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-14]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-14]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-14]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[-14]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-14]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-14]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[-15]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-15]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-15]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-15]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-15]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-15]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-15]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-15]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-15]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-15]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-15]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-15]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-15]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-15]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-16]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-16]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-16]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-16]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-16]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-16]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-16]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-16]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-16]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-16]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-16]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-16]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-16]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-16]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-17]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-17]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-17]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-17]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-17]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-17]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-17]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-17]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-17]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-17]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-17]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-17]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-17]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-17]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-18]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-18]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-18]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-18]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-18]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-18]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-18]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-18]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-18]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-18]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-18]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-18]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-18]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-18]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-18]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-18]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-19]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-19]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-19]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-19]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-19]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-19]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-19]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-19]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-19]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-19]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-19]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-19]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-19]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-19]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-19]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-19]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-20]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-20]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-20]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-20]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-20]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-20]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-20]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-20]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-20]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-20]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-20]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-20]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-20]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-20]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-20]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-20]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-21]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-21]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-21]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-21]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-21]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-21]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-21]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-21]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-21]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-21]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-21]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-21]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-21]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-21]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-21]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-21]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-22]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-22]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-22]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-22]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-22]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-22]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-22]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-22]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-22]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-22]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-22]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-22]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-22]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-22]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-22]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-22]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-23]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-23]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-23]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-23]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-23]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-23]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-23]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-23]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-23]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-23]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-23]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-23]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-23]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-23]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-23]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-23]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-24]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-24]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-24]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-24]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-24]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-24]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-24]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-24]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-24]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-24]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-24]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-24]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-24]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-24]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-24]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-24]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-25]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-25]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-25]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-25]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-25]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-25]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-25]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-25]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-25]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-25]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-25]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-25]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-25]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-25]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-25]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-25]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-26]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-26]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-26]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-26]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-26]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-26]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-26]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-26]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-26]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-26]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-26]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-26]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-26]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-26]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-26]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-26]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-27]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-27]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-27]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-27]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-27]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-27]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-27]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-27]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-27]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-27]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-27]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-27]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-27]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-27]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-27]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-27]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-28]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-28]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-28]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-28]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-28]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-28]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-28]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-28]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-28]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-28]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-28]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-28]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-28]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-28]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-28]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-28]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-29]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-29]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-29]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-29]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-29]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-29]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-29]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-29]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-29]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-29]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-29]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-29]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-29]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-29]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-29]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-29]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-30]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-30]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-30]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-30]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-30]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-30]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-30]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-30]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-30]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-30]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-30]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-30]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-30]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-30]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-30]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-30]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-31]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-31]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-31]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-31]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-31]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-31]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-31]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-31]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-31]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-31]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-31]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-31]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-31]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-31]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-31]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-31]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-32]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAB            ;                       ;
; mandelbrot:math|x[-32]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-32]~_Duplicate_1                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-32]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-32]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-32]~_Duplicate_2                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-32]~_Duplicate_2 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAB            ;                       ;
; mandelbrot:math|x[-32]~_Duplicate_2 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-32]~_Duplicate_3                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-32]~_Duplicate_3 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-32]~_Duplicate_3 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-32]~_Duplicate_4                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-32]~_Duplicate_4 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ; DATAA            ;                       ;
; mandelbrot:math|x[-32]~_Duplicate_4 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-32]~_Duplicate_5                              ; REGOUT           ;                       ;
; mandelbrot:math|x[-32]~_Duplicate_5 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ; DATAA            ;                       ;
; mandelbrot:math|x[-32]~_Duplicate_5 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[-32]~_Duplicate_6                              ; REGOUT           ;                       ;
; mandelbrot:math|x[0]                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[0]                ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[0]~_Duplicate_1                                ; REGOUT           ;                       ;
; mandelbrot:math|x[0]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[0]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[0]~_Duplicate_2                                ; REGOUT           ;                       ;
; mandelbrot:math|x[0]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[0]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[0]~_Duplicate_3                                ; REGOUT           ;                       ;
; mandelbrot:math|x[0]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[0]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[0]~_Duplicate_4                                ; REGOUT           ;                       ;
; mandelbrot:math|x[0]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[0]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[0]~_Duplicate_5                                ; REGOUT           ;                       ;
; mandelbrot:math|x[0]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[1]                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[1]                ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[1]~_Duplicate_1                                ; REGOUT           ;                       ;
; mandelbrot:math|x[1]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[1]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[1]~_Duplicate_2                                ; REGOUT           ;                       ;
; mandelbrot:math|x[1]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[1]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[1]~_Duplicate_3                                ; REGOUT           ;                       ;
; mandelbrot:math|x[1]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[1]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[1]~_Duplicate_4                                ; REGOUT           ;                       ;
; mandelbrot:math|x[1]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[1]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[1]~_Duplicate_5                                ; REGOUT           ;                       ;
; mandelbrot:math|x[1]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[2]                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[2]                ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[2]~_Duplicate_1                                ; REGOUT           ;                       ;
; mandelbrot:math|x[2]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[2]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[2]~_Duplicate_2                                ; REGOUT           ;                       ;
; mandelbrot:math|x[2]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[2]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[2]~_Duplicate_3                                ; REGOUT           ;                       ;
; mandelbrot:math|x[2]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[2]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[2]~_Duplicate_4                                ; REGOUT           ;                       ;
; mandelbrot:math|x[2]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[2]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[2]~_Duplicate_5                                ; REGOUT           ;                       ;
; mandelbrot:math|x[2]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[3]                ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ; DATAB            ;                       ;
; mandelbrot:math|x[3]                ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[3]~_Duplicate_1                                ; REGOUT           ;                       ;
; mandelbrot:math|x[3]~_Duplicate_1   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[3]~_Duplicate_1   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[3]~_Duplicate_2                                ; REGOUT           ;                       ;
; mandelbrot:math|x[3]~_Duplicate_2   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAB            ;                       ;
; mandelbrot:math|x[3]~_Duplicate_2   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[3]~_Duplicate_3                                ; REGOUT           ;                       ;
; mandelbrot:math|x[3]~_Duplicate_3   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
; mandelbrot:math|x[3]~_Duplicate_3   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[3]~_Duplicate_4                                ; REGOUT           ;                       ;
; mandelbrot:math|x[3]~_Duplicate_4   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ; DATAA            ;                       ;
; mandelbrot:math|x[3]~_Duplicate_4   ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|x[3]~_Duplicate_5                                ; REGOUT           ;                       ;
; mandelbrot:math|x[3]~_Duplicate_5   ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ; DATAA            ;                       ;
+-------------------------------------+-----------------+------------------+---------------------+-----------+----------------+------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                           ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; Name         ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+--------------+----------------+--------------+---------------+---------------+----------------+
; Location     ;                ;              ; AUD_ADCDAT    ; PIN_B6        ; QSF Assignment ;
; Location     ;                ;              ; AUD_ADCLRCK   ; PIN_A6        ; QSF Assignment ;
; Location     ;                ;              ; AUD_BCLK      ; PIN_A4        ; QSF Assignment ;
; Location     ;                ;              ; AUD_DACDAT    ; PIN_B5        ; QSF Assignment ;
; Location     ;                ;              ; AUD_DACLRCK   ; PIN_A5        ; QSF Assignment ;
; Location     ;                ;              ; AUD_XCK       ; PIN_B4        ; QSF Assignment ;
; Location     ;                ;              ; CLOCK_24[0]   ; PIN_B12       ; QSF Assignment ;
; Location     ;                ;              ; CLOCK_24[1]   ; PIN_A12       ; QSF Assignment ;
; Location     ;                ;              ; CLOCK_27[0]   ; PIN_D12       ; QSF Assignment ;
; Location     ;                ;              ; CLOCK_27[1]   ; PIN_E12       ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[0]  ; PIN_W4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[10] ; PIN_W3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[11] ; PIN_N6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[1]  ; PIN_W5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[2]  ; PIN_Y3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[3]  ; PIN_Y4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[4]  ; PIN_R6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[5]  ; PIN_R5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[6]  ; PIN_P6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[7]  ; PIN_P5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[8]  ; PIN_P3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_ADDR[9]  ; PIN_N4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA_0     ; PIN_U3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_BA_1     ; PIN_V4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CAS_N    ; PIN_T3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CKE      ; PIN_N3        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CLK      ; PIN_U4        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_CS_N     ; PIN_T6        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[0]    ; PIN_U1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[10]   ; PIN_P1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[11]   ; PIN_P2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[12]   ; PIN_R1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[13]   ; PIN_R2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[14]   ; PIN_T1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[15]   ; PIN_T2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[1]    ; PIN_U2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[2]    ; PIN_V1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[3]    ; PIN_V2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[4]    ; PIN_W1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[5]    ; PIN_W2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[6]    ; PIN_Y1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[7]    ; PIN_Y2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[8]    ; PIN_N1        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_DQ[9]    ; PIN_N2        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_LDQM     ; PIN_R7        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_RAS_N    ; PIN_T5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_UDQM     ; PIN_M5        ; QSF Assignment ;
; Location     ;                ;              ; DRAM_WE_N     ; PIN_R8        ; QSF Assignment ;
; Location     ;                ;              ; EXT_CLOCK     ; PIN_M21       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[0]    ; PIN_AB20      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[10]   ; PIN_R12       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[11]   ; PIN_T12       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[12]   ; PIN_AB14      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[13]   ; PIN_AA13      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[14]   ; PIN_AB13      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[15]   ; PIN_AA12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[16]   ; PIN_AB12      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[17]   ; PIN_AA20      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[18]   ; PIN_U14       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[19]   ; PIN_V14       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[1]    ; PIN_AA14      ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[20]   ; PIN_U13       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[21]   ; PIN_R13       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[2]    ; PIN_Y16       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[3]    ; PIN_R15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[4]    ; PIN_T15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[5]    ; PIN_U15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[6]    ; PIN_V15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[7]    ; PIN_W15       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[8]    ; PIN_R14       ; QSF Assignment ;
; Location     ;                ;              ; FL_ADDR[9]    ; PIN_Y13       ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[0]      ; PIN_AB16      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[1]      ; PIN_AA16      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[2]      ; PIN_AB17      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[3]      ; PIN_AA17      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[4]      ; PIN_AB18      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[5]      ; PIN_AA18      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[6]      ; PIN_AB19      ; QSF Assignment ;
; Location     ;                ;              ; FL_DQ[7]      ; PIN_AA19      ; QSF Assignment ;
; Location     ;                ;              ; FL_OE_N       ; PIN_AA15      ; QSF Assignment ;
; Location     ;                ;              ; FL_RST_N      ; PIN_W14       ; QSF Assignment ;
; Location     ;                ;              ; FL_WE_N       ; PIN_Y14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[0]     ; PIN_A13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[10]    ; PIN_A18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[11]    ; PIN_B18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[12]    ; PIN_A19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[13]    ; PIN_B19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[14]    ; PIN_A20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[15]    ; PIN_B20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[16]    ; PIN_C21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[17]    ; PIN_C22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[18]    ; PIN_D21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[19]    ; PIN_D22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[1]     ; PIN_B13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[20]    ; PIN_E21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[21]    ; PIN_E22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[22]    ; PIN_F21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[23]    ; PIN_F22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[24]    ; PIN_G21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[25]    ; PIN_G22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[26]    ; PIN_J21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[27]    ; PIN_J22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[28]    ; PIN_K21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[29]    ; PIN_K22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[2]     ; PIN_A14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[30]    ; PIN_J19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[31]    ; PIN_J20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[32]    ; PIN_J18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[33]    ; PIN_K20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[34]    ; PIN_L19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[35]    ; PIN_L18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[3]     ; PIN_B14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[4]     ; PIN_A15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[5]     ; PIN_B15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[6]     ; PIN_A16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[7]     ; PIN_B16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[8]     ; PIN_A17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_0[9]     ; PIN_B17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[0]     ; PIN_H12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[10]    ; PIN_C14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[11]    ; PIN_D14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[12]    ; PIN_D15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[13]    ; PIN_D16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[14]    ; PIN_C17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[15]    ; PIN_C18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[16]    ; PIN_C19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[17]    ; PIN_C20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[18]    ; PIN_D19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[19]    ; PIN_D20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[1]     ; PIN_H13       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[20]    ; PIN_E20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[21]    ; PIN_F20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[22]    ; PIN_E19       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[23]    ; PIN_E18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[24]    ; PIN_G20       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[25]    ; PIN_G18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[26]    ; PIN_G17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[27]    ; PIN_H17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[28]    ; PIN_J15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[29]    ; PIN_H18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[2]     ; PIN_H14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[30]    ; PIN_N22       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[31]    ; PIN_N21       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[32]    ; PIN_P15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[33]    ; PIN_N15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[34]    ; PIN_P17       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[35]    ; PIN_P18       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[3]     ; PIN_G15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[4]     ; PIN_E14       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[5]     ; PIN_E15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[6]     ; PIN_F15       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[7]     ; PIN_G16       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[8]     ; PIN_F12       ; QSF Assignment ;
; Location     ;                ;              ; GPIO_1[9]     ; PIN_F13       ; QSF Assignment ;
; Location     ;                ;              ; HEX2[0]       ; PIN_G5        ; QSF Assignment ;
; Location     ;                ;              ; HEX2[1]       ; PIN_G6        ; QSF Assignment ;
; Location     ;                ;              ; HEX2[2]       ; PIN_C2        ; QSF Assignment ;
; Location     ;                ;              ; HEX2[3]       ; PIN_C1        ; QSF Assignment ;
; Location     ;                ;              ; HEX2[4]       ; PIN_E3        ; QSF Assignment ;
; Location     ;                ;              ; HEX2[5]       ; PIN_E4        ; QSF Assignment ;
; Location     ;                ;              ; HEX2[6]       ; PIN_D3        ; QSF Assignment ;
; Location     ;                ;              ; HEX3[0]       ; PIN_F4        ; QSF Assignment ;
; Location     ;                ;              ; HEX3[1]       ; PIN_D5        ; QSF Assignment ;
; Location     ;                ;              ; HEX3[2]       ; PIN_D6        ; QSF Assignment ;
; Location     ;                ;              ; HEX3[3]       ; PIN_J4        ; QSF Assignment ;
; Location     ;                ;              ; HEX3[4]       ; PIN_L8        ; QSF Assignment ;
; Location     ;                ;              ; HEX3[5]       ; PIN_F3        ; QSF Assignment ;
; Location     ;                ;              ; HEX3[6]       ; PIN_D4        ; QSF Assignment ;
; Location     ;                ;              ; I2C_SCLK      ; PIN_A3        ; QSF Assignment ;
; Location     ;                ;              ; I2C_SDAT      ; PIN_B3        ; QSF Assignment ;
; Location     ;                ;              ; LEDG[0]       ; PIN_U22       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[1]       ; PIN_U21       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[2]       ; PIN_V22       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[3]       ; PIN_V21       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[4]       ; PIN_W22       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[5]       ; PIN_W21       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[6]       ; PIN_Y22       ; QSF Assignment ;
; Location     ;                ;              ; LEDG[7]       ; PIN_Y21       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[0]       ; PIN_R20       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[1]       ; PIN_R19       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[2]       ; PIN_U19       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[3]       ; PIN_Y19       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[4]       ; PIN_T18       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[5]       ; PIN_V19       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[6]       ; PIN_Y18       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[7]       ; PIN_U18       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[8]       ; PIN_R18       ; QSF Assignment ;
; Location     ;                ;              ; LEDR[9]       ; PIN_R17       ; QSF Assignment ;
; Location     ;                ;              ; PS2_CLK       ; PIN_H15       ; QSF Assignment ;
; Location     ;                ;              ; PS2_DAT       ; PIN_J14       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_CE_N     ; PIN_AB5       ; QSF Assignment ;
; Location     ;                ;              ; SRAM_OE_N     ; PIN_T8        ; QSF Assignment ;
; Location     ;                ;              ; SW[0]         ; PIN_L22       ; QSF Assignment ;
; Location     ;                ;              ; SW[1]         ; PIN_L21       ; QSF Assignment ;
; Location     ;                ;              ; SW[2]         ; PIN_M22       ; QSF Assignment ;
; Location     ;                ;              ; SW[3]         ; PIN_V12       ; QSF Assignment ;
; Location     ;                ;              ; SW[4]         ; PIN_W12       ; QSF Assignment ;
; Location     ;                ;              ; SW[5]         ; PIN_U12       ; QSF Assignment ;
; Location     ;                ;              ; SW[6]         ; PIN_U11       ; QSF Assignment ;
; Location     ;                ;              ; SW[7]         ; PIN_M2        ; QSF Assignment ;
; Location     ;                ;              ; SW[8]         ; PIN_M1        ; QSF Assignment ;
; Location     ;                ;              ; SW[9]         ; PIN_L2        ; QSF Assignment ;
; Location     ;                ;              ; TCK           ; PIN_C7        ; QSF Assignment ;
; Location     ;                ;              ; TCS           ; PIN_D8        ; QSF Assignment ;
; Location     ;                ;              ; TDI           ; PIN_E8        ; QSF Assignment ;
; Location     ;                ;              ; TDO           ; PIN_D7        ; QSF Assignment ;
; Location     ;                ;              ; UART_RXD      ; PIN_F14       ; QSF Assignment ;
; Location     ;                ;              ; UART_TXD      ; PIN_G12       ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_ADCDAT    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_ADCLRCK   ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_BCLK      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_DACDAT    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_DACLRCK   ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; AUD_XCK       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; CLOCK_24[0]   ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; CLOCK_24[1]   ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; CLOCK_27[1]   ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; EXT_CLOCK     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[0]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[10]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[11]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[12]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[13]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[14]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[15]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[16]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[17]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[18]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[19]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[1]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[20]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[21]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[22]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[23]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[24]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[25]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[26]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[27]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[28]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[29]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[2]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[30]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[31]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[32]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[33]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[34]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[35]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[3]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[4]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[5]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[6]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[7]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[8]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_0[9]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[0]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[10]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[11]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[12]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[13]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[14]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[15]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[16]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[17]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[18]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[19]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[1]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[20]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[21]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[22]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[23]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[24]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[25]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[26]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[27]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[28]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[29]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[2]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[30]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[31]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[32]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[33]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[34]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[35]    ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[3]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[4]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[5]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[6]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[7]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[8]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; GPIO_1[9]     ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[0]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[1]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[2]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[3]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[4]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[5]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX2[6]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX3[0]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX3[1]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX3[2]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX3[3]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX3[4]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX3[5]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; HEX3[6]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; I2C_SCLK      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; I2C_SDAT      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[0]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[1]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[2]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[3]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[4]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[5]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[6]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDG[7]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[0]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[1]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[2]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[3]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[4]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[5]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[6]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[7]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[8]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; LEDR[9]       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; PS2_CLK       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; PS2_DAT       ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[0]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[1]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[2]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[3]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[4]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[5]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[6]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[7]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[8]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; SW[9]         ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; TCK           ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; TCS           ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; TDI           ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; TDO           ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; UART_RXD      ; LVTTL         ; QSF Assignment ;
; I/O Standard ;                ;              ; UART_TXD      ; LVTTL         ; QSF Assignment ;
+--------------+----------------+--------------+---------------+---------------+----------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 4239 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 4239 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 4239    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/ra138889/Desktop/Desktop/Desktop/Desktop/projeto/fractal.pin.


+----------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                ;
+---------------------------------------------+------------------------------------------------+
; Resource                                    ; Usage                                          ;
+---------------------------------------------+------------------------------------------------+
; Total logic elements                        ; 3,706 / 18,752 ( 20 % )                        ;
;     -- Combinational with no register       ; 3332                                           ;
;     -- Register only                        ; 21                                             ;
;     -- Combinational with a register        ; 353                                            ;
;                                             ;                                                ;
; Logic element usage by number of LUT inputs ;                                                ;
;     -- 4 input functions                    ; 839                                            ;
;     -- 3 input functions                    ; 1156                                           ;
;     -- <=2 input functions                  ; 1690                                           ;
;     -- Register only                        ; 21                                             ;
;                                             ;                                                ;
; Logic elements by mode                      ;                                                ;
;     -- normal mode                          ; 2396                                           ;
;     -- arithmetic mode                      ; 1289                                           ;
;                                             ;                                                ;
; Total registers*                            ; 374 / 19,649 ( 2 % )                           ;
;     -- Dedicated logic registers            ; 374 / 18,752 ( 2 % )                           ;
;     -- I/O registers                        ; 0 / 897 ( 0 % )                                ;
;                                             ;                                                ;
; Total LABs:  partially or completely used   ; 280 / 1,172 ( 24 % )                           ;
; User inserted logic elements                ; 0                                              ;
; Virtual pins                                ; 0                                              ;
; I/O pins                                    ; 70 / 315 ( 22 % )                              ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )                                 ;
; Global signals                              ; 1                                              ;
; M4Ks                                        ; 18 / 52 ( 35 % )                               ;
; Total block memory bits                     ; 73,728 / 239,616 ( 31 % )                      ;
; Total block memory implementation bits      ; 82,944 / 239,616 ( 35 % )                      ;
; Embedded Multiplier 9-bit elements          ; 24 / 52 ( 46 % )                               ;
; PLLs                                        ; 1 / 4 ( 25 % )                                 ;
; Global clocks                               ; 1 / 16 ( 6 % )                                 ;
; JTAGs                                       ; 0 / 1 ( 0 % )                                  ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                  ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                  ;
; Average interconnect usage (total/H/V)      ; 5% / 5% / 5%                                   ;
; Peak interconnect usage (total/H/V)         ; 19% / 20% / 19%                                ;
; Maximum fan-out node                        ; pll:pll0|altpll:altpll_component|_clk0~clkctrl ;
; Maximum fan-out                             ; 400                                            ;
; Highest non-global fan-out signal           ; KEY[3]                                         ;
; Highest non-global fan-out                  ; 235                                            ;
; Total fan-out                               ; 12293                                          ;
; Average fan-out                             ; 2.93                                           ;
+---------------------------------------------+------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLOCK_50 ; L1    ; 2        ; 0            ; 13           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[0]   ; R22   ; 6        ; 50           ; 10           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[1]   ; R21   ; 6        ; 50           ; 10           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[2]   ; T22   ; 6        ; 50           ; 9            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[3]   ; T21   ; 6        ; 50           ; 9            ; 1           ; 235                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                 ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; HEX0[0]       ; J2    ; 2        ; 0            ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[1]       ; J1    ; 2        ; 0            ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[2]       ; H2    ; 2        ; 0            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[3]       ; H1    ; 2        ; 0            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[4]       ; F2    ; 2        ; 0            ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[5]       ; F1    ; 2        ; 0            ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[6]       ; E2    ; 2        ; 0            ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[0]       ; E1    ; 2        ; 0            ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[1]       ; H6    ; 2        ; 0            ; 21           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[2]       ; H5    ; 2        ; 0            ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[3]       ; H4    ; 2        ; 0            ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[4]       ; G3    ; 2        ; 0            ; 21           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[5]       ; D2    ; 2        ; 0            ; 22           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[6]       ; D1    ; 2        ; 0            ; 22           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[0]  ; AA3   ; 8        ; 1            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[10] ; R11   ; 8        ; 20           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[11] ; T11   ; 8        ; 18           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[12] ; Y10   ; 8        ; 15           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[13] ; U10   ; 8        ; 13           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[14] ; R10   ; 8        ; 13           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[15] ; T7    ; 8        ; 5            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[16] ; Y6    ; 8        ; 3            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[17] ; Y5    ; 8        ; 3            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[1]  ; AB3   ; 8        ; 1            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[2]  ; AA4   ; 8        ; 1            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[3]  ; AB4   ; 8        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[4]  ; AA5   ; 8        ; 3            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[5]  ; AB10  ; 8        ; 22           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[6]  ; AA11  ; 8        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[7]  ; AB11  ; 8        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[8]  ; V11   ; 8        ; 20           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[9]  ; W11   ; 8        ; 20           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_LB_N     ; Y7    ; 8        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_UB_N     ; W7    ; 8        ; 9            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_WE_N     ; AA10  ; 8        ; 22           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[0]      ; A9    ; 3        ; 15           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[1]      ; D11   ; 3        ; 22           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[2]      ; A10   ; 3        ; 20           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[3]      ; B10   ; 3        ; 20           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[0]      ; B8    ; 3        ; 13           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[1]      ; C10   ; 3        ; 18           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[2]      ; B9    ; 3        ; 15           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[3]      ; A8    ; 3        ; 13           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_HS        ; A11   ; 3        ; 22           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[0]      ; D9    ; 3        ; 13           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[1]      ; C9    ; 3        ; 9            ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[2]      ; A7    ; 3        ; 11           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[3]      ; B7    ; 3        ; 11           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_VS        ; B11   ; 3        ; 22           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; SRAM_DQ[0]  ; AA6   ; 8        ; 7            ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[10] ; V9    ; 8        ; 9            ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[11] ; U9    ; 8        ; 13           ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[12] ; R9    ; 8        ; 13           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[13] ; W8    ; 8        ; 9            ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[14] ; V8    ; 8        ; 9            ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[15] ; U8    ; 8        ; 5            ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[1]  ; AB6   ; 8        ; 7            ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[2]  ; AA7   ; 8        ; 11           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[3]  ; AB7   ; 8        ; 11           ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[4]  ; AA8   ; 8        ; 15           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[5]  ; AB8   ; 8        ; 15           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[6]  ; AA9   ; 8        ; 18           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[7]  ; AB9   ; 8        ; 18           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[8]  ; Y9    ; 8        ; 11           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
; SRAM_DQ[9]  ; W9    ; 8        ; 11           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; mandelbrot:math|done ; -                   ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 0 / 41 ( 0 % )   ; 3.3V          ; --           ;
; 2        ; 17 / 33 ( 52 % ) ; 3.3V          ; --           ;
; 3        ; 14 / 43 ( 33 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 40 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 0 / 39 ( 0 % )   ; 3.3V          ; --           ;
; 6        ; 5 / 36 ( 14 % )  ; 3.3V          ; --           ;
; 7        ; 0 / 40 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 37 / 43 ( 86 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 325        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 324        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 322        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 320        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 306        ; 3        ; VGA_R[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 304        ; 3        ; VGA_G[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 298        ; 3        ; VGA_B[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 293        ; 3        ; VGA_B[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 287        ; 3        ; VGA_HS                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 283        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 281        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 279        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 273        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 271        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 265        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 251        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 249        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 247        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 82         ; 8        ; SRAM_ADDR[0]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA4      ; 85         ; 8        ; SRAM_ADDR[2]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA5      ; 89         ; 8        ; SRAM_ADDR[4]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA6      ; 97         ; 8        ; SRAM_DQ[0]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA7      ; 103        ; 8        ; SRAM_DQ[2]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA8      ; 111        ; 8        ; SRAM_DQ[4]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ; 114        ; 8        ; SRAM_DQ[6]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 120        ; 8        ; SRAM_WE_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 122        ; 8        ; SRAM_ADDR[6]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA12     ; 128        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 130        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 136        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 138        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 140        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 144        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 153        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 162        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 164        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 83         ; 8        ; SRAM_ADDR[1]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB4      ; 84         ; 8        ; SRAM_ADDR[3]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB5      ; 88         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 96         ; 8        ; SRAM_DQ[1]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB7      ; 102        ; 8        ; SRAM_DQ[3]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 110        ; 8        ; SRAM_DQ[5]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ; 113        ; 8        ; SRAM_DQ[7]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 119        ; 8        ; SRAM_ADDR[5]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 121        ; 8        ; SRAM_ADDR[7]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB12     ; 127        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 129        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 135        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 137        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 139        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 143        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 152        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 161        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 163        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 326        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 323        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 321        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 319        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 305        ; 3        ; VGA_R[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 303        ; 3        ; VGA_G[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 297        ; 3        ; VGA_G[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 292        ; 3        ; VGA_B[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 286        ; 3        ; VGA_VS                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 282        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 280        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 278        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 272        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 270        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 264        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 250        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 248        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 246        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 8          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C7       ; 315        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ; 310        ; 3        ; VGA_R[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 296        ; 3        ; VGA_G[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C12      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C13      ; 275        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C14      ; 260        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ; 254        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 245        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 244        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 238        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C20      ; 239        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 236        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 237        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 14         ; 2        ; HEX1[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 15         ; 2        ; HEX1[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ; 3          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D6       ; 5          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D7       ; 311        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 309        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 302        ; 3        ; VGA_R[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 289        ; 3        ; VGA_B[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 284        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D14      ; 267        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 259        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 255        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 240        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D20      ; 241        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D21      ; 229        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 230        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; HEX1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 21         ; 2        ; HEX0[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E3       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E7       ; 316        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 308        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ; 288        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 285        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E13      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 266        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 256        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 243        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E19      ; 242        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 234        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 227        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 228        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 22         ; 2        ; HEX0[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 23         ; 2        ; HEX0[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 13         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 10         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ; 312        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 307        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 295        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 294        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 276        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 269        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 268        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 262        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F18      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 235        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 223        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 224        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 16         ; 2        ; HEX1[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 11         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ; 317        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 313        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G11      ; 291        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 277        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 261        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 252        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 231        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 232        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ; 233        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G21      ; 221        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 222        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 24         ; 2        ; HEX0[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 2        ; HEX0[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 17         ; 2        ; HEX1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ; 18         ; 2        ; HEX1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 19         ; 2        ; HEX1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 318        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ; 314        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ; 300        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ; 299        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 290        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 274        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ; 263        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H14      ; 257        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 253        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 219        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H17      ; 226        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 225        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 214        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 29         ; 2        ; HEX0[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 30         ; 2        ; HEX0[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 28         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ; 258        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 220        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 218        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 217        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 216        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 213        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 211        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 212        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 32         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 36         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 33         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K20      ; 215        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K21      ; 209        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 210        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 38         ; 2        ; CLOCK_50                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 39         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L3       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 34         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 35         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ; 26         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 208        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L19      ; 207        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L21      ; 205        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L22      ; 206        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M1       ; 41         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 42         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ; 43         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 44         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ; 198        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 202        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M19      ; 201        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M21      ; 203        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 204        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 45         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 46         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 51         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 52         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 49         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ; 194        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ; 197        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ; 196        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 195        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N21      ; 199        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 200        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 47         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 48         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 50         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 55         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 56         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 95         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 94         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 193        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ; 186        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 187        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 57         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 58         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R5       ; 63         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 64         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 54         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 53         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 109        ; 8        ; SRAM_DQ[12]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R10      ; 108        ; 8        ; SRAM_ADDR[14]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 116        ; 8        ; SRAM_ADDR[10]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 134        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 145        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 150        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 151        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 155        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R17      ; 177        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ; 184        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 185        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 192        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ; 190        ; 6        ; KEY[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R22      ; 191        ; 6        ; KEY[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 59         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 60         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 69         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T5       ; 67         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 68         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 91         ; 8        ; SRAM_ADDR[15]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 90         ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ; 115        ; 8        ; SRAM_ADDR[11]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 131        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T15      ; 147        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 156        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ; 171        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 188        ; 6        ; KEY[3]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 189        ; 6        ; KEY[2]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U1       ; 61         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 62         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 70         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 80         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ; 92         ; 8        ; SRAM_DQ[15]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U9       ; 106        ; 8        ; SRAM_DQ[11]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U10      ; 107        ; 8        ; SRAM_ADDR[13]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U11      ; 123        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U12      ; 124        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U13      ; 132        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 146        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 157        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ; 170        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 172        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 176        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 182        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 183        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 65         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 66         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 81         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V8       ; 98         ; 8        ; SRAM_DQ[14]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V9       ; 101        ; 8        ; SRAM_DQ[10]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V11      ; 118        ; 8        ; SRAM_ADDR[8]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V12      ; 126        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 142        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 158        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ; 166        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V20      ; 173        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 180        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 181        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 71         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 72         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 75         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 76         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 79         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W6       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W7       ; 99         ; 8        ; SRAM_UB_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W8       ; 100        ; 8        ; SRAM_DQ[13]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ; 105        ; 8        ; SRAM_DQ[9]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W11      ; 117        ; 8        ; SRAM_ADDR[9]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W12      ; 125        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ; 141        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 149        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 160        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ; 167        ; 6        ; ~LVDS91p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 174        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 175        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 73         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 74         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 77         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 78         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 86         ; 8        ; SRAM_ADDR[17]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y6       ; 87         ; 8        ; SRAM_ADDR[16]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y7       ; 93         ; 8        ; SRAM_LB_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 104        ; 8        ; SRAM_DQ[8]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y10      ; 112        ; 8        ; SRAM_ADDR[12]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y13      ; 133        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 148        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 154        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ; 159        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 165        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y19      ; 168        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y20      ; 169        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 178        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 179        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------+
; PLL Summary                                                             ;
+----------------------------------+--------------------------------------+
; Name                             ; pll:pll0|altpll:altpll_component|pll ;
+----------------------------------+--------------------------------------+
; SDC pin name                     ; pll0|altpll_component|pll            ;
; PLL mode                         ; Normal                               ;
; Compensate clock                 ; clock0                               ;
; Compensated input/output pins    ; --                                   ;
; Self reset on gated loss of lock ; Off                                  ;
; Gate lock counter                ; --                                   ;
; Input frequency 0                ; 50.0 MHz                             ;
; Input frequency 1                ; --                                   ;
; Nominal PFD frequency            ; 50.0 MHz                             ;
; Nominal VCO frequency            ; 850.3 MHz                            ;
; VCO post scale                   ; --                                   ;
; VCO multiply                     ; --                                   ;
; VCO divide                       ; --                                   ;
; Freq min lock                    ; 29.41 MHz                            ;
; Freq max lock                    ; 58.82 MHz                            ;
; M VCO Tap                        ; 0                                    ;
; M Initial                        ; 1                                    ;
; M value                          ; 17                                   ;
; N value                          ; 1                                    ;
; Preserve PLL counter order       ; Off                                  ;
; PLL location                     ; PLL_1                                ;
; Inclk0 signal                    ; CLOCK_50                             ;
; Inclk1 signal                    ; --                                   ;
; Inclk0 signal type               ; Dedicated Pin                        ;
; Inclk1 signal type               ; --                                   ;
+----------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                      ;
+----------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+----------------------------------+
; Name                                   ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Initial ; VCO Tap ; SDC Pin Name                     ;
+----------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+----------------------------------+
; pll:pll0|altpll:altpll_component|_clk0 ; clock0       ; 17   ; 27  ; 31.48 MHz        ; 0 (0 ps)    ; 50/50      ; C0      ; 27            ; 14/13 Odd  ; 1       ; 0       ; pll0|altpll_component|pll|clk[0] ;
+----------------------------------------+--------------+------+-----+------------------+-------------+------------+---------+---------------+------------+---------+---------+----------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                               ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; |fractal                                  ; 3706 (1)    ; 374 (0)                   ; 0 (0)         ; 73728       ; 18   ; 24           ; 0       ; 12        ; 70   ; 0            ; 3332 (1)     ; 21 (0)            ; 353 (0)          ; |fractal                                                                                                          ; work         ;
;    |constMem:memX|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fractal|constMem:memX                                                                                            ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fractal|constMem:memX|altsyncram:altsyncram_component                                                            ;              ;
;          |altsyncram_59p1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fractal|constMem:memX|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated                             ;              ;
;    |constMem:memY|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fractal|constMem:memY                                                                                            ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fractal|constMem:memY|altsyncram:altsyncram_component                                                            ;              ;
;          |altsyncram_59p1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 36864       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fractal|constMem:memY|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated                             ;              ;
;    |control:ctrl|                         ; 2490 (449)  ; 227 (227)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2263 (224)   ; 7 (7)             ; 220 (212)        ; |fractal|control:ctrl                                                                                             ;              ;
;       |lpm_divide:Div0|                   ; 1030 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1028 (0)     ; 0 (0)             ; 2 (0)            ; |fractal|control:ctrl|lpm_divide:Div0                                                                             ;              ;
;          |lpm_divide_kto:auto_generated|  ; 1030 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1028 (0)     ; 0 (0)             ; 2 (0)            ; |fractal|control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated                                               ;              ;
;             |abs_divider_1dg:divider|     ; 1030 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1028 (0)     ; 0 (0)             ; 2 (0)            ; |fractal|control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider                       ;              ;
;                |alt_u_div_e5f:divider|    ; 1030 (1030) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1028 (1028)  ; 0 (0)             ; 2 (2)            ; |fractal|control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider ;              ;
;       |lpm_divide:Div1|                   ; 1017 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1011 (0)     ; 0 (0)             ; 6 (0)            ; |fractal|control:ctrl|lpm_divide:Div1                                                                             ;              ;
;          |lpm_divide_kto:auto_generated|  ; 1017 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1011 (0)     ; 0 (0)             ; 6 (0)            ; |fractal|control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated                                               ;              ;
;             |abs_divider_1dg:divider|     ; 1017 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1011 (0)     ; 0 (0)             ; 6 (0)            ; |fractal|control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider                       ;              ;
;                |alt_u_div_e5f:divider|    ; 1017 (1017) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1011 (1011)  ; 0 (0)             ; 6 (6)            ; |fractal|control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider ;              ;
;    |mandelbrot:math|                      ; 1097 (775)  ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 24           ; 0       ; 12        ; 0    ; 0            ; 1026 (704)   ; 0 (0)             ; 71 (71)          ; |fractal|mandelbrot:math                                                                                          ;              ;
;       |lpm_mult:Mult0|                    ; 108 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 108 (0)      ; 0 (0)             ; 0 (0)            ; |fractal|mandelbrot:math|lpm_mult:Mult0                                                                           ;              ;
;          |mult_p1t:auto_generated|        ; 108 (108)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 108 (108)    ; 0 (0)             ; 0 (0)            ; |fractal|mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated                                                   ;              ;
;       |lpm_mult:Mult1|                    ; 108 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 108 (0)      ; 0 (0)             ; 0 (0)            ; |fractal|mandelbrot:math|lpm_mult:Mult1                                                                           ;              ;
;          |mult_p1t:auto_generated|        ; 108 (108)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 108 (108)    ; 0 (0)             ; 0 (0)            ; |fractal|mandelbrot:math|lpm_mult:Mult1|mult_p1t:auto_generated                                                   ;              ;
;       |lpm_mult:Mult2|                    ; 106 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 106 (0)      ; 0 (0)             ; 0 (0)            ; |fractal|mandelbrot:math|lpm_mult:Mult2                                                                           ;              ;
;          |mult_p1t:auto_generated|        ; 106 (106)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 106 (106)    ; 0 (0)             ; 0 (0)            ; |fractal|mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated                                                   ;              ;
;    |memory_control:memCtrl|               ; 118 (66)    ; 76 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (26)      ; 14 (1)            ; 62 (39)          ; |fractal|memory_control:memCtrl                                                                                   ;              ;
;       |VGA:vga0|                          ; 52 (52)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 13 (13)           ; 23 (23)          ; |fractal|memory_control:memCtrl|VGA:vga0                                                                          ;              ;
;    |pll:pll0|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fractal|pll:pll0                                                                                                 ;              ;
;       |altpll:altpll_component|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fractal|pll:pll0|altpll:altpll_component                                                                         ;              ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+-----+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+---------------+----------+---------------+---------------+-----------------------+-----+
; SRAM_DQ[0]    ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[1]    ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[2]    ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[3]    ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[4]    ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[5]    ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[6]    ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[7]    ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[8]    ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[9]    ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[10]   ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[11]   ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[12]   ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[13]   ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[14]   ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; SRAM_DQ[15]   ; Bidir    ; (0) 312 ps    ; (0) 312 ps    ; --                    ; --  ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[13] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[14] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[15] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[16] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[17] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_UB_N     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_LB_N     ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; KEY[3]        ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; CLOCK_50      ; Input    ; --            ; --            ; --                    ; --  ;
; KEY[0]        ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; KEY[1]        ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; KEY[2]        ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
+---------------+----------+---------------+---------------+-----------------------+-----+


+-----------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                    ;
+-----------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                 ; Pad To Core Index ; Setting ;
+-----------------------------------------------------+-------------------+---------+
; SRAM_DQ[0]                                          ;                   ;         ;
; SRAM_DQ[1]                                          ;                   ;         ;
; SRAM_DQ[2]                                          ;                   ;         ;
; SRAM_DQ[3]                                          ;                   ;         ;
; SRAM_DQ[4]                                          ;                   ;         ;
; SRAM_DQ[5]                                          ;                   ;         ;
; SRAM_DQ[6]                                          ;                   ;         ;
; SRAM_DQ[7]                                          ;                   ;         ;
; SRAM_DQ[8]                                          ;                   ;         ;
; SRAM_DQ[9]                                          ;                   ;         ;
; SRAM_DQ[10]                                         ;                   ;         ;
; SRAM_DQ[11]                                         ;                   ;         ;
; SRAM_DQ[12]                                         ;                   ;         ;
; SRAM_DQ[13]                                         ;                   ;         ;
; SRAM_DQ[14]                                         ;                   ;         ;
; SRAM_DQ[15]                                         ;                   ;         ;
; KEY[3]                                              ;                   ;         ;
;      - memory_control:memCtrl|UB_N                  ; 1                 ; 6       ;
;      - memory_control:memCtrl|LB_N                  ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|VGA_B[0]     ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|VGA_B[1]     ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|VGA_B[2]     ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|VGA_B[3]     ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|VGA_G[0]     ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|VGA_G[1]     ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|VGA_G[2]     ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|VGA_G[3]     ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|VGA_R[0]     ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|VGA_R[1]     ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|VGA_R[2]     ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|VGA_R[3]     ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|int_hs       ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|int_vs       ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-8]                     ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-12]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-16]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-20]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-24]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-25]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-27]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-8]                     ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-11]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-12]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-15]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-16]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-19]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-20]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-23]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-24]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-27]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-28]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-31]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-32]                    ; 1                 ; 6       ;
;      - control:ctrl|write_counter[0]                ; 1                 ; 6       ;
;      - control:ctrl|write_counter[1]                ; 1                 ; 6       ;
;      - control:ctrl|write_counter[2]                ; 1                 ; 6       ;
;      - control:ctrl|write_counter[3]                ; 1                 ; 6       ;
;      - control:ctrl|write_counter[4]                ; 1                 ; 6       ;
;      - control:ctrl|write_counter[5]                ; 1                 ; 6       ;
;      - control:ctrl|write_counter[6]                ; 1                 ; 6       ;
;      - control:ctrl|write_counter[7]                ; 1                 ; 6       ;
;      - control:ctrl|write_counter[8]                ; 1                 ; 6       ;
;      - control:ctrl|write_counter[9]                ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-7]                     ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-9]                     ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-10]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-13]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-14]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-17]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-18]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-21]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-22]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-25]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-26]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-29]                    ; 1                 ; 6       ;
;      - control:ctrl|w_pixel[-30]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-32]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-6]                     ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-7]                     ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-9]                     ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-10]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-11]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-13]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-14]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-15]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-17]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-18]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-19]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-21]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-22]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-23]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-26]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-28]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-29]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-30]                    ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-31]                    ; 1                 ; 6       ;
;      - memory_control:memCtrl|addr_write[9]~22      ; 1                 ; 6       ;
;      - memory_control:memCtrl|addr_write[9]~23      ; 1                 ; 6       ;
;      - memory_control:memCtrl|addr_read[7]~22       ; 1                 ; 6       ;
;      - memory_control:memCtrl|addr_read[7]~23       ; 1                 ; 6       ;
;      - control:ctrl|reset_mandelbrot                ; 1                 ; 6       ;
;      - memory_control:memCtrl|WE_out~0              ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|Vcount[8]~33 ; 1                 ; 6       ;
;      - memory_control:memCtrl|VGA:vga0|Hcount[0]~12 ; 1                 ; 6       ;
;      - memory_control:memCtrl|ub~0                  ; 1                 ; 6       ;
;      - control:ctrl|x_counter[9]~0                  ; 1                 ; 6       ;
;      - control:ctrl|cur_state~21                    ; 1                 ; 6       ;
;      - control:ctrl|cur_state~25                    ; 1                 ; 6       ;
;      - control:ctrl|cur_state~26                    ; 1                 ; 6       ;
;      - control:ctrl|cur_state~28                    ; 1                 ; 6       ;
;      - control:ctrl|cur_state~29                    ; 1                 ; 6       ;
;      - control:ctrl|WE_const~0                      ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~0                   ; 1                 ; 6       ;
;      - control:ctrl|x_int_const[3]~1                ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~2                   ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~3                   ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~4                   ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~5                   ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~6                   ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~7                   ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~8                   ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~9                   ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~10                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~11                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~12                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~13                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~14                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~15                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~16                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~17                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~18                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~19                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~20                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~21                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~22                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~23                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~24                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~25                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~26                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~27                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~28                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~29                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~30                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~31                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~32                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~33                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~34                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~35                  ; 1                 ; 6       ;
;      - control:ctrl|x_int_const~36                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~0                   ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~1                   ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~2                   ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~3                   ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~4                   ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~5                   ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~6                   ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~7                   ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~8                   ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~9                   ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~10                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~11                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~12                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~13                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~14                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~15                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~16                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~17                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~18                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~19                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~20                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~21                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~22                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~23                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~24                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~25                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~26                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~27                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~28                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~29                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~30                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~31                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~32                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~33                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~34                  ; 1                 ; 6       ;
;      - control:ctrl|y_int_const~35                  ; 1                 ; 6       ;
;      - control:ctrl|h_pixel[-32]~28                 ; 1                 ; 6       ;
;      - control:ctrl|x_span[1]~0                     ; 1                 ; 6       ;
;      - control:ctrl|x_span~1                        ; 1                 ; 6       ;
;      - control:ctrl|x_span~2                        ; 1                 ; 6       ;
;      - control:ctrl|x_span~3                        ; 1                 ; 6       ;
;      - control:ctrl|x_span~4                        ; 1                 ; 6       ;
;      - control:ctrl|x_span~5                        ; 1                 ; 6       ;
;      - control:ctrl|x_span~6                        ; 1                 ; 6       ;
;      - control:ctrl|x_span~7                        ; 1                 ; 6       ;
;      - control:ctrl|x_span~8                        ; 1                 ; 6       ;
;      - control:ctrl|x_span~9                        ; 1                 ; 6       ;
;      - control:ctrl|x_span~10                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~11                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~12                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~13                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~14                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~15                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~16                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~17                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~18                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~19                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~20                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~21                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~22                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~23                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~24                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~25                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~26                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~27                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~28                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~29                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~30                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~31                       ; 1                 ; 6       ;
;      - control:ctrl|x_span~32                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~0                        ; 1                 ; 6       ;
;      - control:ctrl|y_span~1                        ; 1                 ; 6       ;
;      - control:ctrl|y_span~2                        ; 1                 ; 6       ;
;      - control:ctrl|y_span~3                        ; 1                 ; 6       ;
;      - control:ctrl|y_span~4                        ; 1                 ; 6       ;
;      - control:ctrl|y_span~5                        ; 1                 ; 6       ;
;      - control:ctrl|y_span~6                        ; 1                 ; 6       ;
;      - control:ctrl|y_span~7                        ; 1                 ; 6       ;
;      - control:ctrl|y_span~8                        ; 1                 ; 6       ;
;      - control:ctrl|y_span~9                        ; 1                 ; 6       ;
;      - control:ctrl|y_span~10                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~11                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~12                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~13                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~14                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~15                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~16                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~17                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~18                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~19                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~20                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~21                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~22                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~23                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~24                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~25                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~26                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~27                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~28                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~29                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~30                       ; 1                 ; 6       ;
;      - control:ctrl|y_span~31                       ; 1                 ; 6       ;
;      - control:ctrl|cur_state~30                    ; 1                 ; 6       ;
; CLOCK_50                                            ;                   ;         ;
; KEY[0]                                              ;                   ;         ;
;      - control:ctrl|cur_state~18                    ; 0                 ; 6       ;
; KEY[1]                                              ;                   ;         ;
;      - control:ctrl|cur_state~18                    ; 0                 ; 6       ;
; KEY[2]                                              ;                   ;         ;
;      - control:ctrl|cur_state~18                    ; 0                 ; 6       ;
+-----------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                    ;
+----------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                         ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                     ; PIN_L1             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; KEY[3]                                       ; PIN_T21            ; 235     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; control:ctrl|WE_const                        ; LCFF_X37_Y9_N9     ; 18      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; control:ctrl|cur_state.Write_Memory          ; LCFF_X34_Y9_N13    ; 16      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; control:ctrl|h_pixel[-32]~28                 ; LCCOMB_X24_Y17_N8  ; 117     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; control:ctrl|h_pixel[-32]~29                 ; LCCOMB_X32_Y21_N6  ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; control:ctrl|reset_mandelbrot                ; LCFF_X34_Y9_N5     ; 73      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; control:ctrl|w_pixel[-32]~22                 ; LCCOMB_X18_Y17_N8  ; 26      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; control:ctrl|x_counter[9]~0                  ; LCCOMB_X34_Y9_N6   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; control:ctrl|x_int_const[3]~1                ; LCCOMB_X38_Y10_N8  ; 72      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; control:ctrl|y_counter[9]~9                  ; LCCOMB_X35_Y9_N22  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mandelbrot:math|done~0                       ; LCCOMB_X30_Y9_N14  ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; mandelbrot:math|y~37                         ; LCCOMB_X32_Y5_N0   ; 35      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; memory_control:memCtrl|VGA:vga0|Hcount[0]~12 ; LCCOMB_X22_Y23_N0  ; 22      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; memory_control:memCtrl|VGA:vga0|Vcount[8]~33 ; LCCOMB_X22_Y23_N16 ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; memory_control:memCtrl|addr_read[7]~22       ; LCCOMB_X12_Y1_N26  ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; memory_control:memCtrl|addr_read[7]~23       ; LCCOMB_X14_Y2_N16  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; memory_control:memCtrl|addr_write[9]~22      ; LCCOMB_X13_Y1_N24  ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; memory_control:memCtrl|addr_write[9]~23      ; LCCOMB_X13_Y1_N26  ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; pll:pll0|altpll:altpll_component|_clk0       ; PLL_1              ; 400     ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
+----------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                       ;
+----------------------------------------+----------+---------+----------------------+------------------+---------------------------+
; Name                                   ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------+----------+---------+----------------------+------------------+---------------------------+
; pll:pll0|altpll:altpll_component|_clk0 ; PLL_1    ; 400     ; Global Clock         ; GCLK3            ; --                        ;
+----------------------------------------+----------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+
; KEY[3]                                                                                                                                ; 235     ;
; control:ctrl|h_pixel[-32]~28                                                                                                          ; 117     ;
; mandelbrot:math|Add4~80                                                                                                               ; 75      ;
; mandelbrot:math|lpm_mult:Mult1|mult_p1t:auto_generated|op_1~106                                                                       ; 75      ;
; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|op_1~106                                                                       ; 75      ;
; control:ctrl|reset_mandelbrot                                                                                                         ; 73      ;
; control:ctrl|x_int_const[3]~1                                                                                                         ; 72      ;
; mandelbrot:math|Result~143                                                                                                            ; 72      ;
; mandelbrot:math|Result~91                                                                                                             ; 72      ;
; mandelbrot:math|done~0                                                                                                                ; 45      ;
; mandelbrot:math|done                                                                                                                  ; 41      ;
; mandelbrot:math|Result~298                                                                                                            ; 37      ;
; mandelbrot:math|Result~193                                                                                                            ; 37      ;
; mandelbrot:math|Result~141                                                                                                            ; 37      ;
; mandelbrot:math|y[-26]~36                                                                                                             ; 36      ;
; control:ctrl|Add5~72                                                                                                                  ; 36      ;
; control:ctrl|Add4~72                                                                                                                  ; 36      ;
; mandelbrot:math|y~37                                                                                                                  ; 35      ;
; mandelbrot:math|x~1                                                                                                                   ; 35      ;
; mandelbrot:math|x[-6]~0                                                                                                               ; 35      ;
; mandelbrot:math|Result~196                                                                                                            ; 35      ;
; mandelbrot:math|Result~194                                                                                                            ; 35      ;
; control:ctrl|Add5~70                                                                                                                  ; 35      ;
; control:ctrl|Add4~70                                                                                                                  ; 35      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_36_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_35_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_34_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_33_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_32_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_31_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_30_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_29_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_28_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_27_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_26_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_25_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_24_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_23_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_22_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_21_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_20_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_19_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_18_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_17_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_16_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_15_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div0|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_14_result_int[12]~10 ; 32      ;
; control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_36_result_int[12]~14 ; 31      ;
; control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_35_result_int[12]~14 ; 31      ;
; control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_34_result_int[12]~14 ; 31      ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------+
; Name                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF  ; Location                                                                                                          ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------+
; constMem:memX|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 36           ; 1024         ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 36864 ; 1024                        ; 36                          ; 1024                        ; 36                          ; 36864               ; 9    ; None ; M4K_X17_Y8, M4K_X17_Y9, M4K_X17_Y13, M4K_X17_Y10, M4K_X17_Y14, M4K_X17_Y16, M4K_X17_Y12, M4K_X17_Y11, M4K_X17_Y15 ;
; constMem:memY|altsyncram:altsyncram_component|altsyncram_59p1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 36           ; 1024         ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 36864 ; 1024                        ; 36                          ; 1024                        ; 36                          ; 36864               ; 9    ; None ; M4K_X41_Y6, M4K_X17_Y6, M4K_X17_Y7, M4K_X41_Y10, M4K_X41_Y11, M4K_X41_Y7, M4K_X41_Y9, M4K_X41_Y8, M4K_X41_Y12     ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 52                ;
; Simple Multipliers (18-bit)           ; 12          ; 1                   ; 26                ;
; Embedded Multiplier Blocks            ; 12          ; --                  ; 26                ;
; Embedded Multiplier 9-bit elements    ; 24          ; 2                   ; 52                ;
; Signed Embedded Multipliers           ; 3           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 3           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 6           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+---------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult7 ;                            ; DSPMULT_X28_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult5 ;                            ; DSPMULT_X28_Y12_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult3 ;                            ; DSPMULT_X28_Y11_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
; mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|w649w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mandelbrot:math|lpm_mult:Mult0|mult_p1t:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y13_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
; mandelbrot:math|lpm_mult:Mult1|mult_p1t:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mandelbrot:math|lpm_mult:Mult1|mult_p1t:auto_generated|mac_mult7 ;                            ; DSPMULT_X28_Y2_N0  ; Signed              ;                                ; no                    ; no                    ; no                ;                 ;
; mandelbrot:math|lpm_mult:Mult1|mult_p1t:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mandelbrot:math|lpm_mult:Mult1|mult_p1t:auto_generated|mac_mult5 ;                            ; DSPMULT_X28_Y3_N0  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; mandelbrot:math|lpm_mult:Mult1|mult_p1t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mandelbrot:math|lpm_mult:Mult1|mult_p1t:auto_generated|mac_mult3 ;                            ; DSPMULT_X28_Y4_N0  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; mandelbrot:math|lpm_mult:Mult1|mult_p1t:auto_generated|w649w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mandelbrot:math|lpm_mult:Mult1|mult_p1t:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y5_N0  ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult3 ;                            ; DSPMULT_X28_Y8_N0  ; Variable            ;                                ; yes                   ; no                    ; no                ;                 ;
; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult5 ;                            ; DSPMULT_X28_Y7_N0  ; Variable            ;                                ; yes                   ; no                    ; no                ;                 ;
; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|w649w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult1 ;                            ; DSPMULT_X28_Y9_N0  ; Variable            ;                                ; yes                   ; no                    ; no                ;                 ;
; mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X28_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    mandelbrot:math|lpm_mult:Mult2|mult_p1t:auto_generated|mac_mult7 ;                            ; DSPMULT_X28_Y6_N0  ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
+---------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 5,092 / 54,004 ( 9 % ) ;
; C16 interconnects          ; 12 / 2,100 ( < 1 % )   ;
; C4 interconnects           ; 2,167 / 36,000 ( 6 % ) ;
; Direct links               ; 1,148 / 54,004 ( 2 % ) ;
; Global clocks              ; 1 / 16 ( 6 % )         ;
; Local interconnects        ; 1,727 / 18,752 ( 9 % ) ;
; R24 interconnects          ; 27 / 1,900 ( 1 % )     ;
; R4 interconnects           ; 2,721 / 46,920 ( 6 % ) ;
+----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.26) ; Number of LABs  (Total = 280) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 12                            ;
; 2                                           ; 1                             ;
; 3                                           ; 8                             ;
; 4                                           ; 5                             ;
; 5                                           ; 6                             ;
; 6                                           ; 2                             ;
; 7                                           ; 4                             ;
; 8                                           ; 5                             ;
; 9                                           ; 7                             ;
; 10                                          ; 6                             ;
; 11                                          ; 7                             ;
; 12                                          ; 5                             ;
; 13                                          ; 20                            ;
; 14                                          ; 13                            ;
; 15                                          ; 22                            ;
; 16                                          ; 157                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.65) ; Number of LABs  (Total = 280) ;
+------------------------------------+-------------------------------+
; 1 Clock                            ; 81                            ;
; 1 Clock enable                     ; 67                            ;
; 1 Sync. clear                      ; 15                            ;
; 1 Sync. load                       ; 17                            ;
; 2 Clock enables                    ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 14.30) ; Number of LABs  (Total = 280) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 9                             ;
; 2                                            ; 4                             ;
; 3                                            ; 6                             ;
; 4                                            ; 3                             ;
; 5                                            ; 3                             ;
; 6                                            ; 3                             ;
; 7                                            ; 1                             ;
; 8                                            ; 7                             ;
; 9                                            ; 7                             ;
; 10                                           ; 5                             ;
; 11                                           ; 10                            ;
; 12                                           ; 7                             ;
; 13                                           ; 14                            ;
; 14                                           ; 19                            ;
; 15                                           ; 61                            ;
; 16                                           ; 73                            ;
; 17                                           ; 13                            ;
; 18                                           ; 4                             ;
; 19                                           ; 3                             ;
; 20                                           ; 5                             ;
; 21                                           ; 3                             ;
; 22                                           ; 4                             ;
; 23                                           ; 2                             ;
; 24                                           ; 1                             ;
; 25                                           ; 3                             ;
; 26                                           ; 4                             ;
; 27                                           ; 2                             ;
; 28                                           ; 2                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.64) ; Number of LABs  (Total = 280) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 19                            ;
; 2                                               ; 12                            ;
; 3                                               ; 25                            ;
; 4                                               ; 18                            ;
; 5                                               ; 16                            ;
; 6                                               ; 7                             ;
; 7                                               ; 16                            ;
; 8                                               ; 13                            ;
; 9                                               ; 25                            ;
; 10                                              ; 18                            ;
; 11                                              ; 33                            ;
; 12                                              ; 15                            ;
; 13                                              ; 18                            ;
; 14                                              ; 3                             ;
; 15                                              ; 6                             ;
; 16                                              ; 36                            ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 14.21) ; Number of LABs  (Total = 280) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 8                             ;
; 3                                            ; 4                             ;
; 4                                            ; 12                            ;
; 5                                            ; 4                             ;
; 6                                            ; 9                             ;
; 7                                            ; 12                            ;
; 8                                            ; 12                            ;
; 9                                            ; 26                            ;
; 10                                           ; 13                            ;
; 11                                           ; 13                            ;
; 12                                           ; 11                            ;
; 13                                           ; 13                            ;
; 14                                           ; 12                            ;
; 15                                           ; 12                            ;
; 16                                           ; 16                            ;
; 17                                           ; 30                            ;
; 18                                           ; 17                            ;
; 19                                           ; 7                             ;
; 20                                           ; 2                             ;
; 21                                           ; 9                             ;
; 22                                           ; 3                             ;
; 23                                           ; 4                             ;
; 24                                           ; 3                             ;
; 25                                           ; 4                             ;
; 26                                           ; 5                             ;
; 27                                           ; 2                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 2                             ;
; 31                                           ; 1                             ;
; 32                                           ; 0                             ;
; 33                                           ; 12                            ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jun 24 06:36:28 2015
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off fractal -c fractal
Info: Selected device EP2C20F484C7 for design "fractal"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Implemented PLL "pll:pll0|altpll:altpll_component|pll" as Cyclone II PLL type
    Info: Implementing clock multiplication of 17, clock division of 27, and phase shift of 0 degrees (0 ps) for pll:pll0|altpll:altpll_component|_clk0 port
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature.
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C15AF484C7 is compatible
    Info: Device EP2C35F484C7 is compatible
    Info: Device EP2C50F484C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location C4
    Info: Pin ~nCSO~ is reserved at location C3
    Info: Pin ~LVDS91p/nCEO~ is reserved at location W20
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Automatically promoted node pll:pll0|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Timing-driven compilation is using the Classic Timing Analyzer
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: Packed 216 registers into blocks of type Embedded multiplier block
    Extra Info: Created 181 register duplicates
Warning: Ignored I/O standard assignments to the following nodes
    Warning: Ignored I/O standard assignment to node "AUD_ADCDAT"
    Warning: Ignored I/O standard assignment to node "AUD_ADCLRCK"
    Warning: Ignored I/O standard assignment to node "AUD_BCLK"
    Warning: Ignored I/O standard assignment to node "AUD_DACDAT"
    Warning: Ignored I/O standard assignment to node "AUD_DACLRCK"
    Warning: Ignored I/O standard assignment to node "AUD_XCK"
    Warning: Ignored I/O standard assignment to node "CLOCK_24[0]"
    Warning: Ignored I/O standard assignment to node "CLOCK_24[1]"
    Warning: Ignored I/O standard assignment to node "CLOCK_27[1]"
    Warning: Ignored I/O standard assignment to node "EXT_CLOCK"
    Warning: Ignored I/O standard assignment to node "GPIO_0[0]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[10]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[11]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[12]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[13]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[14]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[15]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[16]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[17]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[18]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[19]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[1]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[20]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[21]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[22]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[23]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[24]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[25]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[26]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[27]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[28]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[29]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[2]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[30]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[31]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[32]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[33]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[34]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[35]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[3]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[4]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[5]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[6]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[7]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[8]"
    Warning: Ignored I/O standard assignment to node "GPIO_0[9]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[0]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[10]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[11]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[12]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[13]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[14]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[15]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[16]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[17]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[18]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[19]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[1]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[20]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[21]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[22]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[23]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[24]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[25]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[26]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[27]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[28]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[29]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[2]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[30]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[31]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[32]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[33]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[34]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[35]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[3]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[4]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[5]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[6]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[7]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[8]"
    Warning: Ignored I/O standard assignment to node "GPIO_1[9]"
    Warning: Ignored I/O standard assignment to node "HEX2[0]"
    Warning: Ignored I/O standard assignment to node "HEX2[1]"
    Warning: Ignored I/O standard assignment to node "HEX2[2]"
    Warning: Ignored I/O standard assignment to node "HEX2[3]"
    Warning: Ignored I/O standard assignment to node "HEX2[4]"
    Warning: Ignored I/O standard assignment to node "HEX2[5]"
    Warning: Ignored I/O standard assignment to node "HEX2[6]"
    Warning: Ignored I/O standard assignment to node "HEX3[0]"
    Warning: Ignored I/O standard assignment to node "HEX3[1]"
    Warning: Ignored I/O standard assignment to node "HEX3[2]"
    Warning: Ignored I/O standard assignment to node "HEX3[3]"
    Warning: Ignored I/O standard assignment to node "HEX3[4]"
    Warning: Ignored I/O standard assignment to node "HEX3[5]"
    Warning: Ignored I/O standard assignment to node "HEX3[6]"
    Warning: Ignored I/O standard assignment to node "I2C_SCLK"
    Warning: Ignored I/O standard assignment to node "I2C_SDAT"
    Warning: Ignored I/O standard assignment to node "LEDG[0]"
    Warning: Ignored I/O standard assignment to node "LEDG[1]"
    Warning: Ignored I/O standard assignment to node "LEDG[2]"
    Warning: Ignored I/O standard assignment to node "LEDG[3]"
    Warning: Ignored I/O standard assignment to node "LEDG[4]"
    Warning: Ignored I/O standard assignment to node "LEDG[5]"
    Warning: Ignored I/O standard assignment to node "LEDG[6]"
    Warning: Ignored I/O standard assignment to node "LEDG[7]"
    Warning: Ignored I/O standard assignment to node "LEDR[0]"
    Warning: Ignored I/O standard assignment to node "LEDR[1]"
    Warning: Ignored I/O standard assignment to node "LEDR[2]"
    Warning: Ignored I/O standard assignment to node "LEDR[3]"
    Warning: Ignored I/O standard assignment to node "LEDR[4]"
    Warning: Ignored I/O standard assignment to node "LEDR[5]"
    Warning: Ignored I/O standard assignment to node "LEDR[6]"
    Warning: Ignored I/O standard assignment to node "LEDR[7]"
    Warning: Ignored I/O standard assignment to node "LEDR[8]"
    Warning: Ignored I/O standard assignment to node "LEDR[9]"
    Warning: Ignored I/O standard assignment to node "PS2_CLK"
    Warning: Ignored I/O standard assignment to node "PS2_DAT"
    Warning: Ignored I/O standard assignment to node "SW[0]"
    Warning: Ignored I/O standard assignment to node "SW[1]"
    Warning: Ignored I/O standard assignment to node "SW[2]"
    Warning: Ignored I/O standard assignment to node "SW[3]"
    Warning: Ignored I/O standard assignment to node "SW[4]"
    Warning: Ignored I/O standard assignment to node "SW[5]"
    Warning: Ignored I/O standard assignment to node "SW[6]"
    Warning: Ignored I/O standard assignment to node "SW[7]"
    Warning: Ignored I/O standard assignment to node "SW[8]"
    Warning: Ignored I/O standard assignment to node "SW[9]"
    Warning: Ignored I/O standard assignment to node "TCK"
    Warning: Ignored I/O standard assignment to node "TCS"
    Warning: Ignored I/O standard assignment to node "TDI"
    Warning: Ignored I/O standard assignment to node "TDO"
    Warning: Ignored I/O standard assignment to node "UART_RXD"
    Warning: Ignored I/O standard assignment to node "UART_TXD"
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_24[0]" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_24[1]" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_27[0]" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_27[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX2[6]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[0]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[1]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[3]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[4]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[5]" is assigned to location or region, but does not exist in design
    Warning: Node "HEX3[6]" is assigned to location or region, but does not exist in design
    Warning: Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning: Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning: Node "TCK" is assigned to location or region, but does not exist in design
    Warning: Node "TCS" is assigned to location or region, but does not exist in design
    Warning: Node "TDI" is assigned to location or region, but does not exist in design
    Warning: Node "TDO" is assigned to location or region, but does not exist in design
    Warning: Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning: Node "UART_TXD" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:09
Info: Estimated most critical path is register to register delay of 143.725 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X33_Y17; Fanout = 5; REG Node = 'control:ctrl|y_span[-2]'
    Info: 2: + IC(0.537 ns) + CELL(0.517 ns) = 1.054 ns; Loc. = LAB_X33_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_12_result_int[5]~1'
    Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.134 ns; Loc. = LAB_X33_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_12_result_int[6]~3'
    Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.214 ns; Loc. = LAB_X33_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_12_result_int[7]~5'
    Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.294 ns; Loc. = LAB_X33_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_12_result_int[8]~7'
    Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.374 ns; Loc. = LAB_X33_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_12_result_int[9]~9'
    Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.454 ns; Loc. = LAB_X33_Y17; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_12_result_int[10]~11'
    Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.534 ns; Loc. = LAB_X33_Y17; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_12_result_int[11]~13'
    Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 1.992 ns; Loc. = LAB_X33_Y17; Fanout = 29; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_12_result_int[12]~14'
    Info: 10: + IC(0.671 ns) + CELL(0.544 ns) = 3.207 ns; Loc. = LAB_X35_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[148]~784'
    Info: 11: + IC(1.016 ns) + CELL(0.517 ns) = 4.740 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_13_result_int[5]~1'
    Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.820 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_13_result_int[6]~3'
    Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 4.900 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_13_result_int[7]~5'
    Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 4.980 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_13_result_int[8]~7'
    Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 5.060 ns; Loc. = LAB_X32_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_13_result_int[9]~9'
    Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 5.140 ns; Loc. = LAB_X32_Y17; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_13_result_int[10]~11'
    Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 5.220 ns; Loc. = LAB_X32_Y17; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_13_result_int[11]~13'
    Info: 18: + IC(0.000 ns) + CELL(0.458 ns) = 5.678 ns; Loc. = LAB_X32_Y17; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_13_result_int[12]~14'
    Info: 19: + IC(0.895 ns) + CELL(0.322 ns) = 6.895 ns; Loc. = LAB_X35_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[161]~1397'
    Info: 20: + IC(1.017 ns) + CELL(0.517 ns) = 8.429 ns; Loc. = LAB_X31_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_14_result_int[6]~3'
    Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 8.509 ns; Loc. = LAB_X31_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_14_result_int[7]~5'
    Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 8.589 ns; Loc. = LAB_X31_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_14_result_int[8]~7'
    Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 8.669 ns; Loc. = LAB_X31_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_14_result_int[9]~9'
    Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 8.749 ns; Loc. = LAB_X31_Y17; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_14_result_int[10]~11'
    Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 8.829 ns; Loc. = LAB_X31_Y17; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_14_result_int[11]~13'
    Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 9.287 ns; Loc. = LAB_X31_Y17; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_14_result_int[12]~14'
    Info: 27: + IC(1.040 ns) + CELL(0.178 ns) = 10.505 ns; Loc. = LAB_X35_Y17; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[174]~1429'
    Info: 28: + IC(1.035 ns) + CELL(0.517 ns) = 12.057 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_15_result_int[7]~5'
    Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 12.137 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_15_result_int[8]~7'
    Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 12.217 ns; Loc. = LAB_X30_Y17; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_15_result_int[9]~9'
    Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 12.297 ns; Loc. = LAB_X30_Y17; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_15_result_int[10]~11'
    Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 12.377 ns; Loc. = LAB_X30_Y17; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_15_result_int[11]~13'
    Info: 33: + IC(0.000 ns) + CELL(0.458 ns) = 12.835 ns; Loc. = LAB_X30_Y17; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_15_result_int[12]~14'
    Info: 34: + IC(0.929 ns) + CELL(0.322 ns) = 14.086 ns; Loc. = LAB_X29_Y18; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[184]~1163'
    Info: 35: + IC(0.732 ns) + CELL(0.495 ns) = 15.313 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_16_result_int[5]~1'
    Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 15.393 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_16_result_int[6]~3'
    Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 15.473 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_16_result_int[7]~5'
    Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 15.553 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_16_result_int[8]~7'
    Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 15.633 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_16_result_int[9]~9'
    Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 15.713 ns; Loc. = LAB_X30_Y18; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_16_result_int[10]~11'
    Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 15.793 ns; Loc. = LAB_X30_Y18; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_16_result_int[11]~13'
    Info: 42: + IC(0.000 ns) + CELL(0.458 ns) = 16.251 ns; Loc. = LAB_X30_Y18; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_16_result_int[12]~14'
    Info: 43: + IC(1.238 ns) + CELL(0.322 ns) = 17.811 ns; Loc. = LAB_X27_Y17; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[196]~1171'
    Info: 44: + IC(1.073 ns) + CELL(0.495 ns) = 19.379 ns; Loc. = LAB_X26_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_17_result_int[5]~1'
    Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 19.459 ns; Loc. = LAB_X26_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_17_result_int[6]~3'
    Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 19.539 ns; Loc. = LAB_X26_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_17_result_int[7]~5'
    Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 19.619 ns; Loc. = LAB_X26_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_17_result_int[8]~7'
    Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 19.699 ns; Loc. = LAB_X26_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_17_result_int[9]~9'
    Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 19.779 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_17_result_int[10]~11'
    Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 19.859 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_17_result_int[11]~13'
    Info: 51: + IC(0.000 ns) + CELL(0.458 ns) = 20.317 ns; Loc. = LAB_X26_Y18; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_17_result_int[12]~14'
    Info: 52: + IC(0.918 ns) + CELL(0.322 ns) = 21.557 ns; Loc. = LAB_X29_Y18; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[208]~1179'
    Info: 53: + IC(1.039 ns) + CELL(0.495 ns) = 23.091 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_18_result_int[5]~1'
    Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 23.171 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_18_result_int[6]~3'
    Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 23.251 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_18_result_int[7]~5'
    Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 23.331 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_18_result_int[8]~7'
    Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 23.411 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_18_result_int[9]~9'
    Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 23.491 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_18_result_int[10]~11'
    Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 23.571 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_18_result_int[11]~13'
    Info: 60: + IC(0.000 ns) + CELL(0.458 ns) = 24.029 ns; Loc. = LAB_X25_Y18; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_18_result_int[12]~14'
    Info: 61: + IC(1.229 ns) + CELL(0.322 ns) = 25.580 ns; Loc. = LAB_X31_Y18; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[220]~1187'
    Info: 62: + IC(1.351 ns) + CELL(0.495 ns) = 27.426 ns; Loc. = LAB_X24_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_19_result_int[5]~1'
    Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 27.506 ns; Loc. = LAB_X24_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_19_result_int[6]~3'
    Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 27.586 ns; Loc. = LAB_X24_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_19_result_int[7]~5'
    Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 27.666 ns; Loc. = LAB_X24_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_19_result_int[8]~7'
    Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 27.746 ns; Loc. = LAB_X24_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_19_result_int[9]~9'
    Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 27.826 ns; Loc. = LAB_X24_Y18; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_19_result_int[10]~11'
    Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 27.906 ns; Loc. = LAB_X24_Y18; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_19_result_int[11]~13'
    Info: 69: + IC(0.000 ns) + CELL(0.458 ns) = 28.364 ns; Loc. = LAB_X24_Y18; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_19_result_int[12]~14'
    Info: 70: + IC(0.895 ns) + CELL(0.322 ns) = 29.581 ns; Loc. = LAB_X27_Y18; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[232]~1195'
    Info: 71: + IC(1.393 ns) + CELL(0.495 ns) = 31.469 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_20_result_int[5]~1'
    Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 31.549 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_20_result_int[6]~3'
    Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 31.629 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_20_result_int[7]~5'
    Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 31.709 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_20_result_int[8]~7'
    Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 31.789 ns; Loc. = LAB_X24_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_20_result_int[9]~9'
    Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 31.869 ns; Loc. = LAB_X24_Y16; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_20_result_int[10]~11'
    Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 31.949 ns; Loc. = LAB_X24_Y16; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_20_result_int[11]~13'
    Info: 78: + IC(0.000 ns) + CELL(0.458 ns) = 32.407 ns; Loc. = LAB_X24_Y16; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_20_result_int[12]~14'
    Info: 79: + IC(0.940 ns) + CELL(0.322 ns) = 33.669 ns; Loc. = LAB_X23_Y18; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[244]~1203'
    Info: 80: + IC(1.392 ns) + CELL(0.495 ns) = 35.556 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_21_result_int[5]~1'
    Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 35.636 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_21_result_int[6]~3'
    Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 35.716 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_21_result_int[7]~5'
    Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 35.796 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_21_result_int[8]~7'
    Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 35.876 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_21_result_int[9]~9'
    Info: 85: + IC(0.000 ns) + CELL(0.080 ns) = 35.956 ns; Loc. = LAB_X25_Y16; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_21_result_int[10]~11'
    Info: 86: + IC(0.000 ns) + CELL(0.080 ns) = 36.036 ns; Loc. = LAB_X25_Y16; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_21_result_int[11]~13'
    Info: 87: + IC(0.000 ns) + CELL(0.458 ns) = 36.494 ns; Loc. = LAB_X25_Y16; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_21_result_int[12]~14'
    Info: 88: + IC(0.968 ns) + CELL(0.322 ns) = 37.784 ns; Loc. = LAB_X25_Y19; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[256]~1211'
    Info: 89: + IC(1.112 ns) + CELL(0.495 ns) = 39.391 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_22_result_int[5]~1'
    Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 39.471 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_22_result_int[6]~3'
    Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 39.551 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_22_result_int[7]~5'
    Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 39.631 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_22_result_int[8]~7'
    Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 39.711 ns; Loc. = LAB_X25_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_22_result_int[9]~9'
    Info: 94: + IC(0.000 ns) + CELL(0.080 ns) = 39.791 ns; Loc. = LAB_X25_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_22_result_int[10]~11'
    Info: 95: + IC(0.000 ns) + CELL(0.080 ns) = 39.871 ns; Loc. = LAB_X25_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_22_result_int[11]~13'
    Info: 96: + IC(0.000 ns) + CELL(0.458 ns) = 40.329 ns; Loc. = LAB_X25_Y15; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_22_result_int[12]~14'
    Info: 97: + IC(0.963 ns) + CELL(0.322 ns) = 41.614 ns; Loc. = LAB_X25_Y17; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[268]~1219'
    Info: 98: + IC(1.107 ns) + CELL(0.495 ns) = 43.216 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_23_result_int[5]~1'
    Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 43.296 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_23_result_int[6]~3'
    Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 43.376 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_23_result_int[7]~5'
    Info: 101: + IC(0.000 ns) + CELL(0.080 ns) = 43.456 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_23_result_int[8]~7'
    Info: 102: + IC(0.000 ns) + CELL(0.080 ns) = 43.536 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_23_result_int[9]~9'
    Info: 103: + IC(0.000 ns) + CELL(0.080 ns) = 43.616 ns; Loc. = LAB_X26_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_23_result_int[10]~11'
    Info: 104: + IC(0.000 ns) + CELL(0.080 ns) = 43.696 ns; Loc. = LAB_X26_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_23_result_int[11]~13'
    Info: 105: + IC(0.000 ns) + CELL(0.458 ns) = 44.154 ns; Loc. = LAB_X26_Y15; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_23_result_int[12]~14'
    Info: 106: + IC(1.265 ns) + CELL(0.322 ns) = 45.741 ns; Loc. = LAB_X30_Y16; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[280]~1227'
    Info: 107: + IC(1.382 ns) + CELL(0.495 ns) = 47.618 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_24_result_int[5]~1'
    Info: 108: + IC(0.000 ns) + CELL(0.080 ns) = 47.698 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_24_result_int[6]~3'
    Info: 109: + IC(0.000 ns) + CELL(0.080 ns) = 47.778 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_24_result_int[7]~5'
    Info: 110: + IC(0.000 ns) + CELL(0.080 ns) = 47.858 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_24_result_int[8]~7'
    Info: 111: + IC(0.000 ns) + CELL(0.080 ns) = 47.938 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_24_result_int[9]~9'
    Info: 112: + IC(0.000 ns) + CELL(0.080 ns) = 48.018 ns; Loc. = LAB_X27_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_24_result_int[10]~11'
    Info: 113: + IC(0.000 ns) + CELL(0.080 ns) = 48.098 ns; Loc. = LAB_X27_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_24_result_int[11]~13'
    Info: 114: + IC(0.000 ns) + CELL(0.458 ns) = 48.556 ns; Loc. = LAB_X27_Y15; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_24_result_int[12]~14'
    Info: 115: + IC(1.015 ns) + CELL(0.545 ns) = 50.116 ns; Loc. = LAB_X30_Y16; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[293]~915'
    Info: 116: + IC(1.050 ns) + CELL(0.517 ns) = 51.683 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_25_result_int[6]~3'
    Info: 117: + IC(0.000 ns) + CELL(0.080 ns) = 51.763 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_25_result_int[7]~5'
    Info: 118: + IC(0.000 ns) + CELL(0.080 ns) = 51.843 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_25_result_int[8]~7'
    Info: 119: + IC(0.000 ns) + CELL(0.080 ns) = 51.923 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_25_result_int[9]~9'
    Info: 120: + IC(0.000 ns) + CELL(0.080 ns) = 52.003 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_25_result_int[10]~11'
    Info: 121: + IC(0.000 ns) + CELL(0.080 ns) = 52.083 ns; Loc. = LAB_X29_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_25_result_int[11]~13'
    Info: 122: + IC(0.000 ns) + CELL(0.458 ns) = 52.541 ns; Loc. = LAB_X29_Y15; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_25_result_int[12]~14'
    Info: 123: + IC(1.237 ns) + CELL(0.322 ns) = 54.100 ns; Loc. = LAB_X27_Y14; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[304]~1243'
    Info: 124: + IC(1.382 ns) + CELL(0.495 ns) = 55.977 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_26_result_int[5]~1'
    Info: 125: + IC(0.000 ns) + CELL(0.080 ns) = 56.057 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_26_result_int[6]~3'
    Info: 126: + IC(0.000 ns) + CELL(0.080 ns) = 56.137 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_26_result_int[7]~5'
    Info: 127: + IC(0.000 ns) + CELL(0.080 ns) = 56.217 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_26_result_int[8]~7'
    Info: 128: + IC(0.000 ns) + CELL(0.080 ns) = 56.297 ns; Loc. = LAB_X30_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_26_result_int[9]~9'
    Info: 129: + IC(0.000 ns) + CELL(0.080 ns) = 56.377 ns; Loc. = LAB_X30_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_26_result_int[10]~11'
    Info: 130: + IC(0.000 ns) + CELL(0.080 ns) = 56.457 ns; Loc. = LAB_X30_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_26_result_int[11]~13'
    Info: 131: + IC(0.000 ns) + CELL(0.458 ns) = 56.915 ns; Loc. = LAB_X30_Y15; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_26_result_int[12]~14'
    Info: 132: + IC(0.929 ns) + CELL(0.322 ns) = 58.166 ns; Loc. = LAB_X30_Y16; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[316]~1251'
    Info: 133: + IC(1.073 ns) + CELL(0.495 ns) = 59.734 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_27_result_int[5]~1'
    Info: 134: + IC(0.000 ns) + CELL(0.080 ns) = 59.814 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_27_result_int[6]~3'
    Info: 135: + IC(0.000 ns) + CELL(0.080 ns) = 59.894 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_27_result_int[7]~5'
    Info: 136: + IC(0.000 ns) + CELL(0.080 ns) = 59.974 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_27_result_int[8]~7'
    Info: 137: + IC(0.000 ns) + CELL(0.080 ns) = 60.054 ns; Loc. = LAB_X31_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_27_result_int[9]~9'
    Info: 138: + IC(0.000 ns) + CELL(0.080 ns) = 60.134 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_27_result_int[10]~11'
    Info: 139: + IC(0.000 ns) + CELL(0.080 ns) = 60.214 ns; Loc. = LAB_X31_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_27_result_int[11]~13'
    Info: 140: + IC(0.000 ns) + CELL(0.458 ns) = 60.672 ns; Loc. = LAB_X31_Y15; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_27_result_int[12]~14'
    Info: 141: + IC(0.929 ns) + CELL(0.322 ns) = 61.923 ns; Loc. = LAB_X31_Y14; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[328]~1259'
    Info: 142: + IC(0.498 ns) + CELL(0.495 ns) = 62.916 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_28_result_int[5]~1'
    Info: 143: + IC(0.000 ns) + CELL(0.080 ns) = 62.996 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_28_result_int[6]~3'
    Info: 144: + IC(0.000 ns) + CELL(0.080 ns) = 63.076 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_28_result_int[7]~5'
    Info: 145: + IC(0.000 ns) + CELL(0.080 ns) = 63.156 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_28_result_int[8]~7'
    Info: 146: + IC(0.000 ns) + CELL(0.080 ns) = 63.236 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_28_result_int[9]~9'
    Info: 147: + IC(0.000 ns) + CELL(0.080 ns) = 63.316 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_28_result_int[10]~11'
    Info: 148: + IC(0.000 ns) + CELL(0.080 ns) = 63.396 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_28_result_int[11]~13'
    Info: 149: + IC(0.000 ns) + CELL(0.458 ns) = 63.854 ns; Loc. = LAB_X31_Y14; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_28_result_int[12]~14'
    Info: 150: + IC(0.929 ns) + CELL(0.319 ns) = 65.102 ns; Loc. = LAB_X32_Y15; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[342]~1264'
    Info: 151: + IC(1.050 ns) + CELL(0.517 ns) = 66.669 ns; Loc. = LAB_X32_Y14; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_29_result_int[7]~5'
    Info: 152: + IC(0.000 ns) + CELL(0.080 ns) = 66.749 ns; Loc. = LAB_X32_Y14; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_29_result_int[8]~7'
    Info: 153: + IC(0.000 ns) + CELL(0.080 ns) = 66.829 ns; Loc. = LAB_X32_Y14; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_29_result_int[9]~9'
    Info: 154: + IC(0.000 ns) + CELL(0.080 ns) = 66.909 ns; Loc. = LAB_X32_Y14; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_29_result_int[10]~11'
    Info: 155: + IC(0.000 ns) + CELL(0.080 ns) = 66.989 ns; Loc. = LAB_X32_Y14; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_29_result_int[11]~13'
    Info: 156: + IC(0.000 ns) + CELL(0.458 ns) = 67.447 ns; Loc. = LAB_X32_Y14; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_29_result_int[12]~14'
    Info: 157: + IC(0.940 ns) + CELL(0.322 ns) = 68.709 ns; Loc. = LAB_X32_Y16; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[352]~1275'
    Info: 158: + IC(1.084 ns) + CELL(0.495 ns) = 70.288 ns; Loc. = LAB_X33_Y14; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_30_result_int[5]~1'
    Info: 159: + IC(0.000 ns) + CELL(0.080 ns) = 70.368 ns; Loc. = LAB_X33_Y14; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_30_result_int[6]~3'
    Info: 160: + IC(0.000 ns) + CELL(0.080 ns) = 70.448 ns; Loc. = LAB_X33_Y14; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_30_result_int[7]~5'
    Info: 161: + IC(0.000 ns) + CELL(0.080 ns) = 70.528 ns; Loc. = LAB_X33_Y14; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_30_result_int[8]~7'
    Info: 162: + IC(0.000 ns) + CELL(0.080 ns) = 70.608 ns; Loc. = LAB_X33_Y14; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_30_result_int[9]~9'
    Info: 163: + IC(0.000 ns) + CELL(0.080 ns) = 70.688 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_30_result_int[10]~11'
    Info: 164: + IC(0.000 ns) + CELL(0.080 ns) = 70.768 ns; Loc. = LAB_X33_Y14; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_30_result_int[11]~13'
    Info: 165: + IC(0.000 ns) + CELL(0.458 ns) = 71.226 ns; Loc. = LAB_X33_Y14; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_30_result_int[12]~14'
    Info: 166: + IC(0.929 ns) + CELL(0.319 ns) = 72.474 ns; Loc. = LAB_X33_Y15; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[368]~1278'
    Info: 167: + IC(1.050 ns) + CELL(0.517 ns) = 74.041 ns; Loc. = LAB_X34_Y14; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_31_result_int[9]~9'
    Info: 168: + IC(0.000 ns) + CELL(0.080 ns) = 74.121 ns; Loc. = LAB_X34_Y14; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_31_result_int[10]~11'
    Info: 169: + IC(0.000 ns) + CELL(0.080 ns) = 74.201 ns; Loc. = LAB_X34_Y14; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_31_result_int[11]~13'
    Info: 170: + IC(0.000 ns) + CELL(0.458 ns) = 74.659 ns; Loc. = LAB_X34_Y14; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_31_result_int[12]~14'
    Info: 171: + IC(1.238 ns) + CELL(0.319 ns) = 76.216 ns; Loc. = LAB_X37_Y15; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[380]~1286'
    Info: 172: + IC(1.016 ns) + CELL(0.517 ns) = 77.749 ns; Loc. = LAB_X34_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_32_result_int[9]~9'
    Info: 173: + IC(0.000 ns) + CELL(0.080 ns) = 77.829 ns; Loc. = LAB_X34_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_32_result_int[10]~11'
    Info: 174: + IC(0.000 ns) + CELL(0.080 ns) = 77.909 ns; Loc. = LAB_X34_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_32_result_int[11]~13'
    Info: 175: + IC(0.000 ns) + CELL(0.458 ns) = 78.367 ns; Loc. = LAB_X34_Y15; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_32_result_int[12]~14'
    Info: 176: + IC(1.073 ns) + CELL(0.177 ns) = 79.617 ns; Loc. = LAB_X35_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[390]~1010'
    Info: 177: + IC(1.073 ns) + CELL(0.495 ns) = 81.185 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_33_result_int[7]~5'
    Info: 178: + IC(0.000 ns) + CELL(0.080 ns) = 81.265 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_33_result_int[8]~7'
    Info: 179: + IC(0.000 ns) + CELL(0.080 ns) = 81.345 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_33_result_int[9]~9'
    Info: 180: + IC(0.000 ns) + CELL(0.080 ns) = 81.425 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_33_result_int[10]~11'
    Info: 181: + IC(0.000 ns) + CELL(0.080 ns) = 81.505 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_33_result_int[11]~13'
    Info: 182: + IC(0.000 ns) + CELL(0.458 ns) = 81.963 ns; Loc. = LAB_X35_Y15; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_33_result_int[12]~14'
    Info: 183: + IC(0.929 ns) + CELL(0.319 ns) = 83.211 ns; Loc. = LAB_X35_Y16; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[402]~1304'
    Info: 184: + IC(1.050 ns) + CELL(0.517 ns) = 84.778 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_34_result_int[7]~5'
    Info: 185: + IC(0.000 ns) + CELL(0.080 ns) = 84.858 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_34_result_int[8]~7'
    Info: 186: + IC(0.000 ns) + CELL(0.080 ns) = 84.938 ns; Loc. = LAB_X36_Y15; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_34_result_int[9]~9'
    Info: 187: + IC(0.000 ns) + CELL(0.080 ns) = 85.018 ns; Loc. = LAB_X36_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_34_result_int[10]~11'
    Info: 188: + IC(0.000 ns) + CELL(0.080 ns) = 85.098 ns; Loc. = LAB_X36_Y15; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_34_result_int[11]~13'
    Info: 189: + IC(0.000 ns) + CELL(0.458 ns) = 85.556 ns; Loc. = LAB_X36_Y15; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_34_result_int[12]~14'
    Info: 190: + IC(0.588 ns) + CELL(0.322 ns) = 86.466 ns; Loc. = LAB_X37_Y15; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[412]~1315'
    Info: 191: + IC(1.073 ns) + CELL(0.495 ns) = 88.034 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_35_result_int[5]~1'
    Info: 192: + IC(0.000 ns) + CELL(0.080 ns) = 88.114 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_35_result_int[6]~3'
    Info: 193: + IC(0.000 ns) + CELL(0.080 ns) = 88.194 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_35_result_int[7]~5'
    Info: 194: + IC(0.000 ns) + CELL(0.080 ns) = 88.274 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_35_result_int[8]~7'
    Info: 195: + IC(0.000 ns) + CELL(0.080 ns) = 88.354 ns; Loc. = LAB_X36_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_35_result_int[9]~9'
    Info: 196: + IC(0.000 ns) + CELL(0.080 ns) = 88.434 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_35_result_int[10]~11'
    Info: 197: + IC(0.000 ns) + CELL(0.080 ns) = 88.514 ns; Loc. = LAB_X36_Y16; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_35_result_int[11]~13'
    Info: 198: + IC(0.000 ns) + CELL(0.458 ns) = 88.972 ns; Loc. = LAB_X36_Y16; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_35_result_int[12]~14'
    Info: 199: + IC(1.014 ns) + CELL(0.545 ns) = 90.531 ns; Loc. = LAB_X38_Y15; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[425]~1047'
    Info: 200: + IC(1.060 ns) + CELL(0.517 ns) = 92.108 ns; Loc. = LAB_X37_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_36_result_int[6]~3'
    Info: 201: + IC(0.000 ns) + CELL(0.080 ns) = 92.188 ns; Loc. = LAB_X37_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_36_result_int[7]~5'
    Info: 202: + IC(0.000 ns) + CELL(0.080 ns) = 92.268 ns; Loc. = LAB_X37_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_36_result_int[8]~7'
    Info: 203: + IC(0.000 ns) + CELL(0.080 ns) = 92.348 ns; Loc. = LAB_X37_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_36_result_int[9]~9'
    Info: 204: + IC(0.000 ns) + CELL(0.080 ns) = 92.428 ns; Loc. = LAB_X37_Y16; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_36_result_int[10]~11'
    Info: 205: + IC(0.000 ns) + CELL(0.080 ns) = 92.508 ns; Loc. = LAB_X37_Y16; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_36_result_int[11]~13'
    Info: 206: + IC(0.000 ns) + CELL(0.458 ns) = 92.966 ns; Loc. = LAB_X37_Y16; Fanout = 32; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|add_sub_36_result_int[12]~14'
    Info: 207: + IC(0.717 ns) + CELL(0.545 ns) = 94.228 ns; Loc. = LAB_X37_Y14; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[437]~1059'
    Info: 208: + IC(1.061 ns) + CELL(0.517 ns) = 95.806 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_30~3'
    Info: 209: + IC(0.000 ns) + CELL(0.080 ns) = 95.886 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_30~5'
    Info: 210: + IC(0.000 ns) + CELL(0.080 ns) = 95.966 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_30~7'
    Info: 211: + IC(0.000 ns) + CELL(0.080 ns) = 96.046 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_30~9'
    Info: 212: + IC(0.000 ns) + CELL(0.080 ns) = 96.126 ns; Loc. = LAB_X38_Y16; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_30~11'
    Info: 213: + IC(0.000 ns) + CELL(0.080 ns) = 96.206 ns; Loc. = LAB_X38_Y16; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_30~13'
    Info: 214: + IC(0.000 ns) + CELL(0.458 ns) = 96.664 ns; Loc. = LAB_X38_Y16; Fanout = 30; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_30~14'
    Info: 215: + IC(1.257 ns) + CELL(0.322 ns) = 98.243 ns; Loc. = LAB_X36_Y18; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[448]~1339'
    Info: 216: + IC(0.732 ns) + CELL(0.495 ns) = 99.470 ns; Loc. = LAB_X37_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_31~1'
    Info: 217: + IC(0.000 ns) + CELL(0.080 ns) = 99.550 ns; Loc. = LAB_X37_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_31~3'
    Info: 218: + IC(0.000 ns) + CELL(0.080 ns) = 99.630 ns; Loc. = LAB_X37_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_31~5'
    Info: 219: + IC(0.000 ns) + CELL(0.080 ns) = 99.710 ns; Loc. = LAB_X37_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_31~7'
    Info: 220: + IC(0.000 ns) + CELL(0.080 ns) = 99.790 ns; Loc. = LAB_X37_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_31~9'
    Info: 221: + IC(0.000 ns) + CELL(0.080 ns) = 99.870 ns; Loc. = LAB_X37_Y18; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_31~11'
    Info: 222: + IC(0.000 ns) + CELL(0.080 ns) = 99.950 ns; Loc. = LAB_X37_Y18; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_31~13'
    Info: 223: + IC(0.000 ns) + CELL(0.458 ns) = 100.408 ns; Loc. = LAB_X37_Y18; Fanout = 27; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_31~14'
    Info: 224: + IC(0.940 ns) + CELL(0.319 ns) = 101.667 ns; Loc. = LAB_X38_Y16; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[462]~1344'
    Info: 225: + IC(1.070 ns) + CELL(0.517 ns) = 103.254 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_32~5'
    Info: 226: + IC(0.000 ns) + CELL(0.080 ns) = 103.334 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_32~7'
    Info: 227: + IC(0.000 ns) + CELL(0.080 ns) = 103.414 ns; Loc. = LAB_X38_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_32~9'
    Info: 228: + IC(0.000 ns) + CELL(0.080 ns) = 103.494 ns; Loc. = LAB_X38_Y18; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_32~11'
    Info: 229: + IC(0.000 ns) + CELL(0.080 ns) = 103.574 ns; Loc. = LAB_X38_Y18; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_32~13'
    Info: 230: + IC(0.000 ns) + CELL(0.458 ns) = 104.032 ns; Loc. = LAB_X38_Y18; Fanout = 24; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_32~14'
    Info: 231: + IC(0.939 ns) + CELL(0.322 ns) = 105.293 ns; Loc. = LAB_X38_Y17; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[472]~1355'
    Info: 232: + IC(1.083 ns) + CELL(0.495 ns) = 106.871 ns; Loc. = LAB_X39_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_34~1'
    Info: 233: + IC(0.000 ns) + CELL(0.080 ns) = 106.951 ns; Loc. = LAB_X39_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_34~3'
    Info: 234: + IC(0.000 ns) + CELL(0.080 ns) = 107.031 ns; Loc. = LAB_X39_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_34~5'
    Info: 235: + IC(0.000 ns) + CELL(0.080 ns) = 107.111 ns; Loc. = LAB_X39_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_34~7'
    Info: 236: + IC(0.000 ns) + CELL(0.080 ns) = 107.191 ns; Loc. = LAB_X39_Y18; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_34~9'
    Info: 237: + IC(0.000 ns) + CELL(0.080 ns) = 107.271 ns; Loc. = LAB_X39_Y18; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_34~11'
    Info: 238: + IC(0.000 ns) + CELL(0.080 ns) = 107.351 ns; Loc. = LAB_X39_Y18; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_34~13'
    Info: 239: + IC(0.000 ns) + CELL(0.458 ns) = 107.809 ns; Loc. = LAB_X39_Y18; Fanout = 21; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_34~14'
    Info: 240: + IC(0.939 ns) + CELL(0.322 ns) = 109.070 ns; Loc. = LAB_X38_Y19; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[484]~1363'
    Info: 241: + IC(1.083 ns) + CELL(0.495 ns) = 110.648 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_35~1'
    Info: 242: + IC(0.000 ns) + CELL(0.080 ns) = 110.728 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_35~3'
    Info: 243: + IC(0.000 ns) + CELL(0.080 ns) = 110.808 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_35~5'
    Info: 244: + IC(0.000 ns) + CELL(0.080 ns) = 110.888 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_35~7'
    Info: 245: + IC(0.000 ns) + CELL(0.080 ns) = 110.968 ns; Loc. = LAB_X38_Y20; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_35~9'
    Info: 246: + IC(0.000 ns) + CELL(0.080 ns) = 111.048 ns; Loc. = LAB_X38_Y20; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_35~11'
    Info: 247: + IC(0.000 ns) + CELL(0.080 ns) = 111.128 ns; Loc. = LAB_X38_Y20; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_35~13'
    Info: 248: + IC(0.000 ns) + CELL(0.458 ns) = 111.586 ns; Loc. = LAB_X38_Y20; Fanout = 19; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_35~14'
    Info: 249: + IC(0.949 ns) + CELL(0.319 ns) = 112.854 ns; Loc. = LAB_X39_Y18; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[501]~1365'
    Info: 250: + IC(1.070 ns) + CELL(0.517 ns) = 114.441 ns; Loc. = LAB_X38_Y20; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_36~3'
    Info: 251: + IC(0.000 ns) + CELL(0.080 ns) = 114.521 ns; Loc. = LAB_X38_Y20; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_36~5'
    Info: 252: + IC(0.000 ns) + CELL(0.458 ns) = 114.979 ns; Loc. = LAB_X38_Y20; Fanout = 18; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_36~6'
    Info: 253: + IC(0.598 ns) + CELL(0.322 ns) = 115.899 ns; Loc. = LAB_X39_Y20; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[512]~1371'
    Info: 254: + IC(1.049 ns) + CELL(0.495 ns) = 117.443 ns; Loc. = LAB_X35_Y20; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_37~1'
    Info: 255: + IC(0.000 ns) + CELL(0.080 ns) = 117.523 ns; Loc. = LAB_X35_Y20; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_37~3'
    Info: 256: + IC(0.000 ns) + CELL(0.080 ns) = 117.603 ns; Loc. = LAB_X35_Y20; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_37~5'
    Info: 257: + IC(0.000 ns) + CELL(0.458 ns) = 118.061 ns; Loc. = LAB_X35_Y20; Fanout = 18; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_37~6'
    Info: 258: + IC(0.588 ns) + CELL(0.322 ns) = 118.971 ns; Loc. = LAB_X36_Y20; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[524]~1376'
    Info: 259: + IC(0.732 ns) + CELL(0.495 ns) = 120.198 ns; Loc. = LAB_X35_Y20; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_38~1'
    Info: 260: + IC(0.000 ns) + CELL(0.080 ns) = 120.278 ns; Loc. = LAB_X35_Y20; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_38~3'
    Info: 261: + IC(0.000 ns) + CELL(0.080 ns) = 120.358 ns; Loc. = LAB_X35_Y20; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_38~5'
    Info: 262: + IC(0.000 ns) + CELL(0.458 ns) = 120.816 ns; Loc. = LAB_X35_Y20; Fanout = 18; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_38~6'
    Info: 263: + IC(0.732 ns) + CELL(0.177 ns) = 121.725 ns; Loc. = LAB_X36_Y20; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[537]~1125'
    Info: 264: + IC(1.073 ns) + CELL(0.495 ns) = 123.293 ns; Loc. = LAB_X36_Y21; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_39~3'
    Info: 265: + IC(0.000 ns) + CELL(0.080 ns) = 123.373 ns; Loc. = LAB_X36_Y21; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_39~5'
    Info: 266: + IC(0.000 ns) + CELL(0.458 ns) = 123.831 ns; Loc. = LAB_X36_Y21; Fanout = 18; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_39~6'
    Info: 267: + IC(0.929 ns) + CELL(0.322 ns) = 125.082 ns; Loc. = LAB_X36_Y20; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[548]~1384'
    Info: 268: + IC(1.073 ns) + CELL(0.495 ns) = 126.650 ns; Loc. = LAB_X35_Y21; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_40~1'
    Info: 269: + IC(0.000 ns) + CELL(0.080 ns) = 126.730 ns; Loc. = LAB_X35_Y21; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_40~3'
    Info: 270: + IC(0.000 ns) + CELL(0.080 ns) = 126.810 ns; Loc. = LAB_X35_Y21; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_40~5'
    Info: 271: + IC(0.000 ns) + CELL(0.458 ns) = 127.268 ns; Loc. = LAB_X35_Y21; Fanout = 16; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_40~6'
    Info: 272: + IC(0.588 ns) + CELL(0.322 ns) = 128.178 ns; Loc. = LAB_X36_Y21; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[560]~1387'
    Info: 273: + IC(0.732 ns) + CELL(0.495 ns) = 129.405 ns; Loc. = LAB_X35_Y21; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_41~1'
    Info: 274: + IC(0.000 ns) + CELL(0.080 ns) = 129.485 ns; Loc. = LAB_X35_Y21; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_41~3'
    Info: 275: + IC(0.000 ns) + CELL(0.080 ns) = 129.565 ns; Loc. = LAB_X35_Y21; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_41~5'
    Info: 276: + IC(0.000 ns) + CELL(0.458 ns) = 130.023 ns; Loc. = LAB_X35_Y21; Fanout = 11; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_41~6'
    Info: 277: + IC(0.894 ns) + CELL(0.322 ns) = 131.239 ns; Loc. = LAB_X33_Y21; Fanout = 3; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[572]~1390'
    Info: 278: + IC(0.732 ns) + CELL(0.495 ns) = 132.466 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_42~1'
    Info: 279: + IC(0.000 ns) + CELL(0.080 ns) = 132.546 ns; Loc. = LAB_X34_Y21; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_42~3'
    Info: 280: + IC(0.000 ns) + CELL(0.080 ns) = 132.626 ns; Loc. = LAB_X34_Y21; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_42~5'
    Info: 281: + IC(0.000 ns) + CELL(0.458 ns) = 133.084 ns; Loc. = LAB_X34_Y21; Fanout = 7; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_42~6'
    Info: 282: + IC(0.354 ns) + CELL(0.322 ns) = 133.760 ns; Loc. = LAB_X34_Y21; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|StageOut[584]~1393'
    Info: 283: + IC(0.498 ns) + CELL(0.495 ns) = 134.753 ns; Loc. = LAB_X34_Y21; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_43~1'
    Info: 284: + IC(0.000 ns) + CELL(0.080 ns) = 134.833 ns; Loc. = LAB_X34_Y21; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_43~3'
    Info: 285: + IC(0.000 ns) + CELL(0.080 ns) = 134.913 ns; Loc. = LAB_X34_Y21; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_43~5'
    Info: 286: + IC(0.000 ns) + CELL(0.458 ns) = 135.371 ns; Loc. = LAB_X34_Y21; Fanout = 1; COMB Node = 'control:ctrl|lpm_divide:Div1|lpm_divide_kto:auto_generated|abs_divider_1dg:divider|alt_u_div_e5f:divider|op_43~6'
    Info: 287: + IC(0.354 ns) + CELL(0.322 ns) = 136.047 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'control:ctrl|rounds~4'
    Info: 288: + IC(1.015 ns) + CELL(0.517 ns) = 137.579 ns; Loc. = LAB_X32_Y21; Fanout = 2; COMB Node = 'control:ctrl|Add2~1'
    Info: 289: + IC(0.000 ns) + CELL(0.080 ns) = 137.659 ns; Loc. = LAB_X32_Y21; Fanout = 2; COMB Node = 'control:ctrl|Add2~3'
    Info: 290: + IC(0.000 ns) + CELL(0.080 ns) = 137.739 ns; Loc. = LAB_X32_Y21; Fanout = 2; COMB Node = 'control:ctrl|Add2~5'
    Info: 291: + IC(0.000 ns) + CELL(0.080 ns) = 137.819 ns; Loc. = LAB_X32_Y21; Fanout = 2; COMB Node = 'control:ctrl|Add2~7'
    Info: 292: + IC(0.000 ns) + CELL(0.080 ns) = 137.899 ns; Loc. = LAB_X32_Y21; Fanout = 2; COMB Node = 'control:ctrl|Add2~9'
    Info: 293: + IC(0.000 ns) + CELL(0.080 ns) = 137.979 ns; Loc. = LAB_X32_Y21; Fanout = 2; COMB Node = 'control:ctrl|Add2~11'
    Info: 294: + IC(0.000 ns) + CELL(0.080 ns) = 138.059 ns; Loc. = LAB_X32_Y21; Fanout = 2; COMB Node = 'control:ctrl|Add2~13'
    Info: 295: + IC(0.000 ns) + CELL(0.080 ns) = 138.139 ns; Loc. = LAB_X32_Y21; Fanout = 2; COMB Node = 'control:ctrl|Add2~15'
    Info: 296: + IC(0.000 ns) + CELL(0.080 ns) = 138.219 ns; Loc. = LAB_X32_Y21; Fanout = 2; COMB Node = 'control:ctrl|Add2~17'
    Info: 297: + IC(0.000 ns) + CELL(0.080 ns) = 138.299 ns; Loc. = LAB_X32_Y21; Fanout = 2; COMB Node = 'control:ctrl|Add2~19'
    Info: 298: + IC(0.098 ns) + CELL(0.080 ns) = 138.477 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'control:ctrl|Add2~21'
    Info: 299: + IC(0.000 ns) + CELL(0.080 ns) = 138.557 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'control:ctrl|Add2~23'
    Info: 300: + IC(0.000 ns) + CELL(0.080 ns) = 138.637 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'control:ctrl|Add2~25'
    Info: 301: + IC(0.000 ns) + CELL(0.080 ns) = 138.717 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'control:ctrl|Add2~27'
    Info: 302: + IC(0.000 ns) + CELL(0.080 ns) = 138.797 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'control:ctrl|Add2~29'
    Info: 303: + IC(0.000 ns) + CELL(0.080 ns) = 138.877 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'control:ctrl|Add2~31'
    Info: 304: + IC(0.000 ns) + CELL(0.080 ns) = 138.957 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'control:ctrl|Add2~33'
    Info: 305: + IC(0.000 ns) + CELL(0.080 ns) = 139.037 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'control:ctrl|Add2~35'
    Info: 306: + IC(0.000 ns) + CELL(0.080 ns) = 139.117 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'control:ctrl|Add2~37'
    Info: 307: + IC(0.000 ns) + CELL(0.080 ns) = 139.197 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'control:ctrl|Add2~39'
    Info: 308: + IC(0.000 ns) + CELL(0.080 ns) = 139.277 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'control:ctrl|Add2~41'
    Info: 309: + IC(0.000 ns) + CELL(0.080 ns) = 139.357 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'control:ctrl|Add2~43'
    Info: 310: + IC(0.000 ns) + CELL(0.080 ns) = 139.437 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'control:ctrl|Add2~45'
    Info: 311: + IC(0.000 ns) + CELL(0.458 ns) = 139.895 ns; Loc. = LAB_X32_Y20; Fanout = 3; COMB Node = 'control:ctrl|Add2~46'
    Info: 312: + IC(1.050 ns) + CELL(0.517 ns) = 141.462 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'control:ctrl|Add3~27'
    Info: 313: + IC(0.000 ns) + CELL(0.080 ns) = 141.542 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'control:ctrl|Add3~29'
    Info: 314: + IC(0.000 ns) + CELL(0.080 ns) = 141.622 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'control:ctrl|Add3~31'
    Info: 315: + IC(0.000 ns) + CELL(0.080 ns) = 141.702 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'control:ctrl|Add3~33'
    Info: 316: + IC(0.000 ns) + CELL(0.080 ns) = 141.782 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'control:ctrl|Add3~35'
    Info: 317: + IC(0.000 ns) + CELL(0.080 ns) = 141.862 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'control:ctrl|Add3~37'
    Info: 318: + IC(0.000 ns) + CELL(0.080 ns) = 141.942 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'control:ctrl|Add3~39'
    Info: 319: + IC(0.000 ns) + CELL(0.080 ns) = 142.022 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'control:ctrl|Add3~41'
    Info: 320: + IC(0.000 ns) + CELL(0.080 ns) = 142.102 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'control:ctrl|Add3~43'
    Info: 321: + IC(0.000 ns) + CELL(0.080 ns) = 142.182 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'control:ctrl|Add3~45'
    Info: 322: + IC(0.000 ns) + CELL(0.080 ns) = 142.262 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'control:ctrl|Add3~47'
    Info: 323: + IC(0.000 ns) + CELL(0.458 ns) = 142.720 ns; Loc. = LAB_X33_Y19; Fanout = 1; COMB Node = 'control:ctrl|Add3~48'
    Info: 324: + IC(0.388 ns) + CELL(0.521 ns) = 143.629 ns; Loc. = LAB_X32_Y19; Fanout = 1; COMB Node = 'control:ctrl|h_pixel~30'
    Info: 325: + IC(0.000 ns) + CELL(0.096 ns) = 143.725 ns; Loc. = LAB_X32_Y19; Fanout = 2; REG Node = 'control:ctrl|h_pixel[-8]'
    Info: Total cell delay = 68.062 ns ( 47.36 % )
    Info: Total interconnect delay = 75.663 ns ( 52.64 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 5% of the available device resources
    Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13
Info: Fitter routing operations ending: elapsed time is 00:00:05
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
Info: Started post-fitting delay annotation
Warning: Found 65 output pins without output pin load capacitance assignment
    Info: Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_UB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_LB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Quartus II Fitter was successful. 0 errors, 348 warnings
    Info: Peak virtual memory: 273 megabytes
    Info: Processing ended: Wed Jun 24 06:36:49 2015
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21


