// -p validate -p compile-sync

import "primitives/core.futil";
import "primitives/memories/comb.futil";
import "primitives/sync.futil";

component main() -> () {
  cells {
    out = comb_mem_d1(32, 5, 3);
    val = std_reg(32);
    add_0 = std_add(32);
    addr = std_reg(3);
    add_1 = std_add(3);
    lt = std_lt(3);
  }

  wires {
    group incr_val {
      add_0.left = val.out;
      add_0.right = 32'd1;
      val.in = add_0.out;
      val.write_en = 1'd1;
      incr_val[done] = val.done;
    }

    group reg_to_mem {
      out.write_en = 1'd1;
      out.write_data = val.out;
      out.addr0 = addr.out;
      reg_to_mem[done] = out.done;
    }

    group incr_idx {
      add_1.left = addr.out;
      add_1.right = 3'd1;
      addr.in = add_1.out;
      addr.write_en = 1'd1;
      incr_idx[done] = addr.done;
    }

    comb group cmp {
      lt.left = addr.out;
      lt.right = 3'd5;
    }
  }

  control {
    par {
      seq {
        while lt.out with cmp {
          seq {
            @sync(1);
            reg_to_mem;
            incr_idx;
            @sync(2);
          }
        }
      }

      while lt.out with cmp {
        seq {
          incr_val;
          @sync(1);
          @sync(2);
        }
      }
    }
  }
}