
MSC_STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eb58  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f0  0800ecf8  0800ecf8  0000fcf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f0e8  0800f0e8  00011080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f0e8  0800f0e8  000100e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f0f0  0800f0f0  00011080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f0f0  0800f0f0  000100f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f0f4  0800f0f4  000100f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800f0f8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000111e8  20000080  0800f178  00011080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20011268  0800f178  00011268  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00011080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024cdd  00000000  00000000  000110b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000576a  00000000  00000000  00035d8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018f8  00000000  00000000  0003b4f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014da  00000000  00000000  0003cdf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e154  00000000  00000000  0003e2ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020f37  00000000  00000000  0005c41e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b5b3d  00000000  00000000  0007d355  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00132e92  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f74  00000000  00000000  00132ed8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00139e4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ece0 	.word	0x0800ece0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	0800ece0 	.word	0x0800ece0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <tud_hid_set_report_cb>:

#include <usb_class.h>

// 1. Set Report Callback
void tud_hid_set_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t const* buffer, uint16_t bufsize)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	603b      	str	r3, [r7, #0]
 80005c4:	4603      	mov	r3, r0
 80005c6:	71fb      	strb	r3, [r7, #7]
 80005c8:	460b      	mov	r3, r1
 80005ca:	71bb      	strb	r3, [r7, #6]
 80005cc:	4613      	mov	r3, r2
 80005ce:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) bufsize;
}
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005da:	4770      	bx	lr

080005dc <tud_hid_get_report_cb>:

// 2. Get Report Callback
uint16_t tud_hid_get_report_cb(uint8_t instance, uint8_t report_id, hid_report_type_t report_type, uint8_t* buffer, uint16_t reqlen)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	603b      	str	r3, [r7, #0]
 80005e4:	4603      	mov	r3, r0
 80005e6:	71fb      	strb	r3, [r7, #7]
 80005e8:	460b      	mov	r3, r1
 80005ea:	71bb      	strb	r3, [r7, #6]
 80005ec:	4613      	mov	r3, r2
 80005ee:	717b      	strb	r3, [r7, #5]
  (void) instance; (void) report_id; (void) report_type; (void) buffer; (void) reqlen;
  return 0;
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr

080005fe <HAL_TIM_OC_DelayElapsedCallback>:
bool is_ready = true;

uint16_t normal_arr = 10000-1;
uint16_t emerg_arr = 1000-1;

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim){
 80005fe:	b480      	push	{r7}
 8000600:	b083      	sub	sp, #12
 8000602:	af00      	add	r7, sp, #0
 8000604:	6078      	str	r0, [r7, #4]
	if(is_ready){
//		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
	}
}
 8000606:	bf00      	nop
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
	...

08000614 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	4603      	mov	r3, r0
 800061c:	80fb      	strh	r3, [r7, #6]
	is_ready = false;
 800061e:	4b18      	ldr	r3, [pc, #96]	@ (8000680 <HAL_GPIO_EXTI_Callback+0x6c>)
 8000620:	2200      	movs	r2, #0
 8000622:	701a      	strb	r2, [r3, #0]

	if(g_is_emergency_mode){
 8000624:	4b17      	ldr	r3, [pc, #92]	@ (8000684 <HAL_GPIO_EXTI_Callback+0x70>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d00a      	beq.n	8000642 <HAL_GPIO_EXTI_Callback+0x2e>
		// emergency -> normal
		__HAL_TIM_SET_AUTORELOAD(&htim11, normal_arr);
 800062c:	4b16      	ldr	r3, [pc, #88]	@ (8000688 <HAL_GPIO_EXTI_Callback+0x74>)
 800062e:	881a      	ldrh	r2, [r3, #0]
 8000630:	4b16      	ldr	r3, [pc, #88]	@ (800068c <HAL_GPIO_EXTI_Callback+0x78>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000636:	4b14      	ldr	r3, [pc, #80]	@ (8000688 <HAL_GPIO_EXTI_Callback+0x74>)
 8000638:	881b      	ldrh	r3, [r3, #0]
 800063a:	461a      	mov	r2, r3
 800063c:	4b13      	ldr	r3, [pc, #76]	@ (800068c <HAL_GPIO_EXTI_Callback+0x78>)
 800063e:	60da      	str	r2, [r3, #12]
 8000640:	e009      	b.n	8000656 <HAL_GPIO_EXTI_Callback+0x42>
	}else{
		// normal -> emergency
		__HAL_TIM_SET_AUTORELOAD(&htim11, emerg_arr);
 8000642:	4b13      	ldr	r3, [pc, #76]	@ (8000690 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000644:	881a      	ldrh	r2, [r3, #0]
 8000646:	4b11      	ldr	r3, [pc, #68]	@ (800068c <HAL_GPIO_EXTI_Callback+0x78>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	62da      	str	r2, [r3, #44]	@ 0x2c
 800064c:	4b10      	ldr	r3, [pc, #64]	@ (8000690 <HAL_GPIO_EXTI_Callback+0x7c>)
 800064e:	881b      	ldrh	r3, [r3, #0]
 8000650:	461a      	mov	r2, r3
 8000652:	4b0e      	ldr	r3, [pc, #56]	@ (800068c <HAL_GPIO_EXTI_Callback+0x78>)
 8000654:	60da      	str	r2, [r3, #12]
	}

	g_is_emergency_mode = !g_is_emergency_mode;
 8000656:	4b0b      	ldr	r3, [pc, #44]	@ (8000684 <HAL_GPIO_EXTI_Callback+0x70>)
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	2b00      	cmp	r3, #0
 800065c:	bf14      	ite	ne
 800065e:	2301      	movne	r3, #1
 8000660:	2300      	moveq	r3, #0
 8000662:	b2db      	uxtb	r3, r3
 8000664:	f083 0301 	eor.w	r3, r3, #1
 8000668:	b2db      	uxtb	r3, r3
 800066a:	f003 0301 	and.w	r3, r3, #1
 800066e:	b2da      	uxtb	r2, r3
 8000670:	4b04      	ldr	r3, [pc, #16]	@ (8000684 <HAL_GPIO_EXTI_Callback+0x70>)
 8000672:	701a      	strb	r2, [r3, #0]
}
 8000674:	bf00      	nop
 8000676:	370c      	adds	r7, #12
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr
 8000680:	20000000 	.word	0x20000000
 8000684:	200006d0 	.word	0x200006d0
 8000688:	20000002 	.word	0x20000002
 800068c:	2000009c 	.word	0x2000009c
 8000690:	20000004 	.word	0x20000004

08000694 <mod_change_watchdog>:

void mod_change_watchdog(){
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0
	if(!is_ready){
 8000698:	4b09      	ldr	r3, [pc, #36]	@ (80006c0 <mod_change_watchdog+0x2c>)
 800069a:	781b      	ldrb	r3, [r3, #0]
 800069c:	f083 0301 	eor.w	r3, r3, #1
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d00a      	beq.n	80006bc <mod_change_watchdog+0x28>
		tud_disconnect();
 80006a6:	f008 fe85 	bl	80093b4 <tud_disconnect>
		HAL_Delay(500);
 80006aa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006ae:	f001 f88d 	bl	80017cc <HAL_Delay>
		tud_connect();
 80006b2:	f008 fe8b 	bl	80093cc <tud_connect>

		is_ready = true;
 80006b6:	4b02      	ldr	r3, [pc, #8]	@ (80006c0 <mod_change_watchdog+0x2c>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	701a      	strb	r2, [r3, #0]
	}
}
 80006bc:	bf00      	nop
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000000 	.word	0x20000000

080006c4 <cdc_task>:

void cdc_task(void) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b096      	sub	sp, #88	@ 0x58
 80006c8:	af00      	add	r7, sp, #0
    // 1. 긴급 모드가 아니면 CDC 처리를 하지 않음
    if (!g_is_emergency_mode) return;
 80006ca:	4b17      	ldr	r3, [pc, #92]	@ (8000728 <cdc_task+0x64>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	f083 0301 	eor.w	r3, r3, #1
 80006d2:	b2db      	uxtb	r3, r3
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d123      	bne.n	8000720 <cdc_task+0x5c>
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 80006d8:	2000      	movs	r0, #0
 80006da:	f004 ff53 	bl	8005584 <tud_cdc_n_connected>
 80006de:	4603      	mov	r3, r0

    // 2. PC와 연결되어 있는지 확인 (DTR 신호 체크)
    if (tud_cdc_connected()) {
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d01e      	beq.n	8000722 <cdc_task+0x5e>
TU_ATTR_ALWAYS_INLINE static inline void tud_cdc_set_wanted_char(char wanted) {
  tud_cdc_n_set_wanted_char(0, wanted);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_available(void) {
  return tud_cdc_n_available(0);
 80006e4:	2000      	movs	r0, #0
 80006e6:	f004 ff93 	bl	8005610 <tud_cdc_n_available>
 80006ea:	4603      	mov	r3, r0
        // 3. 읽을 데이터가 있는지 확인
        if (tud_cdc_available()) {
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d018      	beq.n	8000722 <cdc_task+0x5e>
 80006f0:	1d3b      	adds	r3, r7, #4
 80006f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80006f4:	2340      	movs	r3, #64	@ 0x40
 80006f6:	647b      	str	r3, [r7, #68]	@ 0x44
TU_ATTR_ALWAYS_INLINE static inline int32_t tud_cdc_read_char(void) {
  return tud_cdc_n_read_char(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_read(void* buffer, uint32_t bufsize) {
  return tud_cdc_n_read(0, buffer, bufsize);
 80006f8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80006fa:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80006fc:	2000      	movs	r0, #0
 80006fe:	f004 ffcf 	bl	80056a0 <tud_cdc_n_read>
 8000702:	4603      	mov	r3, r0
            // 버퍼 생성
            char buf[64];

            // 데이터 읽기
            uint32_t count = tud_cdc_read(buf, sizeof(buf));
 8000704:	657b      	str	r3, [r7, #84]	@ 0x54
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	653b      	str	r3, [r7, #80]	@ 0x50
 800070a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800070c:	64fb      	str	r3, [r7, #76]	@ 0x4c
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_char(char ch) {
  return tud_cdc_n_write_char(0, ch);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write(void const* buffer, uint32_t bufsize) {
  return tud_cdc_n_write(0, buffer, bufsize);
 800070e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000710:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8000712:	2000      	movs	r0, #0
 8000714:	f004 ffe8 	bl	80056e8 <tud_cdc_n_write>
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_str(char const* str) {
  return tud_cdc_n_write_str(0, str);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_write_flush(void) {
  return tud_cdc_n_write_flush(0);
 8000718:	2000      	movs	r0, #0
 800071a:	f005 f809 	bl	8005730 <tud_cdc_n_write_flush>
 800071e:	e000      	b.n	8000722 <cdc_task+0x5e>
    if (!g_is_emergency_mode) return;
 8000720:	bf00      	nop

            // 전송 버퍼 비우기 (즉시 전송)
            tud_cdc_write_flush();
        }
    }
}
 8000722:	3758      	adds	r7, #88	@ 0x58
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	200006d0 	.word	0x200006d0

0800072c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000732:	f000 ffd9 	bl	80016e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000736:	f000 f83d 	bl	80007b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800073a:	f000 f96f 	bl	8000a1c <MX_GPIO_Init>
  MX_DMA_Init();
 800073e:	f000 f945 	bl	80009cc <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000742:	f000 f8eb 	bl	800091c <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000746:	f000 f913 	bl	8000970 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM11_Init();
 800074a:	f000 f89b 	bl	8000884 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_OC_Start_IT(&htim11, TIM_CHANNEL_1);
 800074e:	2100      	movs	r1, #0
 8000750:	4814      	ldr	r0, [pc, #80]	@ (80007a4 <main+0x78>)
 8000752:	f002 fd93 	bl	800327c <HAL_TIM_OC_Start_IT>

  init_disk_data();
 8000756:	f000 f9dd 	bl	8000b14 <init_disk_data>
  tusb_init();
 800075a:	2100      	movs	r1, #0
 800075c:	2000      	movs	r0, #0
 800075e:	f00c ff89 	bl	800d674 <tusb_rhport_init>

  uint8_t hello[] = "UART OK\n";
 8000762:	4a11      	ldr	r2, [pc, #68]	@ (80007a8 <main+0x7c>)
 8000764:	1d3b      	adds	r3, r7, #4
 8000766:	ca07      	ldmia	r2, {r0, r1, r2}
 8000768:	c303      	stmia	r3!, {r0, r1}
 800076a:	701a      	strb	r2, [r3, #0]

  // 배열의 이름(hello)은 그 자체로 주소값이므로 그대로 넣어줍니다.
  HAL_UART_Transmit_DMA(&huart2, (uint8_t*)hello, 9);
 800076c:	1d3b      	adds	r3, r7, #4
 800076e:	2209      	movs	r2, #9
 8000770:	4619      	mov	r1, r3
 8000772:	480e      	ldr	r0, [pc, #56]	@ (80007ac <main+0x80>)
 8000774:	f003 fb1a 	bl	8003dac <HAL_UART_Transmit_DMA>
void tud_task_ext(uint32_t timeout_ms, bool in_isr);

// Task function should be called in main/rtos loop
TU_ATTR_ALWAYS_INLINE static inline
void tud_task (void) {
  tud_task_ext(UINT32_MAX, false);
 8000778:	2100      	movs	r1, #0
 800077a:	f04f 30ff 	mov.w	r0, #4294967295
 800077e:	f008 ff93 	bl	80096a8 <tud_task_ext>
}
 8000782:	bf00      	nop
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  tud_task();
	  mod_change_watchdog();
 8000784:	f7ff ff86 	bl	8000694 <mod_change_watchdog>
	  if(!g_is_emergency_mode){
 8000788:	4b09      	ldr	r3, [pc, #36]	@ (80007b0 <main+0x84>)
 800078a:	781b      	ldrb	r3, [r3, #0]
 800078c:	f083 0301 	eor.w	r3, r3, #1
 8000790:	b2db      	uxtb	r3, r3
 8000792:	2b00      	cmp	r3, #0
 8000794:	d002      	beq.n	800079c <main+0x70>
//		  vendor_task();
//	 	  hid_task();
		  check_usb_file_smart();
 8000796:	f000 fa53 	bl	8000c40 <check_usb_file_smart>
 800079a:	e7ed      	b.n	8000778 <main+0x4c>
	  }else{
		  cdc_task();
 800079c:	f7ff ff92 	bl	80006c4 <cdc_task>
	  tud_task();
 80007a0:	e7ea      	b.n	8000778 <main+0x4c>
 80007a2:	bf00      	nop
 80007a4:	2000009c 	.word	0x2000009c
 80007a8:	0800ecf8 	.word	0x0800ecf8
 80007ac:	200000e4 	.word	0x200000e4
 80007b0:	200006d0 	.word	0x200006d0

080007b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b094      	sub	sp, #80	@ 0x50
 80007b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ba:	f107 0320 	add.w	r3, r7, #32
 80007be:	2230      	movs	r2, #48	@ 0x30
 80007c0:	2100      	movs	r1, #0
 80007c2:	4618      	mov	r0, r3
 80007c4:	f00d fe00 	bl	800e3c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007c8:	f107 030c 	add.w	r3, r7, #12
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
 80007d0:	605a      	str	r2, [r3, #4]
 80007d2:	609a      	str	r2, [r3, #8]
 80007d4:	60da      	str	r2, [r3, #12]
 80007d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007d8:	2300      	movs	r3, #0
 80007da:	60bb      	str	r3, [r7, #8]
 80007dc:	4b27      	ldr	r3, [pc, #156]	@ (800087c <SystemClock_Config+0xc8>)
 80007de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e0:	4a26      	ldr	r2, [pc, #152]	@ (800087c <SystemClock_Config+0xc8>)
 80007e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007e8:	4b24      	ldr	r3, [pc, #144]	@ (800087c <SystemClock_Config+0xc8>)
 80007ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007f0:	60bb      	str	r3, [r7, #8]
 80007f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007f4:	2300      	movs	r3, #0
 80007f6:	607b      	str	r3, [r7, #4]
 80007f8:	4b21      	ldr	r3, [pc, #132]	@ (8000880 <SystemClock_Config+0xcc>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	4a20      	ldr	r2, [pc, #128]	@ (8000880 <SystemClock_Config+0xcc>)
 80007fe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000802:	6013      	str	r3, [r2, #0]
 8000804:	4b1e      	ldr	r3, [pc, #120]	@ (8000880 <SystemClock_Config+0xcc>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800080c:	607b      	str	r3, [r7, #4]
 800080e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000810:	2301      	movs	r3, #1
 8000812:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000814:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000818:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800081a:	2302      	movs	r3, #2
 800081c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800081e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000822:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000824:	2304      	movs	r3, #4
 8000826:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000828:	2348      	movs	r3, #72	@ 0x48
 800082a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800082c:	2302      	movs	r3, #2
 800082e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000830:	2303      	movs	r3, #3
 8000832:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000834:	f107 0320 	add.w	r3, r7, #32
 8000838:	4618      	mov	r0, r3
 800083a:	f001 ffdf 	bl	80027fc <HAL_RCC_OscConfig>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000844:	f000 f960 	bl	8000b08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000848:	230f      	movs	r3, #15
 800084a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800084c:	2302      	movs	r3, #2
 800084e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000850:	2300      	movs	r3, #0
 8000852:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000854:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000858:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800085a:	2300      	movs	r3, #0
 800085c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800085e:	f107 030c 	add.w	r3, r7, #12
 8000862:	2102      	movs	r1, #2
 8000864:	4618      	mov	r0, r3
 8000866:	f002 fa41 	bl	8002cec <HAL_RCC_ClockConfig>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000870:	f000 f94a 	bl	8000b08 <Error_Handler>
  }
}
 8000874:	bf00      	nop
 8000876:	3750      	adds	r7, #80	@ 0x50
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}
 800087c:	40023800 	.word	0x40023800
 8000880:	40007000 	.word	0x40007000

08000884 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b088      	sub	sp, #32
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800088a:	1d3b      	adds	r3, r7, #4
 800088c:	2200      	movs	r2, #0
 800088e:	601a      	str	r2, [r3, #0]
 8000890:	605a      	str	r2, [r3, #4]
 8000892:	609a      	str	r2, [r3, #8]
 8000894:	60da      	str	r2, [r3, #12]
 8000896:	611a      	str	r2, [r3, #16]
 8000898:	615a      	str	r2, [r3, #20]
 800089a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800089c:	4b1d      	ldr	r3, [pc, #116]	@ (8000914 <MX_TIM11_Init+0x90>)
 800089e:	4a1e      	ldr	r2, [pc, #120]	@ (8000918 <MX_TIM11_Init+0x94>)
 80008a0:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 7200-1;
 80008a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008a4:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80008a8:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008aa:	4b1a      	ldr	r3, [pc, #104]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10000-1;
 80008b0:	4b18      	ldr	r3, [pc, #96]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008b2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80008b6:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008b8:	4b16      	ldr	r3, [pc, #88]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008be:	4b15      	ldr	r3, [pc, #84]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80008c4:	4813      	ldr	r0, [pc, #76]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008c6:	f002 fc31 	bl	800312c <HAL_TIM_Base_Init>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <MX_TIM11_Init+0x50>
  {
    Error_Handler();
 80008d0:	f000 f91a 	bl	8000b08 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 80008d4:	480f      	ldr	r0, [pc, #60]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008d6:	f002 fc78 	bl	80031ca <HAL_TIM_OC_Init>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <MX_TIM11_Init+0x60>
  {
    Error_Handler();
 80008e0:	f000 f912 	bl	8000b08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80008e4:	2300      	movs	r3, #0
 80008e6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80008e8:	2300      	movs	r3, #0
 80008ea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008ec:	2300      	movs	r3, #0
 80008ee:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008f0:	2300      	movs	r3, #0
 80008f2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80008f4:	1d3b      	adds	r3, r7, #4
 80008f6:	2200      	movs	r2, #0
 80008f8:	4619      	mov	r1, r3
 80008fa:	4806      	ldr	r0, [pc, #24]	@ (8000914 <MX_TIM11_Init+0x90>)
 80008fc:	f002 feac 	bl	8003658 <HAL_TIM_OC_ConfigChannel>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 8000906:	f000 f8ff 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800090a:	bf00      	nop
 800090c:	3720      	adds	r7, #32
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	2000009c 	.word	0x2000009c
 8000918:	40014800 	.word	0x40014800

0800091c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000920:	4b11      	ldr	r3, [pc, #68]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 8000922:	4a12      	ldr	r2, [pc, #72]	@ (800096c <MX_USART2_UART_Init+0x50>)
 8000924:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000926:	4b10      	ldr	r3, [pc, #64]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 8000928:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800092c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800092e:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 8000930:	2200      	movs	r2, #0
 8000932:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000934:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 8000936:	2200      	movs	r2, #0
 8000938:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800093a:	4b0b      	ldr	r3, [pc, #44]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 800093c:	2200      	movs	r2, #0
 800093e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000940:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 8000942:	220c      	movs	r2, #12
 8000944:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000946:	4b08      	ldr	r3, [pc, #32]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 8000948:	2200      	movs	r2, #0
 800094a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800094c:	4b06      	ldr	r3, [pc, #24]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 800094e:	2200      	movs	r2, #0
 8000950:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000952:	4805      	ldr	r0, [pc, #20]	@ (8000968 <MX_USART2_UART_Init+0x4c>)
 8000954:	f003 f94f 	bl	8003bf6 <HAL_UART_Init>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800095e:	f000 f8d3 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000962:	bf00      	nop
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	200000e4 	.word	0x200000e4
 800096c:	40004400 	.word	0x40004400

08000970 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000974:	4b14      	ldr	r3, [pc, #80]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000976:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800097a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800097c:	4b12      	ldr	r3, [pc, #72]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800097e:	2204      	movs	r2, #4
 8000980:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000982:	4b11      	ldr	r3, [pc, #68]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000984:	2202      	movs	r2, #2
 8000986:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000988:	4b0f      	ldr	r3, [pc, #60]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800098a:	2200      	movs	r2, #0
 800098c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800098e:	4b0e      	ldr	r3, [pc, #56]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000990:	2202      	movs	r2, #2
 8000992:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8000994:	4b0c      	ldr	r3, [pc, #48]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000996:	2200      	movs	r2, #0
 8000998:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800099a:	4b0b      	ldr	r3, [pc, #44]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800099c:	2200      	movs	r2, #0
 800099e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009a0:	4b09      	ldr	r3, [pc, #36]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80009a6:	4b08      	ldr	r3, [pc, #32]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009ac:	4b06      	ldr	r3, [pc, #24]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80009b2:	4805      	ldr	r0, [pc, #20]	@ (80009c8 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009b4:	f001 fe12 	bl	80025dc <HAL_PCD_Init>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80009be:	f000 f8a3 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	200001ec 	.word	0x200001ec

080009cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	607b      	str	r3, [r7, #4]
 80009d6:	4b10      	ldr	r3, [pc, #64]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009da:	4a0f      	ldr	r2, [pc, #60]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009dc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009e2:	4b0d      	ldr	r3, [pc, #52]	@ (8000a18 <MX_DMA_Init+0x4c>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009ea:	607b      	str	r3, [r7, #4]
 80009ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80009ee:	2200      	movs	r2, #0
 80009f0:	2100      	movs	r1, #0
 80009f2:	2010      	movs	r0, #16
 80009f4:	f000 ffe9 	bl	80019ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80009f8:	2010      	movs	r0, #16
 80009fa:	f001 f802 	bl	8001a02 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80009fe:	2200      	movs	r2, #0
 8000a00:	2100      	movs	r1, #0
 8000a02:	2011      	movs	r0, #17
 8000a04:	f000 ffe1 	bl	80019ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000a08:	2011      	movs	r0, #17
 8000a0a:	f000 fffa 	bl	8001a02 <HAL_NVIC_EnableIRQ>

}
 8000a0e:	bf00      	nop
 8000a10:	3708      	adds	r7, #8
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40023800 	.word	0x40023800

08000a1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b08a      	sub	sp, #40	@ 0x28
 8000a20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a22:	f107 0314 	add.w	r3, r7, #20
 8000a26:	2200      	movs	r2, #0
 8000a28:	601a      	str	r2, [r3, #0]
 8000a2a:	605a      	str	r2, [r3, #4]
 8000a2c:	609a      	str	r2, [r3, #8]
 8000a2e:	60da      	str	r2, [r3, #12]
 8000a30:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	613b      	str	r3, [r7, #16]
 8000a36:	4b31      	ldr	r3, [pc, #196]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a3a:	4a30      	ldr	r2, [pc, #192]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a3c:	f043 0304 	orr.w	r3, r3, #4
 8000a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a42:	4b2e      	ldr	r3, [pc, #184]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a46:	f003 0304 	and.w	r3, r3, #4
 8000a4a:	613b      	str	r3, [r7, #16]
 8000a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a4e:	2300      	movs	r3, #0
 8000a50:	60fb      	str	r3, [r7, #12]
 8000a52:	4b2a      	ldr	r3, [pc, #168]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a56:	4a29      	ldr	r2, [pc, #164]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a5e:	4b27      	ldr	r3, [pc, #156]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60bb      	str	r3, [r7, #8]
 8000a6e:	4b23      	ldr	r3, [pc, #140]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a72:	4a22      	ldr	r2, [pc, #136]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a7a:	4b20      	ldr	r3, [pc, #128]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	60bb      	str	r3, [r7, #8]
 8000a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a8e:	4a1b      	ldr	r2, [pc, #108]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a90:	f043 0302 	orr.w	r3, r3, #2
 8000a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a96:	4b19      	ldr	r3, [pc, #100]	@ (8000afc <MX_GPIO_Init+0xe0>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9a:	f003 0302 	and.w	r3, r3, #2
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2120      	movs	r1, #32
 8000aa6:	4816      	ldr	r0, [pc, #88]	@ (8000b00 <MX_GPIO_Init+0xe4>)
 8000aa8:	f001 fd4c 	bl	8002544 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000aac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ab0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000ab2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000ab6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000abc:	f107 0314 	add.w	r3, r7, #20
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4810      	ldr	r0, [pc, #64]	@ (8000b04 <MX_GPIO_Init+0xe8>)
 8000ac4:	f001 fbba 	bl	800223c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000ac8:	2320      	movs	r3, #32
 8000aca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000acc:	2301      	movs	r3, #1
 8000ace:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ad8:	f107 0314 	add.w	r3, r7, #20
 8000adc:	4619      	mov	r1, r3
 8000ade:	4808      	ldr	r0, [pc, #32]	@ (8000b00 <MX_GPIO_Init+0xe4>)
 8000ae0:	f001 fbac 	bl	800223c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	2028      	movs	r0, #40	@ 0x28
 8000aea:	f000 ff6e 	bl	80019ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000aee:	2028      	movs	r0, #40	@ 0x28
 8000af0:	f000 ff87 	bl	8001a02 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000af4:	bf00      	nop
 8000af6:	3728      	adds	r7, #40	@ 0x28
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	40023800 	.word	0x40023800
 8000b00:	40020000 	.word	0x40020000
 8000b04:	40020800 	.word	0x40020800

08000b08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b0c:	b672      	cpsid	i
}
 8000b0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b10:	bf00      	nop
 8000b12:	e7fd      	b.n	8000b10 <Error_Handler+0x8>

08000b14 <init_disk_data>:
uint8_t msc_disk[DISK_BLOCK_NUM][DISK_BLOCK_SIZE];

#define DEFAULT_FILE_CONTENT "MODE=TURBO\r\n"

void init_disk_data(void)
{
 8000b14:	b5b0      	push	{r4, r5, r7, lr}
 8000b16:	b0a4      	sub	sp, #144	@ 0x90
 8000b18:	af00      	add	r7, sp, #0
  // 1. 전체 초기화
  memset(msc_disk, 0, sizeof(msc_disk));
 8000b1a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000b1e:	2100      	movs	r1, #0
 8000b20:	483f      	ldr	r0, [pc, #252]	@ (8000c20 <init_disk_data+0x10c>)
 8000b22:	f00d fc51 	bl	800e3c8 <memset>

  // --------------------------------------------------------
  // 2. [LBA 0] 부트 섹터 (Boot Sector)
  // --------------------------------------------------------
  uint8_t const boot_sector[] = {
 8000b26:	4b3f      	ldr	r3, [pc, #252]	@ (8000c24 <init_disk_data+0x110>)
 8000b28:	f107 044c 	add.w	r4, r7, #76	@ 0x4c
 8000b2c:	461d      	mov	r5, r3
 8000b2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b3a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000b3e:	c407      	stmia	r4!, {r0, r1, r2}
 8000b40:	8023      	strh	r3, [r4, #0]
    0x29,                         // Extended Boot Signature
    0x30, 0x12, 0x34, 0x56,       // Volume Serial Number
    'S', 'T', 'M', '3', '2', ' ', 'U', 'S', 'B', ' ', ' ', // Volume Label (11 bytes)
    'F', 'A', 'T', '1', '2', ' ', ' ', ' '  // FS Type
  };
  memcpy(msc_disk[0], boot_sector, sizeof(boot_sector));
 8000b42:	4b37      	ldr	r3, [pc, #220]	@ (8000c20 <init_disk_data+0x10c>)
 8000b44:	461c      	mov	r4, r3
 8000b46:	f107 054c 	add.w	r5, r7, #76	@ 0x4c
 8000b4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b4e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b50:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b56:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000b5a:	c407      	stmia	r4!, {r0, r1, r2}
 8000b5c:	8023      	strh	r3, [r4, #0]
  msc_disk[0][510] = 0x55; msc_disk[0][511] = 0xAA; // Boot Signature
 8000b5e:	4b30      	ldr	r3, [pc, #192]	@ (8000c20 <init_disk_data+0x10c>)
 8000b60:	2255      	movs	r2, #85	@ 0x55
 8000b62:	f883 21fe 	strb.w	r2, [r3, #510]	@ 0x1fe
 8000b66:	4b2e      	ldr	r3, [pc, #184]	@ (8000c20 <init_disk_data+0x10c>)
 8000b68:	22aa      	movs	r2, #170	@ 0xaa
 8000b6a:	f883 21ff 	strb.w	r2, [r3, #511]	@ 0x1ff
  // Byte 3: Entry 2 (Low 8)  = 0xFF
  // Byte 4: Entry 2 (High 4) = 0x0F
  // 결과: F8 FF FF FF 0F

  // [수정] 0xF0(Floppy)가 아니라 0xF8(HDD)로 시작해야 함!
  uint8_t fat_data[] = { 0xF8, 0xFF, 0xFF, 0xFF, 0x0F };
 8000b6e:	4a2e      	ldr	r2, [pc, #184]	@ (8000c28 <init_disk_data+0x114>)
 8000b70:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000b74:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b78:	6018      	str	r0, [r3, #0]
 8000b7a:	3304      	adds	r3, #4
 8000b7c:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[1], fat_data, sizeof(fat_data));
 8000b7e:	4b28      	ldr	r3, [pc, #160]	@ (8000c20 <init_disk_data+0x10c>)
 8000b80:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000b84:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000b88:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b8c:	6018      	str	r0, [r3, #0]
 8000b8e:	3304      	adds	r3, #4
 8000b90:	7019      	strb	r1, [r3, #0]
  memcpy(msc_disk[2], fat_data, sizeof(fat_data));
 8000b92:	4b23      	ldr	r3, [pc, #140]	@ (8000c20 <init_disk_data+0x10c>)
 8000b94:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000b98:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8000b9c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ba0:	6018      	str	r0, [r3, #0]
 8000ba2:	3304      	adds	r3, #4
 8000ba4:	7019      	strb	r1, [r3, #0]

  // --------------------------------------------------------
  // 4. [LBA 3] 루트 디렉토리
  // --------------------------------------------------------
  uint8_t* root_dir = msc_disk[3];
 8000ba6:	4b21      	ldr	r3, [pc, #132]	@ (8000c2c <init_disk_data+0x118>)
 8000ba8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

  // (1) 볼륨 레이블 (Entry 0)
  uint8_t const vol_entry[] = {
 8000bac:	4b20      	ldr	r3, [pc, #128]	@ (8000c30 <init_disk_data+0x11c>)
 8000bae:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000bb2:	461d      	mov	r5, r3
 8000bb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bb6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bb8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000bbc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    'S', 'T', 'M', '3', '2', ' ', 'U', 'S', 'B', ' ', ' ',
    0x08, 0,0,0,0,0,0,0,0,0,0, 0,0,0,0, 0,0, 0,0,0,0
  };
  memcpy(root_dir, vol_entry, 32);
 8000bc0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000bc4:	461d      	mov	r5, r3
 8000bc6:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 8000bca:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000bcc:	6028      	str	r0, [r5, #0]
 8000bce:	6069      	str	r1, [r5, #4]
 8000bd0:	60aa      	str	r2, [r5, #8]
 8000bd2:	60eb      	str	r3, [r5, #12]
 8000bd4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000bd6:	6128      	str	r0, [r5, #16]
 8000bd8:	6169      	str	r1, [r5, #20]
 8000bda:	61aa      	str	r2, [r5, #24]
 8000bdc:	61eb      	str	r3, [r5, #28]

  // (2) 파일 엔트리 "CONFIG.TXT" (Entry 1)
  uint8_t const file_entry[] = {
 8000bde:	4b15      	ldr	r3, [pc, #84]	@ (8000c34 <init_disk_data+0x120>)
 8000be0:	1d3c      	adds	r4, r7, #4
 8000be2:	461d      	mov	r5, r3
 8000be4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000be6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000be8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000bec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    0x21, 0x54,                             // 시간 (대략 10:33:02) - 0이면 일부 OS 싫어함
    0x69, 0x54,                             // 날짜 (대략 2022-03-09)
    0x02, 0x00,                             // 시작 클러스터 (2번)
    (uint8_t)strlen(DEFAULT_FILE_CONTENT), 0, 0, 0  // 파일 크기
  };
  memcpy(root_dir + 32, file_entry, 32);
 8000bf0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000bf4:	3320      	adds	r3, #32
 8000bf6:	461d      	mov	r5, r3
 8000bf8:	1d3c      	adds	r4, r7, #4
 8000bfa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000bfc:	6028      	str	r0, [r5, #0]
 8000bfe:	6069      	str	r1, [r5, #4]
 8000c00:	60aa      	str	r2, [r5, #8]
 8000c02:	60eb      	str	r3, [r5, #12]
 8000c04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c06:	6128      	str	r0, [r5, #16]
 8000c08:	6169      	str	r1, [r5, #20]
 8000c0a:	61aa      	str	r2, [r5, #24]
 8000c0c:	61eb      	str	r3, [r5, #28]

  // --------------------------------------------------------
  // 5. [LBA 4] 데이터 영역 (Cluster 2)
  // --------------------------------------------------------
  memcpy(msc_disk[4], DEFAULT_FILE_CONTENT, strlen(DEFAULT_FILE_CONTENT));
 8000c0e:	220c      	movs	r2, #12
 8000c10:	4909      	ldr	r1, [pc, #36]	@ (8000c38 <init_disk_data+0x124>)
 8000c12:	480a      	ldr	r0, [pc, #40]	@ (8000c3c <init_disk_data+0x128>)
 8000c14:	f00d fc34 	bl	800e480 <memcpy>
}
 8000c18:	bf00      	nop
 8000c1a:	3790      	adds	r7, #144	@ 0x90
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bdb0      	pop	{r4, r5, r7, pc}
 8000c20:	200006d4 	.word	0x200006d4
 8000c24:	0800ed14 	.word	0x0800ed14
 8000c28:	0800ed54 	.word	0x0800ed54
 8000c2c:	20000cd4 	.word	0x20000cd4
 8000c30:	0800ed5c 	.word	0x0800ed5c
 8000c34:	0800ed7c 	.word	0x0800ed7c
 8000c38:	0800ed04 	.word	0x0800ed04
 8000c3c:	20000ed4 	.word	0x20000ed4

08000c40 <check_usb_file_smart>:

void check_usb_file_smart(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b088      	sub	sp, #32
 8000c44:	af00      	add	r7, sp, #0
    // 1. 루트 디렉토리 영역 탐색 (LBA 3 ~ 18)
    for (int lba = ROOT_DIR_LBA; lba < ROOT_DIR_LBA + MAX_ROOT_SECTORS; lba++)
 8000c46:	2303      	movs	r3, #3
 8000c48:	61fb      	str	r3, [r7, #28]
 8000c4a:	e05c      	b.n	8000d06 <check_usb_file_smart+0xc6>
    {
        uint8_t* sector = msc_disk[lba]; // 해당 섹터 포인터
 8000c4c:	69fb      	ldr	r3, [r7, #28]
 8000c4e:	025b      	lsls	r3, r3, #9
 8000c50:	4a33      	ldr	r2, [pc, #204]	@ (8000d20 <check_usb_file_smart+0xe0>)
 8000c52:	4413      	add	r3, r2
 8000c54:	617b      	str	r3, [r7, #20]

        // 한 섹터(512B) 안에 디렉토리 엔트리(32B)가 16개 들어있음
        for (int i = 0; i < 512; i += 32)
 8000c56:	2300      	movs	r3, #0
 8000c58:	61bb      	str	r3, [r7, #24]
 8000c5a:	e04d      	b.n	8000cf8 <check_usb_file_smart+0xb8>
        {
            fat_dir_entry_t* entry = (fat_dir_entry_t*) &sector[i];
 8000c5c:	69bb      	ldr	r3, [r7, #24]
 8000c5e:	697a      	ldr	r2, [r7, #20]
 8000c60:	4413      	add	r3, r2
 8000c62:	613b      	str	r3, [r7, #16]
            // 2. 파일 이름 비교
            // FAT 파일 시스템은 이름(8) + 확장자(3) 형태로 저장됨. (공백으로 채워짐)
            // "CONFIG.TXT" -> "CONFIG  TXT"

            // 첫 글자가 0x00이면 더 이상 파일 없음 (탐색 종료)
            if (entry->name[0] == 0x00) return;
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d050      	beq.n	8000d0e <check_usb_file_smart+0xce>
            // 첫 글자가 0xE5이면 삭제된 파일 (건너뜀)
            if (entry->name[0] == 0xE5) continue;
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	2be5      	cmp	r3, #229	@ 0xe5
 8000c72:	d03d      	beq.n	8000cf0 <check_usb_file_smart+0xb0>

            // 이름 "CONFIG  " 와 확장자 "TXT" 확인
            if (memcmp(entry->name, "CONFIG  ", 8) == 0 &&
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	2208      	movs	r2, #8
 8000c78:	492a      	ldr	r1, [pc, #168]	@ (8000d24 <check_usb_file_smart+0xe4>)
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f00d fb7a 	bl	800e374 <memcmp>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d135      	bne.n	8000cf2 <check_usb_file_smart+0xb2>
                memcmp(entry->ext,  "TXT", 3) == 0)
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	3308      	adds	r3, #8
 8000c8a:	2203      	movs	r2, #3
 8000c8c:	4926      	ldr	r1, [pc, #152]	@ (8000d28 <check_usb_file_smart+0xe8>)
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f00d fb70 	bl	800e374 <memcmp>
 8000c94:	4603      	mov	r3, r0
            if (memcmp(entry->name, "CONFIG  ", 8) == 0 &&
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d12b      	bne.n	8000cf2 <check_usb_file_smart+0xb2>

                // 3. 데이터 위치 계산
                // 클러스터 번호를 LBA로 변환
                // 공식: LBA = Data_Start + (Cluster - 2) * SectorsPerCluster
                // (우리는 SectorsPerCluster = 1로 설정했음)
                uint16_t cluster = entry->start_cluster;
 8000c9a:	693b      	ldr	r3, [r7, #16]
 8000c9c:	7e9a      	ldrb	r2, [r3, #26]
 8000c9e:	7edb      	ldrb	r3, [r3, #27]
 8000ca0:	021b      	lsls	r3, r3, #8
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	81fb      	strh	r3, [r7, #14]
                uint32_t target_lba = DATA_START_LBA + (cluster - 2);
 8000ca6:	89fb      	ldrh	r3, [r7, #14]
 8000ca8:	3302      	adds	r3, #2
 8000caa:	60bb      	str	r3, [r7, #8]

                // 범위 체크 (안전장치)
                if (target_lba >= DISK_BLOCK_NUM) return;
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	2b7f      	cmp	r3, #127	@ 0x7f
 8000cb0:	d82f      	bhi.n	8000d12 <check_usb_file_smart+0xd2>

                // 4. 내용 읽기
                char* file_content = (char*) msc_disk[target_lba];
 8000cb2:	68bb      	ldr	r3, [r7, #8]
 8000cb4:	025b      	lsls	r3, r3, #9
 8000cb6:	4a1a      	ldr	r2, [pc, #104]	@ (8000d20 <check_usb_file_smart+0xe0>)
 8000cb8:	4413      	add	r3, r2
 8000cba:	607b      	str	r3, [r7, #4]

                // 내용 확인 및 동작
                if (strstr(file_content, "MODE=LINUX") != NULL)
 8000cbc:	491b      	ldr	r1, [pc, #108]	@ (8000d2c <check_usb_file_smart+0xec>)
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f00d fb9c 	bl	800e3fc <strstr>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d005      	beq.n	8000cd6 <check_usb_file_smart+0x96>
                {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // LED ON
 8000cca:	2201      	movs	r2, #1
 8000ccc:	2120      	movs	r1, #32
 8000cce:	4818      	ldr	r0, [pc, #96]	@ (8000d30 <check_usb_file_smart+0xf0>)
 8000cd0:	f001 fc38 	bl	8002544 <HAL_GPIO_WritePin>
                {
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // LED OFF
                }

                // 파일을 찾았으니 더 이상 탐색 불필요
                return;
 8000cd4:	e01f      	b.n	8000d16 <check_usb_file_smart+0xd6>
                else if (strstr(file_content, "MODE=WINDOW") != NULL)
 8000cd6:	4917      	ldr	r1, [pc, #92]	@ (8000d34 <check_usb_file_smart+0xf4>)
 8000cd8:	6878      	ldr	r0, [r7, #4]
 8000cda:	f00d fb8f 	bl	800e3fc <strstr>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d018      	beq.n	8000d16 <check_usb_file_smart+0xd6>
                    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // LED OFF
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	2120      	movs	r1, #32
 8000ce8:	4811      	ldr	r0, [pc, #68]	@ (8000d30 <check_usb_file_smart+0xf0>)
 8000cea:	f001 fc2b 	bl	8002544 <HAL_GPIO_WritePin>
                return;
 8000cee:	e012      	b.n	8000d16 <check_usb_file_smart+0xd6>
            if (entry->name[0] == 0xE5) continue;
 8000cf0:	bf00      	nop
        for (int i = 0; i < 512; i += 32)
 8000cf2:	69bb      	ldr	r3, [r7, #24]
 8000cf4:	3320      	adds	r3, #32
 8000cf6:	61bb      	str	r3, [r7, #24]
 8000cf8:	69bb      	ldr	r3, [r7, #24]
 8000cfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000cfe:	dbad      	blt.n	8000c5c <check_usb_file_smart+0x1c>
    for (int lba = ROOT_DIR_LBA; lba < ROOT_DIR_LBA + MAX_ROOT_SECTORS; lba++)
 8000d00:	69fb      	ldr	r3, [r7, #28]
 8000d02:	3301      	adds	r3, #1
 8000d04:	61fb      	str	r3, [r7, #28]
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	2b03      	cmp	r3, #3
 8000d0a:	dd9f      	ble.n	8000c4c <check_usb_file_smart+0xc>
 8000d0c:	e004      	b.n	8000d18 <check_usb_file_smart+0xd8>
            if (entry->name[0] == 0x00) return;
 8000d0e:	bf00      	nop
 8000d10:	e002      	b.n	8000d18 <check_usb_file_smart+0xd8>
                if (target_lba >= DISK_BLOCK_NUM) return;
 8000d12:	bf00      	nop
 8000d14:	e000      	b.n	8000d18 <check_usb_file_smart+0xd8>
                return;
 8000d16:	bf00      	nop
            }
        }
    }
}
 8000d18:	3720      	adds	r7, #32
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	200006d4 	.word	0x200006d4
 8000d24:	0800ed9c 	.word	0x0800ed9c
 8000d28:	0800eda8 	.word	0x0800eda8
 8000d2c:	0800edac 	.word	0x0800edac
 8000d30:	40020000 	.word	0x40020000
 8000d34:	0800edb8 	.word	0x0800edb8

08000d38 <tud_msc_inquiry_cb>:
// TinyUSB Callbacks
// ---------------------------------------------------------

// Inquiry
void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60b9      	str	r1, [r7, #8]
 8000d40:	607a      	str	r2, [r7, #4]
 8000d42:	603b      	str	r3, [r7, #0]
 8000d44:	4603      	mov	r3, r0
 8000d46:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  memcpy(vendor_id,  "STM32   ", 8);
 8000d48:	2208      	movs	r2, #8
 8000d4a:	4909      	ldr	r1, [pc, #36]	@ (8000d70 <tud_msc_inquiry_cb+0x38>)
 8000d4c:	68b8      	ldr	r0, [r7, #8]
 8000d4e:	f00d fb97 	bl	800e480 <memcpy>
  memcpy(product_id, "RAM Disk        ", 16);
 8000d52:	2210      	movs	r2, #16
 8000d54:	4907      	ldr	r1, [pc, #28]	@ (8000d74 <tud_msc_inquiry_cb+0x3c>)
 8000d56:	6878      	ldr	r0, [r7, #4]
 8000d58:	f00d fb92 	bl	800e480 <memcpy>
  memcpy(product_rev, "1.0 ", 4);
 8000d5c:	2204      	movs	r2, #4
 8000d5e:	4906      	ldr	r1, [pc, #24]	@ (8000d78 <tud_msc_inquiry_cb+0x40>)
 8000d60:	6838      	ldr	r0, [r7, #0]
 8000d62:	f00d fb8d 	bl	800e480 <memcpy>
}
 8000d66:	bf00      	nop
 8000d68:	3710      	adds	r7, #16
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	0800edc4 	.word	0x0800edc4
 8000d74:	0800edd0 	.word	0x0800edd0
 8000d78:	0800ede4 	.word	0x0800ede4

08000d7c <tud_msc_test_unit_ready_cb>:

// Ready Check
bool tud_msc_test_unit_ready_cb(uint8_t lun) { (void) lun; return true; }
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	71fb      	strb	r3, [r7, #7]
 8000d86:	2301      	movs	r3, #1
 8000d88:	4618      	mov	r0, r3
 8000d8a:	370c      	adds	r7, #12
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr

08000d94 <tud_msc_capacity_cb>:

// Capacity
void tud_msc_capacity_cb(uint8_t lun, uint32_t* block_count, uint16_t* block_size)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	60b9      	str	r1, [r7, #8]
 8000d9e:	607a      	str	r2, [r7, #4]
 8000da0:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  *block_count = DISK_BLOCK_NUM;
 8000da2:	68bb      	ldr	r3, [r7, #8]
 8000da4:	2280      	movs	r2, #128	@ 0x80
 8000da6:	601a      	str	r2, [r3, #0]
  *block_size  = DISK_BLOCK_SIZE;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dae:	801a      	strh	r2, [r3, #0]
}
 8000db0:	bf00      	nop
 8000db2:	3714      	adds	r7, #20
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr

08000dbc <tud_msc_read10_cb>:

// READ (이제 배열에서 그냥 읽으면 됩니다!)
int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void* buffer, uint32_t bufsize)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	b088      	sub	sp, #32
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	60b9      	str	r1, [r7, #8]
 8000dc4:	607a      	str	r2, [r7, #4]
 8000dc6:	603b      	str	r3, [r7, #0]
 8000dc8:	4603      	mov	r3, r0
 8000dca:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000dcc:	683b      	ldr	r3, [r7, #0]
 8000dce:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	61bb      	str	r3, [r7, #24]
 8000dd4:	e020      	b.n	8000e18 <tud_msc_read10_cb+0x5c>
    uint32_t current_lba = lba + i;
 8000dd6:	68ba      	ldr	r2, [r7, #8]
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	4413      	add	r3, r2
 8000ddc:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000dde:	697b      	ldr	r3, [r7, #20]
 8000de0:	2b7f      	cmp	r3, #127	@ 0x7f
 8000de2:	d80c      	bhi.n	8000dfe <tud_msc_read10_cb+0x42>
      memcpy(ptr, msc_disk[current_lba] + offset, 512);
 8000de4:	697b      	ldr	r3, [r7, #20]
 8000de6:	025b      	lsls	r3, r3, #9
 8000de8:	4a10      	ldr	r2, [pc, #64]	@ (8000e2c <tud_msc_read10_cb+0x70>)
 8000dea:	441a      	add	r2, r3
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	4413      	add	r3, r2
 8000df0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000df4:	4619      	mov	r1, r3
 8000df6:	69f8      	ldr	r0, [r7, #28]
 8000df8:	f00d fb42 	bl	800e480 <memcpy>
 8000dfc:	e005      	b.n	8000e0a <tud_msc_read10_cb+0x4e>
    } else {
      memset(ptr, 0, 512); // 범위 밖은 0 처리
 8000dfe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e02:	2100      	movs	r1, #0
 8000e04:	69f8      	ldr	r0, [r7, #28]
 8000e06:	f00d fadf 	bl	800e3c8 <memset>
    }
    ptr += 512;
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000e10:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000e12:	69bb      	ldr	r3, [r7, #24]
 8000e14:	3301      	adds	r3, #1
 8000e16:	61bb      	str	r3, [r7, #24]
 8000e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e1a:	0a5b      	lsrs	r3, r3, #9
 8000e1c:	69ba      	ldr	r2, [r7, #24]
 8000e1e:	429a      	cmp	r2, r3
 8000e20:	d3d9      	bcc.n	8000dd6 <tud_msc_read10_cb+0x1a>
  }
  return bufsize;
 8000e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3720      	adds	r7, #32
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	200006d4 	.word	0x200006d4

08000e30 <tud_msc_write10_cb>:

// WRITE (이제 배열에 쓰면 됩니다!)
int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t* buffer, uint32_t bufsize)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b088      	sub	sp, #32
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60b9      	str	r1, [r7, #8]
 8000e38:	607a      	str	r2, [r7, #4]
 8000e3a:	603b      	str	r3, [r7, #0]
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	73fb      	strb	r3, [r7, #15]
  (void) lun;
  uint8_t* ptr = (uint8_t*)buffer;
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	61fb      	str	r3, [r7, #28]

  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000e44:	2300      	movs	r3, #0
 8000e46:	61bb      	str	r3, [r7, #24]
 8000e48:	e019      	b.n	8000e7e <tud_msc_write10_cb+0x4e>
    uint32_t current_lba = lba + i;
 8000e4a:	68ba      	ldr	r2, [r7, #8]
 8000e4c:	69bb      	ldr	r3, [r7, #24]
 8000e4e:	4413      	add	r3, r2
 8000e50:	617b      	str	r3, [r7, #20]

    if (current_lba < DISK_BLOCK_NUM) {
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e56:	d80b      	bhi.n	8000e70 <tud_msc_write10_cb+0x40>
      memcpy(msc_disk[current_lba] + offset, ptr, 512);
 8000e58:	697b      	ldr	r3, [r7, #20]
 8000e5a:	025b      	lsls	r3, r3, #9
 8000e5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e94 <tud_msc_write10_cb+0x64>)
 8000e5e:	441a      	add	r2, r3
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	4413      	add	r3, r2
 8000e64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000e68:	69f9      	ldr	r1, [r7, #28]
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f00d fb08 	bl	800e480 <memcpy>
    }
    ptr += 512;
 8000e70:	69fb      	ldr	r3, [r7, #28]
 8000e72:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000e76:	61fb      	str	r3, [r7, #28]
  for (uint32_t i = 0; i < bufsize / 512; i++) {
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	61bb      	str	r3, [r7, #24]
 8000e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e80:	0a5b      	lsrs	r3, r3, #9
 8000e82:	69ba      	ldr	r2, [r7, #24]
 8000e84:	429a      	cmp	r2, r3
 8000e86:	d3e0      	bcc.n	8000e4a <tud_msc_write10_cb+0x1a>
  }
  return bufsize;
 8000e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3720      	adds	r7, #32
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	200006d4 	.word	0x200006d4

08000e98 <tud_msc_scsi_cb>:

int32_t tud_msc_scsi_cb(uint8_t lun, uint8_t const scsi_cmd[16], void* buffer, uint16_t bufsize)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b086      	sub	sp, #24
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60b9      	str	r1, [r7, #8]
 8000ea0:	607a      	str	r2, [r7, #4]
 8000ea2:	461a      	mov	r2, r3
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	73fb      	strb	r3, [r7, #15]
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	81bb      	strh	r3, [r7, #12]
  void const* response = NULL;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
  int32_t resplen = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	613b      	str	r3, [r7, #16]

  // 명령어 종류에 따라 처리
  switch ( scsi_cmd[0] )
 8000eb4:	68bb      	ldr	r3, [r7, #8]
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2b5a      	cmp	r3, #90	@ 0x5a
 8000eba:	d00c      	beq.n	8000ed6 <tud_msc_scsi_cb+0x3e>
 8000ebc:	2b5a      	cmp	r3, #90	@ 0x5a
 8000ebe:	dc0f      	bgt.n	8000ee0 <tud_msc_scsi_cb+0x48>
 8000ec0:	2b1a      	cmp	r3, #26
 8000ec2:	d003      	beq.n	8000ecc <tud_msc_scsi_cb+0x34>
 8000ec4:	2b1e      	cmp	r3, #30
 8000ec6:	d10b      	bne.n	8000ee0 <tud_msc_scsi_cb+0x48>
  {
    // [중요] 리눅스가 장치 잠금/해제 시도할 때 OK 해줘야 함
    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL:
      // 그냥 성공(0) 했다고 거짓말하면 됨
      return 0;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	e01f      	b.n	8000f0c <tud_msc_scsi_cb+0x74>
    // [중요] 리눅스는 MODE_SENSE_6 (0x1A)를 자주 씀
    case SCSI_CMD_MODE_SENSE_6:
    {
      // "쓰기 금지(Write Protect) 아님" 이라고 알려주는 헤더
      static uint8_t const mode_sense_data[4] = { 0x03, 0x00, 0x00, 0x00 };
      response = mode_sense_data;
 8000ecc:	4b11      	ldr	r3, [pc, #68]	@ (8000f14 <tud_msc_scsi_cb+0x7c>)
 8000ece:	617b      	str	r3, [r7, #20]
      resplen  = 4;
 8000ed0:	2304      	movs	r3, #4
 8000ed2:	613b      	str	r3, [r7, #16]
      break;
 8000ed4:	e007      	b.n	8000ee6 <tud_msc_scsi_cb+0x4e>

    // 윈도우가 쓰는 MODE_SENSE_10 (0x5A)
    case SCSI_CMD_MODE_SENSE_10:
    {
      static uint8_t const mode_sense_data[8] = { 0x00, 0x06, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
      response = mode_sense_data;
 8000ed6:	4b10      	ldr	r3, [pc, #64]	@ (8000f18 <tud_msc_scsi_cb+0x80>)
 8000ed8:	617b      	str	r3, [r7, #20]
      resplen  = 8;
 8000eda:	2308      	movs	r3, #8
 8000edc:	613b      	str	r3, [r7, #16]
      break;
 8000ede:	e002      	b.n	8000ee6 <tud_msc_scsi_cb+0x4e>
    }

    // 그 외 모르는 명령어는 거부 (-1)
    default:
      return -1;
 8000ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ee4:	e012      	b.n	8000f0c <tud_msc_scsi_cb+0x74>
  }

  // 응답 데이터 복사 (버퍼 오버플로우 방지)
  if ( response && resplen > 0 )
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d00e      	beq.n	8000f0a <tud_msc_scsi_cb+0x72>
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	dd0b      	ble.n	8000f0a <tud_msc_scsi_cb+0x72>
  {
    if ( resplen > bufsize ) resplen = bufsize;
 8000ef2:	89bb      	ldrh	r3, [r7, #12]
 8000ef4:	693a      	ldr	r2, [r7, #16]
 8000ef6:	429a      	cmp	r2, r3
 8000ef8:	dd01      	ble.n	8000efe <tud_msc_scsi_cb+0x66>
 8000efa:	89bb      	ldrh	r3, [r7, #12]
 8000efc:	613b      	str	r3, [r7, #16]
    memcpy(buffer, response, resplen);
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	461a      	mov	r2, r3
 8000f02:	6979      	ldr	r1, [r7, #20]
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f00d fabb 	bl	800e480 <memcpy>
  }

  return resplen;
 8000f0a:	693b      	ldr	r3, [r7, #16]
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	3718      	adds	r7, #24
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	0800eec8 	.word	0x0800eec8
 8000f18:	0800eecc 	.word	0x0800eecc

08000f1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	607b      	str	r3, [r7, #4]
 8000f26:	4b10      	ldr	r3, [pc, #64]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f30:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f32:	4b0d      	ldr	r3, [pc, #52]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	603b      	str	r3, [r7, #0]
 8000f42:	4b09      	ldr	r3, [pc, #36]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f46:	4a08      	ldr	r2, [pc, #32]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f4e:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f56:	603b      	str	r3, [r7, #0]
 8000f58:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f5a:	2007      	movs	r0, #7
 8000f5c:	f000 fd2a 	bl	80019b4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f60:	bf00      	nop
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}
 8000f68:	40023800 	.word	0x40023800

08000f6c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b084      	sub	sp, #16
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb4 <HAL_TIM_Base_MspInit+0x48>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d115      	bne.n	8000faa <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM11_MspInit 0 */

    /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
 8000f82:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x4c>)
 8000f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f86:	4a0c      	ldr	r2, [pc, #48]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x4c>)
 8000f88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f8c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb8 <HAL_TIM_Base_MspInit+0x4c>)
 8000f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f92:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	68fb      	ldr	r3, [r7, #12]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2100      	movs	r1, #0
 8000f9e:	201a      	movs	r0, #26
 8000fa0:	f000 fd13 	bl	80019ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000fa4:	201a      	movs	r0, #26
 8000fa6:	f000 fd2c 	bl	8001a02 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM11_MspInit 1 */

  }

}
 8000faa:	bf00      	nop
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	bf00      	nop
 8000fb4:	40014800 	.word	0x40014800
 8000fb8:	40023800 	.word	0x40023800

08000fbc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08a      	sub	sp, #40	@ 0x28
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc4:	f107 0314 	add.w	r3, r7, #20
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
 8000fd2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a4c      	ldr	r2, [pc, #304]	@ (800110c <HAL_UART_MspInit+0x150>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	f040 8091 	bne.w	8001102 <HAL_UART_MspInit+0x146>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	613b      	str	r3, [r7, #16]
 8000fe4:	4b4a      	ldr	r3, [pc, #296]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8000fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe8:	4a49      	ldr	r2, [pc, #292]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8000fea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fee:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ff0:	4b47      	ldr	r3, [pc, #284]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8000ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ff4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ff8:	613b      	str	r3, [r7, #16]
 8000ffa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	4b43      	ldr	r3, [pc, #268]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8001002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001004:	4a42      	ldr	r2, [pc, #264]	@ (8001110 <HAL_UART_MspInit+0x154>)
 8001006:	f043 0301 	orr.w	r3, r3, #1
 800100a:	6313      	str	r3, [r2, #48]	@ 0x30
 800100c:	4b40      	ldr	r3, [pc, #256]	@ (8001110 <HAL_UART_MspInit+0x154>)
 800100e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	60fb      	str	r3, [r7, #12]
 8001016:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001018:	230c      	movs	r3, #12
 800101a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800101c:	2302      	movs	r3, #2
 800101e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001020:	2300      	movs	r3, #0
 8001022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001024:	2303      	movs	r3, #3
 8001026:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001028:	2307      	movs	r3, #7
 800102a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800102c:	f107 0314 	add.w	r3, r7, #20
 8001030:	4619      	mov	r1, r3
 8001032:	4838      	ldr	r0, [pc, #224]	@ (8001114 <HAL_UART_MspInit+0x158>)
 8001034:	f001 f902 	bl	800223c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001038:	4b37      	ldr	r3, [pc, #220]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800103a:	4a38      	ldr	r2, [pc, #224]	@ (800111c <HAL_UART_MspInit+0x160>)
 800103c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800103e:	4b36      	ldr	r3, [pc, #216]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001040:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001044:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001046:	4b34      	ldr	r3, [pc, #208]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001048:	2200      	movs	r2, #0
 800104a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800104c:	4b32      	ldr	r3, [pc, #200]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800104e:	2200      	movs	r2, #0
 8001050:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001052:	4b31      	ldr	r3, [pc, #196]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001054:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001058:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800105a:	4b2f      	ldr	r3, [pc, #188]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800105c:	2200      	movs	r2, #0
 800105e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001060:	4b2d      	ldr	r3, [pc, #180]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001062:	2200      	movs	r2, #0
 8001064:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001066:	4b2c      	ldr	r3, [pc, #176]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001068:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800106c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800106e:	4b2a      	ldr	r3, [pc, #168]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001070:	2200      	movs	r2, #0
 8001072:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001074:	4b28      	ldr	r3, [pc, #160]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001076:	2200      	movs	r2, #0
 8001078:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800107a:	4827      	ldr	r0, [pc, #156]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800107c:	f000 fcdc 	bl	8001a38 <HAL_DMA_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001086:	f7ff fd3f 	bl	8000b08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a22      	ldr	r2, [pc, #136]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 800108e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001090:	4a21      	ldr	r2, [pc, #132]	@ (8001118 <HAL_UART_MspInit+0x15c>)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001096:	4b22      	ldr	r3, [pc, #136]	@ (8001120 <HAL_UART_MspInit+0x164>)
 8001098:	4a22      	ldr	r2, [pc, #136]	@ (8001124 <HAL_UART_MspInit+0x168>)
 800109a:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800109c:	4b20      	ldr	r3, [pc, #128]	@ (8001120 <HAL_UART_MspInit+0x164>)
 800109e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80010a2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010a6:	2240      	movs	r2, #64	@ 0x40
 80010a8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010b0:	4b1b      	ldr	r3, [pc, #108]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010b6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010b8:	4b19      	ldr	r3, [pc, #100]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010be:	4b18      	ldr	r3, [pc, #96]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80010c4:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80010ca:	4b15      	ldr	r3, [pc, #84]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010d0:	4b13      	ldr	r3, [pc, #76]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80010d6:	4812      	ldr	r0, [pc, #72]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010d8:	f000 fcae 	bl	8001a38 <HAL_DMA_Init>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80010e2:	f7ff fd11 	bl	8000b08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a0d      	ldr	r2, [pc, #52]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010ea:	639a      	str	r2, [r3, #56]	@ 0x38
 80010ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001120 <HAL_UART_MspInit+0x164>)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80010f2:	2200      	movs	r2, #0
 80010f4:	2100      	movs	r1, #0
 80010f6:	2026      	movs	r0, #38	@ 0x26
 80010f8:	f000 fc67 	bl	80019ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80010fc:	2026      	movs	r0, #38	@ 0x26
 80010fe:	f000 fc80 	bl	8001a02 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001102:	bf00      	nop
 8001104:	3728      	adds	r7, #40	@ 0x28
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	40004400 	.word	0x40004400
 8001110:	40023800 	.word	0x40023800
 8001114:	40020000 	.word	0x40020000
 8001118:	2000012c 	.word	0x2000012c
 800111c:	40026088 	.word	0x40026088
 8001120:	2000018c 	.word	0x2000018c
 8001124:	400260a0 	.word	0x400260a0

08001128 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08a      	sub	sp, #40	@ 0x28
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]
 800113e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001148:	d13a      	bne.n	80011c0 <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	613b      	str	r3, [r7, #16]
 800114e:	4b1e      	ldr	r3, [pc, #120]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 8001150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001152:	4a1d      	ldr	r2, [pc, #116]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 8001154:	f043 0301 	orr.w	r3, r3, #1
 8001158:	6313      	str	r3, [r2, #48]	@ 0x30
 800115a:	4b1b      	ldr	r3, [pc, #108]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 800115c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001166:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800116a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116c:	2302      	movs	r3, #2
 800116e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001174:	2303      	movs	r3, #3
 8001176:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001178:	230a      	movs	r3, #10
 800117a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117c:	f107 0314 	add.w	r3, r7, #20
 8001180:	4619      	mov	r1, r3
 8001182:	4812      	ldr	r0, [pc, #72]	@ (80011cc <HAL_PCD_MspInit+0xa4>)
 8001184:	f001 f85a 	bl	800223c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001188:	4b0f      	ldr	r3, [pc, #60]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 800118a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800118c:	4a0e      	ldr	r2, [pc, #56]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 800118e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001192:	6353      	str	r3, [r2, #52]	@ 0x34
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	4b0b      	ldr	r3, [pc, #44]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 800119a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800119c:	4a0a      	ldr	r2, [pc, #40]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 800119e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011a2:	6453      	str	r3, [r2, #68]	@ 0x44
 80011a4:	4b08      	ldr	r3, [pc, #32]	@ (80011c8 <HAL_PCD_MspInit+0xa0>)
 80011a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011a8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011ac:	60fb      	str	r3, [r7, #12]
 80011ae:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80011b0:	2200      	movs	r2, #0
 80011b2:	2100      	movs	r1, #0
 80011b4:	2043      	movs	r0, #67	@ 0x43
 80011b6:	f000 fc08 	bl	80019ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80011ba:	2043      	movs	r0, #67	@ 0x43
 80011bc:	f000 fc21 	bl	8001a02 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80011c0:	bf00      	nop
 80011c2:	3728      	adds	r7, #40	@ 0x28
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40023800 	.word	0x40023800
 80011cc:	40020000 	.word	0x40020000

080011d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <NMI_Handler+0x4>

080011d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <HardFault_Handler+0x4>

080011e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <MemManage_Handler+0x4>

080011e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <BusFault_Handler+0x4>

080011f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <UsageFault_Handler+0x4>

080011f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011fc:	bf00      	nop
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001206:	b480      	push	{r7}
 8001208:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001218:	bf00      	nop
 800121a:	46bd      	mov	sp, r7
 800121c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001220:	4770      	bx	lr

08001222 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001222:	b580      	push	{r7, lr}
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001226:	f000 fab1 	bl	800178c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
	...

08001230 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001234:	4802      	ldr	r0, [pc, #8]	@ (8001240 <DMA1_Stream5_IRQHandler+0x10>)
 8001236:	f000 fd97 	bl	8001d68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	2000012c 	.word	0x2000012c

08001244 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001248:	4802      	ldr	r0, [pc, #8]	@ (8001254 <DMA1_Stream6_IRQHandler+0x10>)
 800124a:	f000 fd8d 	bl	8001d68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 800124e:	bf00      	nop
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	2000018c 	.word	0x2000018c

08001258 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 800125c:	4802      	ldr	r0, [pc, #8]	@ (8001268 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800125e:	f002 f90b 	bl	8003478 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001262:	bf00      	nop
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	2000009c 	.word	0x2000009c

0800126c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001270:	4802      	ldr	r0, [pc, #8]	@ (800127c <USART2_IRQHandler+0x10>)
 8001272:	f002 fe17 	bl	8003ea4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	200000e4 	.word	0x200000e4

08001280 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001284:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001288:	f001 f990 	bl	80025ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}

08001290 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */
	tud_int_handler(0);
 8001294:	2000      	movs	r0, #0
 8001296:	f00b fdcf 	bl	800ce38 <dcd_int_handler>
	return;
 800129a:	bf00      	nop
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800129c:	bd80      	pop	{r7, pc}
	...

080012a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b086      	sub	sp, #24
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012a8:	4a14      	ldr	r2, [pc, #80]	@ (80012fc <_sbrk+0x5c>)
 80012aa:	4b15      	ldr	r3, [pc, #84]	@ (8001300 <_sbrk+0x60>)
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012b4:	4b13      	ldr	r3, [pc, #76]	@ (8001304 <_sbrk+0x64>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d102      	bne.n	80012c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012bc:	4b11      	ldr	r3, [pc, #68]	@ (8001304 <_sbrk+0x64>)
 80012be:	4a12      	ldr	r2, [pc, #72]	@ (8001308 <_sbrk+0x68>)
 80012c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012c2:	4b10      	ldr	r3, [pc, #64]	@ (8001304 <_sbrk+0x64>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	4413      	add	r3, r2
 80012ca:	693a      	ldr	r2, [r7, #16]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d207      	bcs.n	80012e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012d0:	f00d f8aa 	bl	800e428 <__errno>
 80012d4:	4603      	mov	r3, r0
 80012d6:	220c      	movs	r2, #12
 80012d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012da:	f04f 33ff 	mov.w	r3, #4294967295
 80012de:	e009      	b.n	80012f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012e0:	4b08      	ldr	r3, [pc, #32]	@ (8001304 <_sbrk+0x64>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012e6:	4b07      	ldr	r3, [pc, #28]	@ (8001304 <_sbrk+0x64>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4413      	add	r3, r2
 80012ee:	4a05      	ldr	r2, [pc, #20]	@ (8001304 <_sbrk+0x64>)
 80012f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012f2:	68fb      	ldr	r3, [r7, #12]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3718      	adds	r7, #24
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20020000 	.word	0x20020000
 8001300:	00000400 	.word	0x00000400
 8001304:	200106d4 	.word	0x200106d4
 8001308:	20011268 	.word	0x20011268

0800130c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001310:	4b06      	ldr	r3, [pc, #24]	@ (800132c <SystemInit+0x20>)
 8001312:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001316:	4a05      	ldr	r2, [pc, #20]	@ (800132c <SystemInit+0x20>)
 8001318:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800131c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	e000ed00 	.word	0xe000ed00

08001330 <tud_descriptor_device_cb>:
    .iSerialNumber      = 0x03,
    .bNumConfigurations = 0x01
};

// Device Descriptor 콜백
uint8_t const * tud_descriptor_device_cb(void) {
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
    return (uint8_t const *) (g_is_emergency_mode ? &desc_device_emergency : &desc_device_normal);
 8001334:	4b05      	ldr	r3, [pc, #20]	@ (800134c <tud_descriptor_device_cb+0x1c>)
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <tud_descriptor_device_cb+0x10>
 800133c:	4b04      	ldr	r3, [pc, #16]	@ (8001350 <tud_descriptor_device_cb+0x20>)
 800133e:	e000      	b.n	8001342 <tud_descriptor_device_cb+0x12>
 8001340:	4b04      	ldr	r3, [pc, #16]	@ (8001354 <tud_descriptor_device_cb+0x24>)
}
 8001342:	4618      	mov	r0, r3
 8001344:	46bd      	mov	sp, r7
 8001346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134a:	4770      	bx	lr
 800134c:	200006d0 	.word	0x200006d0
 8001350:	0800ef00 	.word	0x0800ef00
 8001354:	0800eeec 	.word	0x0800eeec

08001358 <tud_hid_descriptor_report_cb>:
// --------------------------------------------------------------------+
// 2. HID Report Descriptor
// --------------------------------------------------------------------+
uint8_t const desc_hid_report[] = { TUD_HID_REPORT_DESC_KEYBOARD() };

uint8_t const * tud_hid_descriptor_report_cb(uint8_t instance) {
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	4603      	mov	r3, r0
 8001360:	71fb      	strb	r3, [r7, #7]
  (void) instance;
  return desc_hid_report;
 8001362:	4b03      	ldr	r3, [pc, #12]	@ (8001370 <tud_hid_descriptor_report_cb+0x18>)
}
 8001364:	4618      	mov	r0, r3
 8001366:	370c      	adds	r7, #12
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	0800ef14 	.word	0x0800ef14

08001374 <tud_descriptor_configuration_cb>:
    TUD_CDC_DESCRIPTOR(0, 0, EPNUM_CDC_NOTIF, 8, EPNUM_CDC_OUT, EPNUM_CDC_IN, 64)
};


// Configuration Descriptor 콜백
uint8_t const * tud_descriptor_configuration_cb(uint8_t index) {
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
  (void) index;
  // 모드에 따라 다른 배열 반환
  return (g_is_emergency_mode ? desc_configuration_emergency : desc_configuration_normal);
 800137e:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <tud_descriptor_configuration_cb+0x24>)
 8001380:	781b      	ldrb	r3, [r3, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <tud_descriptor_configuration_cb+0x16>
 8001386:	4b05      	ldr	r3, [pc, #20]	@ (800139c <tud_descriptor_configuration_cb+0x28>)
 8001388:	e000      	b.n	800138c <tud_descriptor_configuration_cb+0x18>
 800138a:	4b05      	ldr	r3, [pc, #20]	@ (80013a0 <tud_descriptor_configuration_cb+0x2c>)
}
 800138c:	4618      	mov	r0, r3
 800138e:	370c      	adds	r7, #12
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	200006d0 	.word	0x200006d0
 800139c:	0800efa8 	.word	0x0800efa8
 80013a0:	0800ef58 	.word	0x0800ef58

080013a4 <tud_descriptor_string_cb>:

// String Descriptor (간단하게 유지)
uint16_t const desc_string_langid[] = { 4, TUSB_DESC_STRING, 0x0409 };
uint16_t const* tud_descriptor_string_cb(uint8_t index, uint16_t langid) {
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	4603      	mov	r3, r0
 80013ac:	460a      	mov	r2, r1
 80013ae:	71fb      	strb	r3, [r7, #7]
 80013b0:	4613      	mov	r3, r2
 80013b2:	80bb      	strh	r3, [r7, #4]
  (void) langid;
  if (index == 0) return desc_string_langid;
 80013b4:	79fb      	ldrb	r3, [r7, #7]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d101      	bne.n	80013be <tud_descriptor_string_cb+0x1a>
 80013ba:	4b04      	ldr	r3, [pc, #16]	@ (80013cc <tud_descriptor_string_cb+0x28>)
 80013bc:	e000      	b.n	80013c0 <tud_descriptor_string_cb+0x1c>
  return NULL;
 80013be:	2300      	movs	r3, #0
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	370c      	adds	r7, #12
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr
 80013cc:	0800eff4 	.word	0x0800eff4

080013d0 <tud_vendor_rx_cb>:
static uint8_t g_accum_buf[256]; // 조각난 데이터를 합칠 공간
static uint32_t g_accum_cnt = 0; // 현재 모인 개수

// Vendor 데이터 수신 콜백
void tud_vendor_rx_cb(uint8_t itf, uint8_t const* buffer, uint32_t bufsize)
{
 80013d0:	b5b0      	push	{r4, r5, r7, lr}
 80013d2:	f5ad 7d1c 	sub.w	sp, sp, #624	@ 0x270
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80013dc:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80013e0:	6019      	str	r1, [r3, #0]
 80013e2:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80013e6:	f5a3 731b 	sub.w	r3, r3, #620	@ 0x26c
 80013ea:	601a      	str	r2, [r3, #0]
 80013ec:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 80013f0:	f2a3 2361 	subw	r3, r3, #609	@ 0x261
 80013f4:	4602      	mov	r2, r0
 80013f6:	701a      	strb	r2, [r3, #0]
  return tud_vendor_n_mounted(0);
}

#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_available(void) {
  return tud_vendor_n_available(0);
 80013f8:	2000      	movs	r0, #0
 80013fa:	f006 fd83 	bl	8007f04 <tud_vendor_n_available>
 80013fe:	4603      	mov	r3, r0
	(void) itf;    // 사용 안 함
	(void) buffer; // [중요] 매개변수 무시! (믿지 않음)
	(void) bufsize;// [중요] 매개변수 무시! (믿지 않음)

	// 1. TinyUSB 내부에 진짜 쌓여있는 데이터 양을 확인
	uint32_t available = tud_vendor_available();
 8001400:	f8c7 326c 	str.w	r3, [r7, #620]	@ 0x26c

	// 2. 데이터가 진짜 있다면?
	if (available == 0) return; // check 1: is available?
 8001404:	f8d7 326c 	ldr.w	r3, [r7, #620]	@ 0x26c
 8001408:	2b00      	cmp	r3, #0
 800140a:	f000 811d 	beq.w	8001648 <tud_vendor_rx_cb+0x278>
 800140e:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8001412:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
 8001416:	2340      	movs	r3, #64	@ 0x40
 8001418:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
TU_ATTR_ALWAYS_INLINE static inline bool tud_vendor_peek(uint8_t *ui8) {
  return tud_vendor_n_peek(0, ui8);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_read(void *buffer, uint32_t bufsize) {
  return tud_vendor_n_read(0, buffer, bufsize);
 800141c:	f8d7 2258 	ldr.w	r2, [r7, #600]	@ 0x258
 8001420:	f8d7 125c 	ldr.w	r1, [r7, #604]	@ 0x25c
 8001424:	2000      	movs	r0, #0
 8001426:	f006 fdb7 	bl	8007f98 <tud_vendor_n_read>
 800142a:	4603      	mov	r3, r0

	uint8_t my_buffer[64]; // 우리가 직접 마련한 그릇

	// 3. 수동으로 읽어오기 (여기서 FIFO를 비웁니다)
	// 읽어온 바이트 수를 리턴받음
	uint32_t count = tud_vendor_read(my_buffer, sizeof(my_buffer));
 800142c:	f8c7 3268 	str.w	r3, [r7, #616]	@ 0x268

	// 읽어온 만큼만 처리
	if (count == 0) return; // check 2: data exit?
 8001430:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 8001434:	2b00      	cmp	r3, #0
 8001436:	f000 8109 	beq.w	800164c <tud_vendor_rx_cb+0x27c>

	// [디버깅] LED 토글 (데이터 진짜 읽음!)
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // LED BLINK
 800143a:	2120      	movs	r1, #32
 800143c:	4887      	ldr	r0, [pc, #540]	@ (800165c <tud_vendor_rx_cb+0x28c>)
 800143e:	f001 f89a 	bl	8002576 <HAL_GPIO_TogglePin>

	if (g_accum_cnt + count > sizeof(datapacket_t)){
 8001442:	4b87      	ldr	r3, [pc, #540]	@ (8001660 <tud_vendor_rx_cb+0x290>)
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 800144a:	4413      	add	r3, r2
 800144c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001450:	d902      	bls.n	8001458 <tud_vendor_rx_cb+0x88>
		g_accum_cnt = 0; // 에러! 너무 많이 왔으면 초기화
 8001452:	4b83      	ldr	r3, [pc, #524]	@ (8001660 <tud_vendor_rx_cb+0x290>)
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
	}

	memcpy(&g_accum_buf[g_accum_cnt], my_buffer, count);  // Attach
 8001458:	4b81      	ldr	r3, [pc, #516]	@ (8001660 <tud_vendor_rx_cb+0x290>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a81      	ldr	r2, [pc, #516]	@ (8001664 <tud_vendor_rx_cb+0x294>)
 800145e:	4413      	add	r3, r2
 8001460:	f507 7104 	add.w	r1, r7, #528	@ 0x210
 8001464:	f8d7 2268 	ldr.w	r2, [r7, #616]	@ 0x268
 8001468:	4618      	mov	r0, r3
 800146a:	f00d f809 	bl	800e480 <memcpy>
	g_accum_cnt += count;
 800146e:	4b7c      	ldr	r3, [pc, #496]	@ (8001660 <tud_vendor_rx_cb+0x290>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	f8d7 3268 	ldr.w	r3, [r7, #616]	@ 0x268
 8001476:	4413      	add	r3, r2
 8001478:	4a79      	ldr	r2, [pc, #484]	@ (8001660 <tud_vendor_rx_cb+0x290>)
 800147a:	6013      	str	r3, [r2, #0]

	if (g_accum_cnt < sizeof(datapacket_t)) return; // check 3: is complete?
 800147c:	4b78      	ldr	r3, [pc, #480]	@ (8001660 <tud_vendor_rx_cb+0x290>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2bff      	cmp	r3, #255	@ 0xff
 8001482:	f240 80e5 	bls.w	8001650 <tud_vendor_rx_cb+0x280>

	// 구조체 포인터 연결
	datapacket_t *pkt = (datapacket_t*)g_accum_buf;
 8001486:	4b77      	ldr	r3, [pc, #476]	@ (8001664 <tud_vendor_rx_cb+0x294>)
 8001488:	f8c7 3264 	str.w	r3, [r7, #612]	@ 0x264

	//////////////////////////
	// UART 디버깅 메시지 출력
	//////////////////////////
	uint8_t msg[512]; // 넉넉한 버퍼
	int len = 0;
 800148c:	2300      	movs	r3, #0
 800148e:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260

	// [방법 1] 내용을 한 방에 모아서 한 번만 보내기 (가장 추천)
	// 이렇게 하면 끊김 없이 깔끔하게 나옵니다.
	len += sprintf((char*)msg + len, "\r\n--- Packet Received ---\r\n");
 8001492:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8001496:	f107 0210 	add.w	r2, r7, #16
 800149a:	4413      	add	r3, r2
 800149c:	4972      	ldr	r1, [pc, #456]	@ (8001668 <tud_vendor_rx_cb+0x298>)
 800149e:	4618      	mov	r0, r3
 80014a0:	f00c ff46 	bl	800e330 <siprintf>
 80014a4:	4602      	mov	r2, r0
 80014a6:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 80014aa:	4413      	add	r3, r2
 80014ac:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
	len += sprintf((char*)msg + len, "[RX] Magic: 0x%08lX\r\n", pkt->magic);
 80014b0:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 80014b4:	f107 0210 	add.w	r2, r7, #16
 80014b8:	18d0      	adds	r0, r2, r3
 80014ba:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	461a      	mov	r2, r3
 80014c2:	496a      	ldr	r1, [pc, #424]	@ (800166c <tud_vendor_rx_cb+0x29c>)
 80014c4:	f00c ff34 	bl	800e330 <siprintf>
 80014c8:	4602      	mov	r2, r0
 80014ca:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 80014ce:	4413      	add	r3, r2
 80014d0:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
	len += sprintf((char*)msg + len, "[RX] Info : 0x%02X\r\n", pkt->info);
 80014d4:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 80014d8:	f107 0210 	add.w	r2, r7, #16
 80014dc:	18d0      	adds	r0, r2, r3
 80014de:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 80014e2:	791b      	ldrb	r3, [r3, #4]
 80014e4:	461a      	mov	r2, r3
 80014e6:	4962      	ldr	r1, [pc, #392]	@ (8001670 <tud_vendor_rx_cb+0x2a0>)
 80014e8:	f00c ff22 	bl	800e330 <siprintf>
 80014ec:	4602      	mov	r2, r0
 80014ee:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 80014f2:	4413      	add	r3, r2
 80014f4:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
	len += sprintf((char*)msg + len, "[RX] Cmd  : %s\r\n", pkt->command);
 80014f8:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 80014fc:	f107 0210 	add.w	r2, r7, #16
 8001500:	18d0      	adds	r0, r2, r3
 8001502:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8001506:	3307      	adds	r3, #7
 8001508:	461a      	mov	r2, r3
 800150a:	495a      	ldr	r1, [pc, #360]	@ (8001674 <tud_vendor_rx_cb+0x2a4>)
 800150c:	f00c ff10 	bl	800e330 <siprintf>
 8001510:	4602      	mov	r2, r0
 8001512:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8001516:	4413      	add	r3, r2
 8001518:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260
	len += sprintf((char*)msg + len, "-----------------------\r\n");
 800151c:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8001520:	f107 0210 	add.w	r2, r7, #16
 8001524:	4413      	add	r3, r2
 8001526:	4954      	ldr	r1, [pc, #336]	@ (8001678 <tud_vendor_rx_cb+0x2a8>)
 8001528:	4618      	mov	r0, r3
 800152a:	f00c ff01 	bl	800e330 <siprintf>
 800152e:	4602      	mov	r2, r0
 8001530:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 8001534:	4413      	add	r3, r2
 8001536:	f8c7 3260 	str.w	r3, [r7, #608]	@ 0x260

	// DMA 대신 일반 Transmit 사용 (Timeout: 100ms)
	// 이 함수는 다 보낼 때까지 여기서 기다립니다.
	HAL_UART_Transmit(&huart2, msg, len, 100);
 800153a:	f8d7 3260 	ldr.w	r3, [r7, #608]	@ 0x260
 800153e:	b29a      	uxth	r2, r3
 8001540:	f107 0110 	add.w	r1, r7, #16
 8001544:	2364      	movs	r3, #100	@ 0x64
 8001546:	484d      	ldr	r0, [pc, #308]	@ (800167c <tud_vendor_rx_cb+0x2ac>)
 8001548:	f002 fba5 	bl	8003c96 <HAL_UART_Transmit>

	// (2) 동작 수행 (LED 제어)
	// 문자열 비교 (안전하게 strncmp 권장)
	if (strncmp(pkt->command, "LED_ON", 6) == 0)
 800154c:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8001550:	3307      	adds	r3, #7
 8001552:	2206      	movs	r2, #6
 8001554:	494a      	ldr	r1, [pc, #296]	@ (8001680 <tud_vendor_rx_cb+0x2b0>)
 8001556:	4618      	mov	r0, r3
 8001558:	f00c ff3e 	bl	800e3d8 <strncmp>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d114      	bne.n	800158c <tud_vendor_rx_cb+0x1bc>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001562:	2201      	movs	r2, #1
 8001564:	2120      	movs	r1, #32
 8001566:	483d      	ldr	r0, [pc, #244]	@ (800165c <tud_vendor_rx_cb+0x28c>)
 8001568:	f000 ffec 	bl	8002544 <HAL_GPIO_WritePin>
		strcpy(pkt->command, "OK: LED ON (Checked)");
 800156c:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8001570:	3307      	adds	r3, #7
 8001572:	4a44      	ldr	r2, [pc, #272]	@ (8001684 <tud_vendor_rx_cb+0x2b4>)
 8001574:	461d      	mov	r5, r3
 8001576:	4614      	mov	r4, r2
 8001578:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800157a:	6028      	str	r0, [r5, #0]
 800157c:	6069      	str	r1, [r5, #4]
 800157e:	60aa      	str	r2, [r5, #8]
 8001580:	60eb      	str	r3, [r5, #12]
 8001582:	6820      	ldr	r0, [r4, #0]
 8001584:	6128      	str	r0, [r5, #16]
 8001586:	7923      	ldrb	r3, [r4, #4]
 8001588:	752b      	strb	r3, [r5, #20]
 800158a:	e031      	b.n	80015f0 <tud_vendor_rx_cb+0x220>
	}
	else if (strncmp(pkt->command, "LED_OFF", 7) == 0)
 800158c:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8001590:	3307      	adds	r3, #7
 8001592:	2207      	movs	r2, #7
 8001594:	493c      	ldr	r1, [pc, #240]	@ (8001688 <tud_vendor_rx_cb+0x2b8>)
 8001596:	4618      	mov	r0, r3
 8001598:	f00c ff1e 	bl	800e3d8 <strncmp>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d114      	bne.n	80015cc <tud_vendor_rx_cb+0x1fc>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80015a2:	2200      	movs	r2, #0
 80015a4:	2120      	movs	r1, #32
 80015a6:	482d      	ldr	r0, [pc, #180]	@ (800165c <tud_vendor_rx_cb+0x28c>)
 80015a8:	f000 ffcc 	bl	8002544 <HAL_GPIO_WritePin>
		strcpy(pkt->command, "OK: LED OFF (Checked)");
 80015ac:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 80015b0:	3307      	adds	r3, #7
 80015b2:	4a36      	ldr	r2, [pc, #216]	@ (800168c <tud_vendor_rx_cb+0x2bc>)
 80015b4:	461d      	mov	r5, r3
 80015b6:	4614      	mov	r4, r2
 80015b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015ba:	6028      	str	r0, [r5, #0]
 80015bc:	6069      	str	r1, [r5, #4]
 80015be:	60aa      	str	r2, [r5, #8]
 80015c0:	60eb      	str	r3, [r5, #12]
 80015c2:	6820      	ldr	r0, [r4, #0]
 80015c4:	6128      	str	r0, [r5, #16]
 80015c6:	88a3      	ldrh	r3, [r4, #4]
 80015c8:	82ab      	strh	r3, [r5, #20]
 80015ca:	e011      	b.n	80015f0 <tud_vendor_rx_cb+0x220>
	}
	else
	{
		strcpy(pkt->command, "ECHO: Message Received");
 80015cc:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 80015d0:	3307      	adds	r3, #7
 80015d2:	4a2f      	ldr	r2, [pc, #188]	@ (8001690 <tud_vendor_rx_cb+0x2c0>)
 80015d4:	461c      	mov	r4, r3
 80015d6:	4615      	mov	r5, r2
 80015d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015da:	6020      	str	r0, [r4, #0]
 80015dc:	6061      	str	r1, [r4, #4]
 80015de:	60a2      	str	r2, [r4, #8]
 80015e0:	60e3      	str	r3, [r4, #12]
 80015e2:	6828      	ldr	r0, [r5, #0]
 80015e4:	6120      	str	r0, [r4, #16]
 80015e6:	88ab      	ldrh	r3, [r5, #4]
 80015e8:	79aa      	ldrb	r2, [r5, #6]
 80015ea:	82a3      	strh	r3, [r4, #20]
 80015ec:	4613      	mov	r3, r2
 80015ee:	75a3      	strb	r3, [r4, #22]
	}

	// 길이 정보 갱신
	pkt->cmd_len = strlen(pkt->command);
 80015f0:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 80015f4:	3307      	adds	r3, #7
 80015f6:	4618      	mov	r0, r3
 80015f8:	f7fe fdf2 	bl	80001e0 <strlen>
 80015fc:	4603      	mov	r3, r0
 80015fe:	b29a      	uxth	r2, r3
 8001600:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 8001604:	f8a3 2005 	strh.w	r2, [r3, #5]
	pkt->info = 0x10|TYPE|IS_END; // TYPE이 애매함
 8001608:	f8d7 3264 	ldr.w	r3, [r7, #612]	@ 0x264
 800160c:	221c      	movs	r2, #28
 800160e:	711a      	strb	r2, [r3, #4]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_flush(void) {
  return tud_vendor_n_write_flush(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_vendor_write_available(void) {
  return tud_vendor_n_write_available(0);
 8001610:	2000      	movs	r0, #0
 8001612:	f006 fd2b 	bl	800806c <tud_vendor_n_write_available>
 8001616:	4603      	mov	r3, r0

	// (3) PC로 다시 보내기 (Echo)
	// 쓰기 버퍼 공간이 충분한지 확인
	if (tud_vendor_write_available() > sizeof(datapacket_t))
 8001618:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800161c:	d910      	bls.n	8001640 <tud_vendor_rx_cb+0x270>
 800161e:	4b11      	ldr	r3, [pc, #68]	@ (8001664 <tud_vendor_rx_cb+0x294>)
 8001620:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
 8001624:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001628:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
  return tud_vendor_n_write(0, buffer, bufsize);
 800162c:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8001630:	f8d7 1254 	ldr.w	r1, [r7, #596]	@ 0x254
 8001634:	2000      	movs	r0, #0
 8001636:	f006 fcd3 	bl	8007fe0 <tud_vendor_n_write>
  return tud_vendor_n_write_flush(0);
 800163a:	2000      	movs	r0, #0
 800163c:	f006 fcf4 	bl	8008028 <tud_vendor_n_write_flush>
		tud_vendor_write(g_accum_buf, sizeof(datapacket_t));
		tud_vendor_write_flush(); // 즉시 전송
	}

	// (4) 다음 패킷을 위해 카운터 초기화 [필수!]
	g_accum_cnt = 0;
 8001640:	4b07      	ldr	r3, [pc, #28]	@ (8001660 <tud_vendor_rx_cb+0x290>)
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	e004      	b.n	8001652 <tud_vendor_rx_cb+0x282>
	if (available == 0) return; // check 1: is available?
 8001648:	bf00      	nop
 800164a:	e002      	b.n	8001652 <tud_vendor_rx_cb+0x282>
	if (count == 0) return; // check 2: data exit?
 800164c:	bf00      	nop
 800164e:	e000      	b.n	8001652 <tud_vendor_rx_cb+0x282>
	if (g_accum_cnt < sizeof(datapacket_t)) return; // check 3: is complete?
 8001650:	bf00      	nop
//	// 4. Echo Back (받은 거 그대로 돌려주기)
//	tud_vendor_write(my_buffer, count);
//
//	// 5. [필수] 즉시 전송 명령 (Flush)
//	tud_vendor_write_flush();
}
 8001652:	f507 771c 	add.w	r7, r7, #624	@ 0x270
 8001656:	46bd      	mov	sp, r7
 8001658:	bdb0      	pop	{r4, r5, r7, pc}
 800165a:	bf00      	nop
 800165c:	40020000 	.word	0x40020000
 8001660:	200107d8 	.word	0x200107d8
 8001664:	200106d8 	.word	0x200106d8
 8001668:	0800edec 	.word	0x0800edec
 800166c:	0800ee08 	.word	0x0800ee08
 8001670:	0800ee20 	.word	0x0800ee20
 8001674:	0800ee38 	.word	0x0800ee38
 8001678:	0800ee4c 	.word	0x0800ee4c
 800167c:	200000e4 	.word	0x200000e4
 8001680:	0800ee68 	.word	0x0800ee68
 8001684:	0800ee70 	.word	0x0800ee70
 8001688:	0800ee88 	.word	0x0800ee88
 800168c:	0800ee90 	.word	0x0800ee90
 8001690:	0800eea8 	.word	0x0800eea8

08001694 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001694:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016cc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001698:	f7ff fe38 	bl	800130c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800169c:	480c      	ldr	r0, [pc, #48]	@ (80016d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800169e:	490d      	ldr	r1, [pc, #52]	@ (80016d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016a0:	4a0d      	ldr	r2, [pc, #52]	@ (80016d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016a4:	e002      	b.n	80016ac <LoopCopyDataInit>

080016a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016aa:	3304      	adds	r3, #4

080016ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016b0:	d3f9      	bcc.n	80016a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016b2:	4a0a      	ldr	r2, [pc, #40]	@ (80016dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016b4:	4c0a      	ldr	r4, [pc, #40]	@ (80016e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016b8:	e001      	b.n	80016be <LoopFillZerobss>

080016ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016bc:	3204      	adds	r2, #4

080016be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016c0:	d3fb      	bcc.n	80016ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016c2:	f00c feb7 	bl	800e434 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016c6:	f7ff f831 	bl	800072c <main>
  bx  lr    
 80016ca:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80016cc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80016d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016d4:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 80016d8:	0800f0f8 	.word	0x0800f0f8
  ldr r2, =_sbss
 80016dc:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 80016e0:	20011268 	.word	0x20011268

080016e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016e4:	e7fe      	b.n	80016e4 <ADC_IRQHandler>
	...

080016e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80016ec:	4b0e      	ldr	r3, [pc, #56]	@ (8001728 <HAL_Init+0x40>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001728 <HAL_Init+0x40>)
 80016f2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016f6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80016f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001728 <HAL_Init+0x40>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a0a      	ldr	r2, [pc, #40]	@ (8001728 <HAL_Init+0x40>)
 80016fe:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001702:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001704:	4b08      	ldr	r3, [pc, #32]	@ (8001728 <HAL_Init+0x40>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a07      	ldr	r2, [pc, #28]	@ (8001728 <HAL_Init+0x40>)
 800170a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800170e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001710:	2003      	movs	r0, #3
 8001712:	f000 f94f 	bl	80019b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001716:	2000      	movs	r0, #0
 8001718:	f000 f808 	bl	800172c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800171c:	f7ff fbfe 	bl	8000f1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001720:	2300      	movs	r3, #0
}
 8001722:	4618      	mov	r0, r3
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40023c00 	.word	0x40023c00

0800172c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001734:	4b12      	ldr	r3, [pc, #72]	@ (8001780 <HAL_InitTick+0x54>)
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	4b12      	ldr	r3, [pc, #72]	@ (8001784 <HAL_InitTick+0x58>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	4619      	mov	r1, r3
 800173e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001742:	fbb3 f3f1 	udiv	r3, r3, r1
 8001746:	fbb2 f3f3 	udiv	r3, r2, r3
 800174a:	4618      	mov	r0, r3
 800174c:	f000 f967 	bl	8001a1e <HAL_SYSTICK_Config>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e00e      	b.n	8001778 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2b0f      	cmp	r3, #15
 800175e:	d80a      	bhi.n	8001776 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001760:	2200      	movs	r2, #0
 8001762:	6879      	ldr	r1, [r7, #4]
 8001764:	f04f 30ff 	mov.w	r0, #4294967295
 8001768:	f000 f92f 	bl	80019ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800176c:	4a06      	ldr	r2, [pc, #24]	@ (8001788 <HAL_InitTick+0x5c>)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001772:	2300      	movs	r3, #0
 8001774:	e000      	b.n	8001778 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
}
 8001778:	4618      	mov	r0, r3
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000008 	.word	0x20000008
 8001784:	20000010 	.word	0x20000010
 8001788:	2000000c 	.word	0x2000000c

0800178c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001790:	4b06      	ldr	r3, [pc, #24]	@ (80017ac <HAL_IncTick+0x20>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	461a      	mov	r2, r3
 8001796:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <HAL_IncTick+0x24>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4413      	add	r3, r2
 800179c:	4a04      	ldr	r2, [pc, #16]	@ (80017b0 <HAL_IncTick+0x24>)
 800179e:	6013      	str	r3, [r2, #0]
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	20000010 	.word	0x20000010
 80017b0:	200107dc 	.word	0x200107dc

080017b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  return uwTick;
 80017b8:	4b03      	ldr	r3, [pc, #12]	@ (80017c8 <HAL_GetTick+0x14>)
 80017ba:	681b      	ldr	r3, [r3, #0]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	200107dc 	.word	0x200107dc

080017cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017d4:	f7ff ffee 	bl	80017b4 <HAL_GetTick>
 80017d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017e4:	d005      	beq.n	80017f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001810 <HAL_Delay+0x44>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	461a      	mov	r2, r3
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	4413      	add	r3, r2
 80017f0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80017f2:	bf00      	nop
 80017f4:	f7ff ffde 	bl	80017b4 <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	429a      	cmp	r2, r3
 8001802:	d8f7      	bhi.n	80017f4 <HAL_Delay+0x28>
  {
  }
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	3710      	adds	r7, #16
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000010 	.word	0x20000010

08001814 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f003 0307 	and.w	r3, r3, #7
 8001822:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001824:	4b0c      	ldr	r3, [pc, #48]	@ (8001858 <__NVIC_SetPriorityGrouping+0x44>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800182a:	68ba      	ldr	r2, [r7, #8]
 800182c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001830:	4013      	ands	r3, r2
 8001832:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800183c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001840:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001844:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001846:	4a04      	ldr	r2, [pc, #16]	@ (8001858 <__NVIC_SetPriorityGrouping+0x44>)
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	60d3      	str	r3, [r2, #12]
}
 800184c:	bf00      	nop
 800184e:	3714      	adds	r7, #20
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	e000ed00 	.word	0xe000ed00

0800185c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001860:	4b04      	ldr	r3, [pc, #16]	@ (8001874 <__NVIC_GetPriorityGrouping+0x18>)
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	0a1b      	lsrs	r3, r3, #8
 8001866:	f003 0307 	and.w	r3, r3, #7
}
 800186a:	4618      	mov	r0, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001886:	2b00      	cmp	r3, #0
 8001888:	db0b      	blt.n	80018a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	f003 021f 	and.w	r2, r3, #31
 8001890:	4907      	ldr	r1, [pc, #28]	@ (80018b0 <__NVIC_EnableIRQ+0x38>)
 8001892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001896:	095b      	lsrs	r3, r3, #5
 8001898:	2001      	movs	r0, #1
 800189a:	fa00 f202 	lsl.w	r2, r0, r2
 800189e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018a2:	bf00      	nop
 80018a4:	370c      	adds	r7, #12
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	e000e100 	.word	0xe000e100

080018b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	6039      	str	r1, [r7, #0]
 80018be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	db0a      	blt.n	80018de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	b2da      	uxtb	r2, r3
 80018cc:	490c      	ldr	r1, [pc, #48]	@ (8001900 <__NVIC_SetPriority+0x4c>)
 80018ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d2:	0112      	lsls	r2, r2, #4
 80018d4:	b2d2      	uxtb	r2, r2
 80018d6:	440b      	add	r3, r1
 80018d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018dc:	e00a      	b.n	80018f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	4908      	ldr	r1, [pc, #32]	@ (8001904 <__NVIC_SetPriority+0x50>)
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	f003 030f 	and.w	r3, r3, #15
 80018ea:	3b04      	subs	r3, #4
 80018ec:	0112      	lsls	r2, r2, #4
 80018ee:	b2d2      	uxtb	r2, r2
 80018f0:	440b      	add	r3, r1
 80018f2:	761a      	strb	r2, [r3, #24]
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	e000e100 	.word	0xe000e100
 8001904:	e000ed00 	.word	0xe000ed00

08001908 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001908:	b480      	push	{r7}
 800190a:	b089      	sub	sp, #36	@ 0x24
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	f003 0307 	and.w	r3, r3, #7
 800191a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	f1c3 0307 	rsb	r3, r3, #7
 8001922:	2b04      	cmp	r3, #4
 8001924:	bf28      	it	cs
 8001926:	2304      	movcs	r3, #4
 8001928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	3304      	adds	r3, #4
 800192e:	2b06      	cmp	r3, #6
 8001930:	d902      	bls.n	8001938 <NVIC_EncodePriority+0x30>
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	3b03      	subs	r3, #3
 8001936:	e000      	b.n	800193a <NVIC_EncodePriority+0x32>
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800193c:	f04f 32ff 	mov.w	r2, #4294967295
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	43da      	mvns	r2, r3
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	401a      	ands	r2, r3
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001950:	f04f 31ff 	mov.w	r1, #4294967295
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	fa01 f303 	lsl.w	r3, r1, r3
 800195a:	43d9      	mvns	r1, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001960:	4313      	orrs	r3, r2
         );
}
 8001962:	4618      	mov	r0, r3
 8001964:	3724      	adds	r7, #36	@ 0x24
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
	...

08001970 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3b01      	subs	r3, #1
 800197c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001980:	d301      	bcc.n	8001986 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001982:	2301      	movs	r3, #1
 8001984:	e00f      	b.n	80019a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001986:	4a0a      	ldr	r2, [pc, #40]	@ (80019b0 <SysTick_Config+0x40>)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	3b01      	subs	r3, #1
 800198c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800198e:	210f      	movs	r1, #15
 8001990:	f04f 30ff 	mov.w	r0, #4294967295
 8001994:	f7ff ff8e 	bl	80018b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001998:	4b05      	ldr	r3, [pc, #20]	@ (80019b0 <SysTick_Config+0x40>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800199e:	4b04      	ldr	r3, [pc, #16]	@ (80019b0 <SysTick_Config+0x40>)
 80019a0:	2207      	movs	r2, #7
 80019a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	e000e010 	.word	0xe000e010

080019b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7ff ff29 	bl	8001814 <__NVIC_SetPriorityGrouping>
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b086      	sub	sp, #24
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	4603      	mov	r3, r0
 80019d2:	60b9      	str	r1, [r7, #8]
 80019d4:	607a      	str	r2, [r7, #4]
 80019d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019d8:	2300      	movs	r3, #0
 80019da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019dc:	f7ff ff3e 	bl	800185c <__NVIC_GetPriorityGrouping>
 80019e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	6978      	ldr	r0, [r7, #20]
 80019e8:	f7ff ff8e 	bl	8001908 <NVIC_EncodePriority>
 80019ec:	4602      	mov	r2, r0
 80019ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019f2:	4611      	mov	r1, r2
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff ff5d 	bl	80018b4 <__NVIC_SetPriority>
}
 80019fa:	bf00      	nop
 80019fc:	3718      	adds	r7, #24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b082      	sub	sp, #8
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	4603      	mov	r3, r0
 8001a0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff ff31 	bl	8001878 <__NVIC_EnableIRQ>
}
 8001a16:	bf00      	nop
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f7ff ffa2 	bl	8001970 <SysTick_Config>
 8001a2c:	4603      	mov	r3, r0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b086      	sub	sp, #24
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a40:	2300      	movs	r3, #0
 8001a42:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001a44:	f7ff feb6 	bl	80017b4 <HAL_GetTick>
 8001a48:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d101      	bne.n	8001a54 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001a50:	2301      	movs	r3, #1
 8001a52:	e099      	b.n	8001b88 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2202      	movs	r2, #2
 8001a58:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	2200      	movs	r2, #0
 8001a60:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f022 0201 	bic.w	r2, r2, #1
 8001a72:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a74:	e00f      	b.n	8001a96 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a76:	f7ff fe9d 	bl	80017b4 <HAL_GetTick>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	2b05      	cmp	r3, #5
 8001a82:	d908      	bls.n	8001a96 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	2220      	movs	r2, #32
 8001a88:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2203      	movs	r2, #3
 8001a8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e078      	b.n	8001b88 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0301 	and.w	r3, r3, #1
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1e8      	bne.n	8001a76 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001aac:	697a      	ldr	r2, [r7, #20]
 8001aae:	4b38      	ldr	r3, [pc, #224]	@ (8001b90 <HAL_DMA_Init+0x158>)
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	685a      	ldr	r2, [r3, #4]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	689b      	ldr	r3, [r3, #8]
 8001abc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ac2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	691b      	ldr	r3, [r3, #16]
 8001ac8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ace:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	699b      	ldr	r3, [r3, #24]
 8001ad4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ada:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	6a1b      	ldr	r3, [r3, #32]
 8001ae0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ae2:	697a      	ldr	r2, [r7, #20]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aec:	2b04      	cmp	r3, #4
 8001aee:	d107      	bne.n	8001b00 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af8:	4313      	orrs	r3, r2
 8001afa:	697a      	ldr	r2, [r7, #20]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	697a      	ldr	r2, [r7, #20]
 8001b06:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	695b      	ldr	r3, [r3, #20]
 8001b0e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	f023 0307 	bic.w	r3, r3, #7
 8001b16:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b1c:	697a      	ldr	r2, [r7, #20]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b26:	2b04      	cmp	r3, #4
 8001b28:	d117      	bne.n	8001b5a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b2e:	697a      	ldr	r2, [r7, #20]
 8001b30:	4313      	orrs	r3, r2
 8001b32:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d00e      	beq.n	8001b5a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f000 fb01 	bl	8002144 <DMA_CheckFifoParam>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d008      	beq.n	8001b5a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2240      	movs	r2, #64	@ 0x40
 8001b4c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2201      	movs	r2, #1
 8001b52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001b56:	2301      	movs	r3, #1
 8001b58:	e016      	b.n	8001b88 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	697a      	ldr	r2, [r7, #20]
 8001b60:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f000 fab8 	bl	80020d8 <DMA_CalcBaseAndBitshift>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b70:	223f      	movs	r2, #63	@ 0x3f
 8001b72:	409a      	lsls	r2, r3
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2201      	movs	r2, #1
 8001b82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001b86:	2300      	movs	r3, #0
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3718      	adds	r7, #24
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	f010803f 	.word	0xf010803f

08001b94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
 8001ba0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001baa:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d101      	bne.n	8001bba <HAL_DMA_Start_IT+0x26>
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	e040      	b.n	8001c3c <HAL_DMA_Start_IT+0xa8>
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	2b01      	cmp	r3, #1
 8001bcc:	d12f      	bne.n	8001c2e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2202      	movs	r2, #2
 8001bd2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	68b9      	ldr	r1, [r7, #8]
 8001be2:	68f8      	ldr	r0, [r7, #12]
 8001be4:	f000 fa4a 	bl	800207c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bec:	223f      	movs	r2, #63	@ 0x3f
 8001bee:	409a      	lsls	r2, r3
 8001bf0:	693b      	ldr	r3, [r7, #16]
 8001bf2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f042 0216 	orr.w	r2, r2, #22
 8001c02:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d007      	beq.n	8001c1c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f042 0208 	orr.w	r2, r2, #8
 8001c1a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f042 0201 	orr.w	r2, r2, #1
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	e005      	b.n	8001c3a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2200      	movs	r2, #0
 8001c32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001c36:	2302      	movs	r3, #2
 8001c38:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001c3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3718      	adds	r7, #24
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b084      	sub	sp, #16
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c50:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001c52:	f7ff fdaf 	bl	80017b4 <HAL_GetTick>
 8001c56:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d008      	beq.n	8001c76 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2280      	movs	r2, #128	@ 0x80
 8001c68:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e052      	b.n	8001d1c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f022 0216 	bic.w	r2, r2, #22
 8001c84:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	695a      	ldr	r2, [r3, #20]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001c94:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d103      	bne.n	8001ca6 <HAL_DMA_Abort+0x62>
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d007      	beq.n	8001cb6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	681a      	ldr	r2, [r3, #0]
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f022 0208 	bic.w	r2, r2, #8
 8001cb4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f022 0201 	bic.w	r2, r2, #1
 8001cc4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cc6:	e013      	b.n	8001cf0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001cc8:	f7ff fd74 	bl	80017b4 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b05      	cmp	r3, #5
 8001cd4:	d90c      	bls.n	8001cf0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2220      	movs	r2, #32
 8001cda:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2203      	movs	r2, #3
 8001ce0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001cec:	2303      	movs	r3, #3
 8001cee:	e015      	b.n	8001d1c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d1e4      	bne.n	8001cc8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d02:	223f      	movs	r2, #63	@ 0x3f
 8001d04:	409a      	lsls	r2, r3
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001d1a:	2300      	movs	r3, #0
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3710      	adds	r7, #16
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d004      	beq.n	8001d42 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2280      	movs	r2, #128	@ 0x80
 8001d3c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	e00c      	b.n	8001d5c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	2205      	movs	r2, #5
 8001d46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f022 0201 	bic.w	r2, r2, #1
 8001d58:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001d5a:	2300      	movs	r3, #0
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	370c      	adds	r7, #12
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr

08001d68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001d70:	2300      	movs	r3, #0
 8001d72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001d74:	4b8e      	ldr	r3, [pc, #568]	@ (8001fb0 <HAL_DMA_IRQHandler+0x248>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a8e      	ldr	r2, [pc, #568]	@ (8001fb4 <HAL_DMA_IRQHandler+0x24c>)
 8001d7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d7e:	0a9b      	lsrs	r3, r3, #10
 8001d80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d92:	2208      	movs	r2, #8
 8001d94:	409a      	lsls	r2, r3
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	4013      	ands	r3, r2
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d01a      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f003 0304 	and.w	r3, r3, #4
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d013      	beq.n	8001dd4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f022 0204 	bic.w	r2, r2, #4
 8001dba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dc0:	2208      	movs	r2, #8
 8001dc2:	409a      	lsls	r2, r3
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dcc:	f043 0201 	orr.w	r2, r3, #1
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd8:	2201      	movs	r2, #1
 8001dda:	409a      	lsls	r2, r3
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	4013      	ands	r3, r2
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d012      	beq.n	8001e0a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	695b      	ldr	r3, [r3, #20]
 8001dea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d00b      	beq.n	8001e0a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001df6:	2201      	movs	r2, #1
 8001df8:	409a      	lsls	r2, r3
 8001dfa:	693b      	ldr	r3, [r7, #16]
 8001dfc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e02:	f043 0202 	orr.w	r2, r3, #2
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e0e:	2204      	movs	r2, #4
 8001e10:	409a      	lsls	r2, r3
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	4013      	ands	r3, r2
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d012      	beq.n	8001e40 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 0302 	and.w	r3, r3, #2
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d00b      	beq.n	8001e40 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e2c:	2204      	movs	r2, #4
 8001e2e:	409a      	lsls	r2, r3
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e38:	f043 0204 	orr.w	r2, r3, #4
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e44:	2210      	movs	r2, #16
 8001e46:	409a      	lsls	r2, r3
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d043      	beq.n	8001ed8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0308 	and.w	r3, r3, #8
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d03c      	beq.n	8001ed8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e62:	2210      	movs	r2, #16
 8001e64:	409a      	lsls	r2, r3
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d018      	beq.n	8001eaa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d108      	bne.n	8001e98 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d024      	beq.n	8001ed8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e92:	6878      	ldr	r0, [r7, #4]
 8001e94:	4798      	blx	r3
 8001e96:	e01f      	b.n	8001ed8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d01b      	beq.n	8001ed8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	4798      	blx	r3
 8001ea8:	e016      	b.n	8001ed8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d107      	bne.n	8001ec8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f022 0208 	bic.w	r2, r2, #8
 8001ec6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d003      	beq.n	8001ed8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001edc:	2220      	movs	r2, #32
 8001ede:	409a      	lsls	r2, r3
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	f000 808f 	beq.w	8002008 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0310 	and.w	r3, r3, #16
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	f000 8087 	beq.w	8002008 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001efe:	2220      	movs	r2, #32
 8001f00:	409a      	lsls	r2, r3
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b05      	cmp	r3, #5
 8001f10:	d136      	bne.n	8001f80 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f022 0216 	bic.w	r2, r2, #22
 8001f20:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	695a      	ldr	r2, [r3, #20]
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001f30:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d103      	bne.n	8001f42 <HAL_DMA_IRQHandler+0x1da>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d007      	beq.n	8001f52 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f022 0208 	bic.w	r2, r2, #8
 8001f50:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f56:	223f      	movs	r2, #63	@ 0x3f
 8001f58:	409a      	lsls	r2, r3
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2201      	movs	r2, #1
 8001f62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d07e      	beq.n	8002074 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	4798      	blx	r3
        }
        return;
 8001f7e:	e079      	b.n	8002074 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d01d      	beq.n	8001fca <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d10d      	bne.n	8001fb8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d031      	beq.n	8002008 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	4798      	blx	r3
 8001fac:	e02c      	b.n	8002008 <HAL_DMA_IRQHandler+0x2a0>
 8001fae:	bf00      	nop
 8001fb0:	20000008 	.word	0x20000008
 8001fb4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d023      	beq.n	8002008 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	4798      	blx	r3
 8001fc8:	e01e      	b.n	8002008 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d10f      	bne.n	8001ff8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681a      	ldr	r2, [r3, #0]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f022 0210 	bic.w	r2, r2, #16
 8001fe6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2201      	movs	r2, #1
 8001fec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d003      	beq.n	8002008 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800200c:	2b00      	cmp	r3, #0
 800200e:	d032      	beq.n	8002076 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002014:	f003 0301 	and.w	r3, r3, #1
 8002018:	2b00      	cmp	r3, #0
 800201a:	d022      	beq.n	8002062 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2205      	movs	r2, #5
 8002020:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f022 0201 	bic.w	r2, r2, #1
 8002032:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	3301      	adds	r3, #1
 8002038:	60bb      	str	r3, [r7, #8]
 800203a:	697a      	ldr	r2, [r7, #20]
 800203c:	429a      	cmp	r2, r3
 800203e:	d307      	bcc.n	8002050 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	2b00      	cmp	r3, #0
 800204c:	d1f2      	bne.n	8002034 <HAL_DMA_IRQHandler+0x2cc>
 800204e:	e000      	b.n	8002052 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002050:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2201      	movs	r2, #1
 8002056:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002066:	2b00      	cmp	r3, #0
 8002068:	d005      	beq.n	8002076 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	4798      	blx	r3
 8002072:	e000      	b.n	8002076 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002074:	bf00      	nop
    }
  }
}
 8002076:	3718      	adds	r7, #24
 8002078:	46bd      	mov	sp, r7
 800207a:	bd80      	pop	{r7, pc}

0800207c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	60f8      	str	r0, [r7, #12]
 8002084:	60b9      	str	r1, [r7, #8]
 8002086:	607a      	str	r2, [r7, #4]
 8002088:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002098:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	683a      	ldr	r2, [r7, #0]
 80020a0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	2b40      	cmp	r3, #64	@ 0x40
 80020a8:	d108      	bne.n	80020bc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	687a      	ldr	r2, [r7, #4]
 80020b0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80020ba:	e007      	b.n	80020cc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	68ba      	ldr	r2, [r7, #8]
 80020c2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	60da      	str	r2, [r3, #12]
}
 80020cc:	bf00      	nop
 80020ce:	3714      	adds	r7, #20
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80020d8:	b480      	push	{r7}
 80020da:	b085      	sub	sp, #20
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	3b10      	subs	r3, #16
 80020e8:	4a14      	ldr	r2, [pc, #80]	@ (800213c <DMA_CalcBaseAndBitshift+0x64>)
 80020ea:	fba2 2303 	umull	r2, r3, r2, r3
 80020ee:	091b      	lsrs	r3, r3, #4
 80020f0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80020f2:	4a13      	ldr	r2, [pc, #76]	@ (8002140 <DMA_CalcBaseAndBitshift+0x68>)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	4413      	add	r3, r2
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	461a      	mov	r2, r3
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2b03      	cmp	r3, #3
 8002104:	d909      	bls.n	800211a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800210e:	f023 0303 	bic.w	r3, r3, #3
 8002112:	1d1a      	adds	r2, r3, #4
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	659a      	str	r2, [r3, #88]	@ 0x58
 8002118:	e007      	b.n	800212a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002122:	f023 0303 	bic.w	r3, r3, #3
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800212e:	4618      	mov	r0, r3
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	aaaaaaab 	.word	0xaaaaaaab
 8002140:	0800effc 	.word	0x0800effc

08002144 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002144:	b480      	push	{r7}
 8002146:	b085      	sub	sp, #20
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800214c:	2300      	movs	r3, #0
 800214e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002154:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	699b      	ldr	r3, [r3, #24]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d11f      	bne.n	800219e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	2b03      	cmp	r3, #3
 8002162:	d856      	bhi.n	8002212 <DMA_CheckFifoParam+0xce>
 8002164:	a201      	add	r2, pc, #4	@ (adr r2, 800216c <DMA_CheckFifoParam+0x28>)
 8002166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800216a:	bf00      	nop
 800216c:	0800217d 	.word	0x0800217d
 8002170:	0800218f 	.word	0x0800218f
 8002174:	0800217d 	.word	0x0800217d
 8002178:	08002213 	.word	0x08002213
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002180:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d046      	beq.n	8002216 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800218c:	e043      	b.n	8002216 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002192:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002196:	d140      	bne.n	800221a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800219c:	e03d      	b.n	800221a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021a6:	d121      	bne.n	80021ec <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80021a8:	68bb      	ldr	r3, [r7, #8]
 80021aa:	2b03      	cmp	r3, #3
 80021ac:	d837      	bhi.n	800221e <DMA_CheckFifoParam+0xda>
 80021ae:	a201      	add	r2, pc, #4	@ (adr r2, 80021b4 <DMA_CheckFifoParam+0x70>)
 80021b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021b4:	080021c5 	.word	0x080021c5
 80021b8:	080021cb 	.word	0x080021cb
 80021bc:	080021c5 	.word	0x080021c5
 80021c0:	080021dd 	.word	0x080021dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	73fb      	strb	r3, [r7, #15]
      break;
 80021c8:	e030      	b.n	800222c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d025      	beq.n	8002222 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80021d6:	2301      	movs	r3, #1
 80021d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80021da:	e022      	b.n	8002222 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80021e4:	d11f      	bne.n	8002226 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80021ea:	e01c      	b.n	8002226 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d903      	bls.n	80021fa <DMA_CheckFifoParam+0xb6>
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	2b03      	cmp	r3, #3
 80021f6:	d003      	beq.n	8002200 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80021f8:	e018      	b.n	800222c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	73fb      	strb	r3, [r7, #15]
      break;
 80021fe:	e015      	b.n	800222c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002204:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002208:	2b00      	cmp	r3, #0
 800220a:	d00e      	beq.n	800222a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800220c:	2301      	movs	r3, #1
 800220e:	73fb      	strb	r3, [r7, #15]
      break;
 8002210:	e00b      	b.n	800222a <DMA_CheckFifoParam+0xe6>
      break;
 8002212:	bf00      	nop
 8002214:	e00a      	b.n	800222c <DMA_CheckFifoParam+0xe8>
      break;
 8002216:	bf00      	nop
 8002218:	e008      	b.n	800222c <DMA_CheckFifoParam+0xe8>
      break;
 800221a:	bf00      	nop
 800221c:	e006      	b.n	800222c <DMA_CheckFifoParam+0xe8>
      break;
 800221e:	bf00      	nop
 8002220:	e004      	b.n	800222c <DMA_CheckFifoParam+0xe8>
      break;
 8002222:	bf00      	nop
 8002224:	e002      	b.n	800222c <DMA_CheckFifoParam+0xe8>
      break;   
 8002226:	bf00      	nop
 8002228:	e000      	b.n	800222c <DMA_CheckFifoParam+0xe8>
      break;
 800222a:	bf00      	nop
    }
  } 
  
  return status; 
 800222c:	7bfb      	ldrb	r3, [r7, #15]
}
 800222e:	4618      	mov	r0, r3
 8002230:	3714      	adds	r7, #20
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop

0800223c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800223c:	b480      	push	{r7}
 800223e:	b089      	sub	sp, #36	@ 0x24
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002246:	2300      	movs	r3, #0
 8002248:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800224a:	2300      	movs	r3, #0
 800224c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800224e:	2300      	movs	r3, #0
 8002250:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002252:	2300      	movs	r3, #0
 8002254:	61fb      	str	r3, [r7, #28]
 8002256:	e159      	b.n	800250c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002258:	2201      	movs	r2, #1
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	697a      	ldr	r2, [r7, #20]
 8002268:	4013      	ands	r3, r2
 800226a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800226c:	693a      	ldr	r2, [r7, #16]
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	429a      	cmp	r2, r3
 8002272:	f040 8148 	bne.w	8002506 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f003 0303 	and.w	r3, r3, #3
 800227e:	2b01      	cmp	r3, #1
 8002280:	d005      	beq.n	800228e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800228a:	2b02      	cmp	r3, #2
 800228c:	d130      	bne.n	80022f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002294:	69fb      	ldr	r3, [r7, #28]
 8002296:	005b      	lsls	r3, r3, #1
 8002298:	2203      	movs	r2, #3
 800229a:	fa02 f303 	lsl.w	r3, r2, r3
 800229e:	43db      	mvns	r3, r3
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	4013      	ands	r3, r2
 80022a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	68da      	ldr	r2, [r3, #12]
 80022aa:	69fb      	ldr	r3, [r7, #28]
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	fa02 f303 	lsl.w	r3, r2, r3
 80022b2:	69ba      	ldr	r2, [r7, #24]
 80022b4:	4313      	orrs	r3, r2
 80022b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	69ba      	ldr	r2, [r7, #24]
 80022bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022c4:	2201      	movs	r2, #1
 80022c6:	69fb      	ldr	r3, [r7, #28]
 80022c8:	fa02 f303 	lsl.w	r3, r2, r3
 80022cc:	43db      	mvns	r3, r3
 80022ce:	69ba      	ldr	r2, [r7, #24]
 80022d0:	4013      	ands	r3, r2
 80022d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	685b      	ldr	r3, [r3, #4]
 80022d8:	091b      	lsrs	r3, r3, #4
 80022da:	f003 0201 	and.w	r2, r3, #1
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	fa02 f303 	lsl.w	r3, r2, r3
 80022e4:	69ba      	ldr	r2, [r7, #24]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	69ba      	ldr	r2, [r7, #24]
 80022ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f003 0303 	and.w	r3, r3, #3
 80022f8:	2b03      	cmp	r3, #3
 80022fa:	d017      	beq.n	800232c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	68db      	ldr	r3, [r3, #12]
 8002300:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	005b      	lsls	r3, r3, #1
 8002306:	2203      	movs	r2, #3
 8002308:	fa02 f303 	lsl.w	r3, r2, r3
 800230c:	43db      	mvns	r3, r3
 800230e:	69ba      	ldr	r2, [r7, #24]
 8002310:	4013      	ands	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	689a      	ldr	r2, [r3, #8]
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	69ba      	ldr	r2, [r7, #24]
 8002322:	4313      	orrs	r3, r2
 8002324:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	69ba      	ldr	r2, [r7, #24]
 800232a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f003 0303 	and.w	r3, r3, #3
 8002334:	2b02      	cmp	r3, #2
 8002336:	d123      	bne.n	8002380 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002338:	69fb      	ldr	r3, [r7, #28]
 800233a:	08da      	lsrs	r2, r3, #3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	3208      	adds	r2, #8
 8002340:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002344:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002346:	69fb      	ldr	r3, [r7, #28]
 8002348:	f003 0307 	and.w	r3, r3, #7
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	220f      	movs	r2, #15
 8002350:	fa02 f303 	lsl.w	r3, r2, r3
 8002354:	43db      	mvns	r3, r3
 8002356:	69ba      	ldr	r2, [r7, #24]
 8002358:	4013      	ands	r3, r2
 800235a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	691a      	ldr	r2, [r3, #16]
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	f003 0307 	and.w	r3, r3, #7
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	fa02 f303 	lsl.w	r3, r2, r3
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	4313      	orrs	r3, r2
 8002370:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	08da      	lsrs	r2, r3, #3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	3208      	adds	r2, #8
 800237a:	69b9      	ldr	r1, [r7, #24]
 800237c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	2203      	movs	r2, #3
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	43db      	mvns	r3, r3
 8002392:	69ba      	ldr	r2, [r7, #24]
 8002394:	4013      	ands	r3, r2
 8002396:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f003 0203 	and.w	r2, r3, #3
 80023a0:	69fb      	ldr	r3, [r7, #28]
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	fa02 f303 	lsl.w	r3, r2, r3
 80023a8:	69ba      	ldr	r2, [r7, #24]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	69ba      	ldr	r2, [r7, #24]
 80023b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	f000 80a2 	beq.w	8002506 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	60fb      	str	r3, [r7, #12]
 80023c6:	4b57      	ldr	r3, [pc, #348]	@ (8002524 <HAL_GPIO_Init+0x2e8>)
 80023c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ca:	4a56      	ldr	r2, [pc, #344]	@ (8002524 <HAL_GPIO_Init+0x2e8>)
 80023cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80023d2:	4b54      	ldr	r3, [pc, #336]	@ (8002524 <HAL_GPIO_Init+0x2e8>)
 80023d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80023de:	4a52      	ldr	r2, [pc, #328]	@ (8002528 <HAL_GPIO_Init+0x2ec>)
 80023e0:	69fb      	ldr	r3, [r7, #28]
 80023e2:	089b      	lsrs	r3, r3, #2
 80023e4:	3302      	adds	r3, #2
 80023e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	f003 0303 	and.w	r3, r3, #3
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	220f      	movs	r2, #15
 80023f6:	fa02 f303 	lsl.w	r3, r2, r3
 80023fa:	43db      	mvns	r3, r3
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	4013      	ands	r3, r2
 8002400:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	4a49      	ldr	r2, [pc, #292]	@ (800252c <HAL_GPIO_Init+0x2f0>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d019      	beq.n	800243e <HAL_GPIO_Init+0x202>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a48      	ldr	r2, [pc, #288]	@ (8002530 <HAL_GPIO_Init+0x2f4>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d013      	beq.n	800243a <HAL_GPIO_Init+0x1fe>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	4a47      	ldr	r2, [pc, #284]	@ (8002534 <HAL_GPIO_Init+0x2f8>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d00d      	beq.n	8002436 <HAL_GPIO_Init+0x1fa>
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	4a46      	ldr	r2, [pc, #280]	@ (8002538 <HAL_GPIO_Init+0x2fc>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d007      	beq.n	8002432 <HAL_GPIO_Init+0x1f6>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4a45      	ldr	r2, [pc, #276]	@ (800253c <HAL_GPIO_Init+0x300>)
 8002426:	4293      	cmp	r3, r2
 8002428:	d101      	bne.n	800242e <HAL_GPIO_Init+0x1f2>
 800242a:	2304      	movs	r3, #4
 800242c:	e008      	b.n	8002440 <HAL_GPIO_Init+0x204>
 800242e:	2307      	movs	r3, #7
 8002430:	e006      	b.n	8002440 <HAL_GPIO_Init+0x204>
 8002432:	2303      	movs	r3, #3
 8002434:	e004      	b.n	8002440 <HAL_GPIO_Init+0x204>
 8002436:	2302      	movs	r3, #2
 8002438:	e002      	b.n	8002440 <HAL_GPIO_Init+0x204>
 800243a:	2301      	movs	r3, #1
 800243c:	e000      	b.n	8002440 <HAL_GPIO_Init+0x204>
 800243e:	2300      	movs	r3, #0
 8002440:	69fa      	ldr	r2, [r7, #28]
 8002442:	f002 0203 	and.w	r2, r2, #3
 8002446:	0092      	lsls	r2, r2, #2
 8002448:	4093      	lsls	r3, r2
 800244a:	69ba      	ldr	r2, [r7, #24]
 800244c:	4313      	orrs	r3, r2
 800244e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002450:	4935      	ldr	r1, [pc, #212]	@ (8002528 <HAL_GPIO_Init+0x2ec>)
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	089b      	lsrs	r3, r3, #2
 8002456:	3302      	adds	r3, #2
 8002458:	69ba      	ldr	r2, [r7, #24]
 800245a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800245e:	4b38      	ldr	r3, [pc, #224]	@ (8002540 <HAL_GPIO_Init+0x304>)
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	43db      	mvns	r3, r3
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	4013      	ands	r3, r2
 800246c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d003      	beq.n	8002482 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800247a:	69ba      	ldr	r2, [r7, #24]
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	4313      	orrs	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002482:	4a2f      	ldr	r2, [pc, #188]	@ (8002540 <HAL_GPIO_Init+0x304>)
 8002484:	69bb      	ldr	r3, [r7, #24]
 8002486:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002488:	4b2d      	ldr	r3, [pc, #180]	@ (8002540 <HAL_GPIO_Init+0x304>)
 800248a:	68db      	ldr	r3, [r3, #12]
 800248c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	43db      	mvns	r3, r3
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4013      	ands	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d003      	beq.n	80024ac <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	4313      	orrs	r3, r2
 80024aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024ac:	4a24      	ldr	r2, [pc, #144]	@ (8002540 <HAL_GPIO_Init+0x304>)
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024b2:	4b23      	ldr	r3, [pc, #140]	@ (8002540 <HAL_GPIO_Init+0x304>)
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	43db      	mvns	r3, r3
 80024bc:	69ba      	ldr	r2, [r7, #24]
 80024be:	4013      	ands	r3, r2
 80024c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d003      	beq.n	80024d6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80024ce:	69ba      	ldr	r2, [r7, #24]
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80024d6:	4a1a      	ldr	r2, [pc, #104]	@ (8002540 <HAL_GPIO_Init+0x304>)
 80024d8:	69bb      	ldr	r3, [r7, #24]
 80024da:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80024dc:	4b18      	ldr	r3, [pc, #96]	@ (8002540 <HAL_GPIO_Init+0x304>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	43db      	mvns	r3, r3
 80024e6:	69ba      	ldr	r2, [r7, #24]
 80024e8:	4013      	ands	r3, r2
 80024ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d003      	beq.n	8002500 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80024f8:	69ba      	ldr	r2, [r7, #24]
 80024fa:	693b      	ldr	r3, [r7, #16]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002500:	4a0f      	ldr	r2, [pc, #60]	@ (8002540 <HAL_GPIO_Init+0x304>)
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	3301      	adds	r3, #1
 800250a:	61fb      	str	r3, [r7, #28]
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	2b0f      	cmp	r3, #15
 8002510:	f67f aea2 	bls.w	8002258 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002514:	bf00      	nop
 8002516:	bf00      	nop
 8002518:	3724      	adds	r7, #36	@ 0x24
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	40023800 	.word	0x40023800
 8002528:	40013800 	.word	0x40013800
 800252c:	40020000 	.word	0x40020000
 8002530:	40020400 	.word	0x40020400
 8002534:	40020800 	.word	0x40020800
 8002538:	40020c00 	.word	0x40020c00
 800253c:	40021000 	.word	0x40021000
 8002540:	40013c00 	.word	0x40013c00

08002544 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
 800254c:	460b      	mov	r3, r1
 800254e:	807b      	strh	r3, [r7, #2]
 8002550:	4613      	mov	r3, r2
 8002552:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002554:	787b      	ldrb	r3, [r7, #1]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d003      	beq.n	8002562 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800255a:	887a      	ldrh	r2, [r7, #2]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002560:	e003      	b.n	800256a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002562:	887b      	ldrh	r3, [r7, #2]
 8002564:	041a      	lsls	r2, r3, #16
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	619a      	str	r2, [r3, #24]
}
 800256a:	bf00      	nop
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr

08002576 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002576:	b480      	push	{r7}
 8002578:	b085      	sub	sp, #20
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
 800257e:	460b      	mov	r3, r1
 8002580:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	695b      	ldr	r3, [r3, #20]
 8002586:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002588:	887a      	ldrh	r2, [r7, #2]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	4013      	ands	r3, r2
 800258e:	041a      	lsls	r2, r3, #16
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	43d9      	mvns	r1, r3
 8002594:	887b      	ldrh	r3, [r7, #2]
 8002596:	400b      	ands	r3, r1
 8002598:	431a      	orrs	r2, r3
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	619a      	str	r2, [r3, #24]
}
 800259e:	bf00      	nop
 80025a0:	3714      	adds	r7, #20
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
	...

080025ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80025b6:	4b08      	ldr	r3, [pc, #32]	@ (80025d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025b8:	695a      	ldr	r2, [r3, #20]
 80025ba:	88fb      	ldrh	r3, [r7, #6]
 80025bc:	4013      	ands	r3, r2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d006      	beq.n	80025d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80025c2:	4a05      	ldr	r2, [pc, #20]	@ (80025d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025c4:	88fb      	ldrh	r3, [r7, #6]
 80025c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80025c8:	88fb      	ldrh	r3, [r7, #6]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7fe f822 	bl	8000614 <HAL_GPIO_EXTI_Callback>
  }
}
 80025d0:	bf00      	nop
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	40013c00 	.word	0x40013c00

080025dc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af02      	add	r7, sp, #8
 80025e2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e101      	b.n	80027f2 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d106      	bne.n	800260e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f7fe fd8d 	bl	8001128 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2203      	movs	r2, #3
 8002612:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002616:	68bb      	ldr	r3, [r7, #8]
 8002618:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800261c:	d102      	bne.n	8002624 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4618      	mov	r0, r3
 800262a:	f002 fcb1 	bl	8004f90 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6818      	ldr	r0, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	7c1a      	ldrb	r2, [r3, #16]
 8002636:	f88d 2000 	strb.w	r2, [sp]
 800263a:	3304      	adds	r3, #4
 800263c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800263e:	f002 fc43 	bl	8004ec8 <USB_CoreInit>
 8002642:	4603      	mov	r3, r0
 8002644:	2b00      	cmp	r3, #0
 8002646:	d005      	beq.n	8002654 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2202      	movs	r2, #2
 800264c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002650:	2301      	movs	r3, #1
 8002652:	e0ce      	b.n	80027f2 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2100      	movs	r1, #0
 800265a:	4618      	mov	r0, r3
 800265c:	f002 fca9 	bl	8004fb2 <USB_SetCurrentMode>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d005      	beq.n	8002672 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2202      	movs	r2, #2
 800266a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e0bf      	b.n	80027f2 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002672:	2300      	movs	r3, #0
 8002674:	73fb      	strb	r3, [r7, #15]
 8002676:	e04a      	b.n	800270e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002678:	7bfa      	ldrb	r2, [r7, #15]
 800267a:	6879      	ldr	r1, [r7, #4]
 800267c:	4613      	mov	r3, r2
 800267e:	00db      	lsls	r3, r3, #3
 8002680:	4413      	add	r3, r2
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	440b      	add	r3, r1
 8002686:	3315      	adds	r3, #21
 8002688:	2201      	movs	r2, #1
 800268a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800268c:	7bfa      	ldrb	r2, [r7, #15]
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	4613      	mov	r3, r2
 8002692:	00db      	lsls	r3, r3, #3
 8002694:	4413      	add	r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	440b      	add	r3, r1
 800269a:	3314      	adds	r3, #20
 800269c:	7bfa      	ldrb	r2, [r7, #15]
 800269e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80026a0:	7bfa      	ldrb	r2, [r7, #15]
 80026a2:	7bfb      	ldrb	r3, [r7, #15]
 80026a4:	b298      	uxth	r0, r3
 80026a6:	6879      	ldr	r1, [r7, #4]
 80026a8:	4613      	mov	r3, r2
 80026aa:	00db      	lsls	r3, r3, #3
 80026ac:	4413      	add	r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	440b      	add	r3, r1
 80026b2:	332e      	adds	r3, #46	@ 0x2e
 80026b4:	4602      	mov	r2, r0
 80026b6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80026b8:	7bfa      	ldrb	r2, [r7, #15]
 80026ba:	6879      	ldr	r1, [r7, #4]
 80026bc:	4613      	mov	r3, r2
 80026be:	00db      	lsls	r3, r3, #3
 80026c0:	4413      	add	r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	440b      	add	r3, r1
 80026c6:	3318      	adds	r3, #24
 80026c8:	2200      	movs	r2, #0
 80026ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80026cc:	7bfa      	ldrb	r2, [r7, #15]
 80026ce:	6879      	ldr	r1, [r7, #4]
 80026d0:	4613      	mov	r3, r2
 80026d2:	00db      	lsls	r3, r3, #3
 80026d4:	4413      	add	r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	440b      	add	r3, r1
 80026da:	331c      	adds	r3, #28
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80026e0:	7bfa      	ldrb	r2, [r7, #15]
 80026e2:	6879      	ldr	r1, [r7, #4]
 80026e4:	4613      	mov	r3, r2
 80026e6:	00db      	lsls	r3, r3, #3
 80026e8:	4413      	add	r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	440b      	add	r3, r1
 80026ee:	3320      	adds	r3, #32
 80026f0:	2200      	movs	r2, #0
 80026f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80026f4:	7bfa      	ldrb	r2, [r7, #15]
 80026f6:	6879      	ldr	r1, [r7, #4]
 80026f8:	4613      	mov	r3, r2
 80026fa:	00db      	lsls	r3, r3, #3
 80026fc:	4413      	add	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	440b      	add	r3, r1
 8002702:	3324      	adds	r3, #36	@ 0x24
 8002704:	2200      	movs	r2, #0
 8002706:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002708:	7bfb      	ldrb	r3, [r7, #15]
 800270a:	3301      	adds	r3, #1
 800270c:	73fb      	strb	r3, [r7, #15]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	791b      	ldrb	r3, [r3, #4]
 8002712:	7bfa      	ldrb	r2, [r7, #15]
 8002714:	429a      	cmp	r2, r3
 8002716:	d3af      	bcc.n	8002678 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002718:	2300      	movs	r3, #0
 800271a:	73fb      	strb	r3, [r7, #15]
 800271c:	e044      	b.n	80027a8 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800271e:	7bfa      	ldrb	r2, [r7, #15]
 8002720:	6879      	ldr	r1, [r7, #4]
 8002722:	4613      	mov	r3, r2
 8002724:	00db      	lsls	r3, r3, #3
 8002726:	4413      	add	r3, r2
 8002728:	009b      	lsls	r3, r3, #2
 800272a:	440b      	add	r3, r1
 800272c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002730:	2200      	movs	r2, #0
 8002732:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002734:	7bfa      	ldrb	r2, [r7, #15]
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	4613      	mov	r3, r2
 800273a:	00db      	lsls	r3, r3, #3
 800273c:	4413      	add	r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	440b      	add	r3, r1
 8002742:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002746:	7bfa      	ldrb	r2, [r7, #15]
 8002748:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800274a:	7bfa      	ldrb	r2, [r7, #15]
 800274c:	6879      	ldr	r1, [r7, #4]
 800274e:	4613      	mov	r3, r2
 8002750:	00db      	lsls	r3, r3, #3
 8002752:	4413      	add	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	440b      	add	r3, r1
 8002758:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800275c:	2200      	movs	r2, #0
 800275e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002760:	7bfa      	ldrb	r2, [r7, #15]
 8002762:	6879      	ldr	r1, [r7, #4]
 8002764:	4613      	mov	r3, r2
 8002766:	00db      	lsls	r3, r3, #3
 8002768:	4413      	add	r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	440b      	add	r3, r1
 800276e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002776:	7bfa      	ldrb	r2, [r7, #15]
 8002778:	6879      	ldr	r1, [r7, #4]
 800277a:	4613      	mov	r3, r2
 800277c:	00db      	lsls	r3, r3, #3
 800277e:	4413      	add	r3, r2
 8002780:	009b      	lsls	r3, r3, #2
 8002782:	440b      	add	r3, r1
 8002784:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800278c:	7bfa      	ldrb	r2, [r7, #15]
 800278e:	6879      	ldr	r1, [r7, #4]
 8002790:	4613      	mov	r3, r2
 8002792:	00db      	lsls	r3, r3, #3
 8002794:	4413      	add	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800279e:	2200      	movs	r2, #0
 80027a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
 80027a4:	3301      	adds	r3, #1
 80027a6:	73fb      	strb	r3, [r7, #15]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	791b      	ldrb	r3, [r3, #4]
 80027ac:	7bfa      	ldrb	r2, [r7, #15]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d3b5      	bcc.n	800271e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6818      	ldr	r0, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	7c1a      	ldrb	r2, [r3, #16]
 80027ba:	f88d 2000 	strb.w	r2, [sp]
 80027be:	3304      	adds	r3, #4
 80027c0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027c2:	f002 fc43 	bl	800504c <USB_DevInit>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d005      	beq.n	80027d8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2202      	movs	r2, #2
 80027d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e00c      	b.n	80027f2 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2201      	movs	r2, #1
 80027e2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f002 fe0b 	bl	8005406 <USB_DevDisconnect>

  return HAL_OK;
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3710      	adds	r7, #16
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
	...

080027fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d101      	bne.n	800280e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e267      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	2b00      	cmp	r3, #0
 8002818:	d075      	beq.n	8002906 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800281a:	4b88      	ldr	r3, [pc, #544]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f003 030c 	and.w	r3, r3, #12
 8002822:	2b04      	cmp	r3, #4
 8002824:	d00c      	beq.n	8002840 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002826:	4b85      	ldr	r3, [pc, #532]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800282e:	2b08      	cmp	r3, #8
 8002830:	d112      	bne.n	8002858 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002832:	4b82      	ldr	r3, [pc, #520]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800283a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800283e:	d10b      	bne.n	8002858 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002840:	4b7e      	ldr	r3, [pc, #504]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002848:	2b00      	cmp	r3, #0
 800284a:	d05b      	beq.n	8002904 <HAL_RCC_OscConfig+0x108>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d157      	bne.n	8002904 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e242      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002860:	d106      	bne.n	8002870 <HAL_RCC_OscConfig+0x74>
 8002862:	4b76      	ldr	r3, [pc, #472]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	4a75      	ldr	r2, [pc, #468]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 8002868:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800286c:	6013      	str	r3, [r2, #0]
 800286e:	e01d      	b.n	80028ac <HAL_RCC_OscConfig+0xb0>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002878:	d10c      	bne.n	8002894 <HAL_RCC_OscConfig+0x98>
 800287a:	4b70      	ldr	r3, [pc, #448]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a6f      	ldr	r2, [pc, #444]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 8002880:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002884:	6013      	str	r3, [r2, #0]
 8002886:	4b6d      	ldr	r3, [pc, #436]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a6c      	ldr	r2, [pc, #432]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 800288c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002890:	6013      	str	r3, [r2, #0]
 8002892:	e00b      	b.n	80028ac <HAL_RCC_OscConfig+0xb0>
 8002894:	4b69      	ldr	r3, [pc, #420]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a68      	ldr	r2, [pc, #416]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 800289a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800289e:	6013      	str	r3, [r2, #0]
 80028a0:	4b66      	ldr	r3, [pc, #408]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a65      	ldr	r2, [pc, #404]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 80028a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d013      	beq.n	80028dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b4:	f7fe ff7e 	bl	80017b4 <HAL_GetTick>
 80028b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ba:	e008      	b.n	80028ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028bc:	f7fe ff7a 	bl	80017b4 <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	693b      	ldr	r3, [r7, #16]
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b64      	cmp	r3, #100	@ 0x64
 80028c8:	d901      	bls.n	80028ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	e207      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ce:	4b5b      	ldr	r3, [pc, #364]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d0f0      	beq.n	80028bc <HAL_RCC_OscConfig+0xc0>
 80028da:	e014      	b.n	8002906 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028dc:	f7fe ff6a 	bl	80017b4 <HAL_GetTick>
 80028e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028e2:	e008      	b.n	80028f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028e4:	f7fe ff66 	bl	80017b4 <HAL_GetTick>
 80028e8:	4602      	mov	r2, r0
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	1ad3      	subs	r3, r2, r3
 80028ee:	2b64      	cmp	r3, #100	@ 0x64
 80028f0:	d901      	bls.n	80028f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028f2:	2303      	movs	r3, #3
 80028f4:	e1f3      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028f6:	4b51      	ldr	r3, [pc, #324]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d1f0      	bne.n	80028e4 <HAL_RCC_OscConfig+0xe8>
 8002902:	e000      	b.n	8002906 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002904:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0302 	and.w	r3, r3, #2
 800290e:	2b00      	cmp	r3, #0
 8002910:	d063      	beq.n	80029da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002912:	4b4a      	ldr	r3, [pc, #296]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	f003 030c 	and.w	r3, r3, #12
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00b      	beq.n	8002936 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800291e:	4b47      	ldr	r3, [pc, #284]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002926:	2b08      	cmp	r3, #8
 8002928:	d11c      	bne.n	8002964 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800292a:	4b44      	ldr	r3, [pc, #272]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d116      	bne.n	8002964 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002936:	4b41      	ldr	r3, [pc, #260]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f003 0302 	and.w	r3, r3, #2
 800293e:	2b00      	cmp	r3, #0
 8002940:	d005      	beq.n	800294e <HAL_RCC_OscConfig+0x152>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d001      	beq.n	800294e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800294a:	2301      	movs	r3, #1
 800294c:	e1c7      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800294e:	4b3b      	ldr	r3, [pc, #236]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	691b      	ldr	r3, [r3, #16]
 800295a:	00db      	lsls	r3, r3, #3
 800295c:	4937      	ldr	r1, [pc, #220]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 800295e:	4313      	orrs	r3, r2
 8002960:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002962:	e03a      	b.n	80029da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d020      	beq.n	80029ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800296c:	4b34      	ldr	r3, [pc, #208]	@ (8002a40 <HAL_RCC_OscConfig+0x244>)
 800296e:	2201      	movs	r2, #1
 8002970:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002972:	f7fe ff1f 	bl	80017b4 <HAL_GetTick>
 8002976:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002978:	e008      	b.n	800298c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800297a:	f7fe ff1b 	bl	80017b4 <HAL_GetTick>
 800297e:	4602      	mov	r2, r0
 8002980:	693b      	ldr	r3, [r7, #16]
 8002982:	1ad3      	subs	r3, r2, r3
 8002984:	2b02      	cmp	r3, #2
 8002986:	d901      	bls.n	800298c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e1a8      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800298c:	4b2b      	ldr	r3, [pc, #172]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0302 	and.w	r3, r3, #2
 8002994:	2b00      	cmp	r3, #0
 8002996:	d0f0      	beq.n	800297a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002998:	4b28      	ldr	r3, [pc, #160]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	691b      	ldr	r3, [r3, #16]
 80029a4:	00db      	lsls	r3, r3, #3
 80029a6:	4925      	ldr	r1, [pc, #148]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	600b      	str	r3, [r1, #0]
 80029ac:	e015      	b.n	80029da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029ae:	4b24      	ldr	r3, [pc, #144]	@ (8002a40 <HAL_RCC_OscConfig+0x244>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029b4:	f7fe fefe 	bl	80017b4 <HAL_GetTick>
 80029b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ba:	e008      	b.n	80029ce <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029bc:	f7fe fefa 	bl	80017b4 <HAL_GetTick>
 80029c0:	4602      	mov	r2, r0
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d901      	bls.n	80029ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e187      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029ce:	4b1b      	ldr	r3, [pc, #108]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d1f0      	bne.n	80029bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0308 	and.w	r3, r3, #8
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d036      	beq.n	8002a54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	695b      	ldr	r3, [r3, #20]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d016      	beq.n	8002a1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029ee:	4b15      	ldr	r3, [pc, #84]	@ (8002a44 <HAL_RCC_OscConfig+0x248>)
 80029f0:	2201      	movs	r2, #1
 80029f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029f4:	f7fe fede 	bl	80017b4 <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029fa:	e008      	b.n	8002a0e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029fc:	f7fe feda 	bl	80017b4 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e167      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a3c <HAL_RCC_OscConfig+0x240>)
 8002a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d0f0      	beq.n	80029fc <HAL_RCC_OscConfig+0x200>
 8002a1a:	e01b      	b.n	8002a54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a1c:	4b09      	ldr	r3, [pc, #36]	@ (8002a44 <HAL_RCC_OscConfig+0x248>)
 8002a1e:	2200      	movs	r2, #0
 8002a20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a22:	f7fe fec7 	bl	80017b4 <HAL_GetTick>
 8002a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a28:	e00e      	b.n	8002a48 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a2a:	f7fe fec3 	bl	80017b4 <HAL_GetTick>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	1ad3      	subs	r3, r2, r3
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d907      	bls.n	8002a48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	e150      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	42470000 	.word	0x42470000
 8002a44:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a48:	4b88      	ldr	r3, [pc, #544]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002a4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a4c:	f003 0302 	and.w	r3, r3, #2
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d1ea      	bne.n	8002a2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0304 	and.w	r3, r3, #4
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	f000 8097 	beq.w	8002b90 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a62:	2300      	movs	r3, #0
 8002a64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a66:	4b81      	ldr	r3, [pc, #516]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d10f      	bne.n	8002a92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	60bb      	str	r3, [r7, #8]
 8002a76:	4b7d      	ldr	r3, [pc, #500]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a7a:	4a7c      	ldr	r2, [pc, #496]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002a7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a80:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a82:	4b7a      	ldr	r3, [pc, #488]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a8a:	60bb      	str	r3, [r7, #8]
 8002a8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a92:	4b77      	ldr	r3, [pc, #476]	@ (8002c70 <HAL_RCC_OscConfig+0x474>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d118      	bne.n	8002ad0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a9e:	4b74      	ldr	r3, [pc, #464]	@ (8002c70 <HAL_RCC_OscConfig+0x474>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a73      	ldr	r2, [pc, #460]	@ (8002c70 <HAL_RCC_OscConfig+0x474>)
 8002aa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002aaa:	f7fe fe83 	bl	80017b4 <HAL_GetTick>
 8002aae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ab0:	e008      	b.n	8002ac4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ab2:	f7fe fe7f 	bl	80017b4 <HAL_GetTick>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	693b      	ldr	r3, [r7, #16]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	2b02      	cmp	r3, #2
 8002abe:	d901      	bls.n	8002ac4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002ac0:	2303      	movs	r3, #3
 8002ac2:	e10c      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ac4:	4b6a      	ldr	r3, [pc, #424]	@ (8002c70 <HAL_RCC_OscConfig+0x474>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d0f0      	beq.n	8002ab2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	2b01      	cmp	r3, #1
 8002ad6:	d106      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x2ea>
 8002ad8:	4b64      	ldr	r3, [pc, #400]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002adc:	4a63      	ldr	r2, [pc, #396]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002ade:	f043 0301 	orr.w	r3, r3, #1
 8002ae2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ae4:	e01c      	b.n	8002b20 <HAL_RCC_OscConfig+0x324>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	2b05      	cmp	r3, #5
 8002aec:	d10c      	bne.n	8002b08 <HAL_RCC_OscConfig+0x30c>
 8002aee:	4b5f      	ldr	r3, [pc, #380]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002af0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002af2:	4a5e      	ldr	r2, [pc, #376]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002af4:	f043 0304 	orr.w	r3, r3, #4
 8002af8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002afa:	4b5c      	ldr	r3, [pc, #368]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002afe:	4a5b      	ldr	r2, [pc, #364]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002b00:	f043 0301 	orr.w	r3, r3, #1
 8002b04:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b06:	e00b      	b.n	8002b20 <HAL_RCC_OscConfig+0x324>
 8002b08:	4b58      	ldr	r3, [pc, #352]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002b0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b0c:	4a57      	ldr	r2, [pc, #348]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002b0e:	f023 0301 	bic.w	r3, r3, #1
 8002b12:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b14:	4b55      	ldr	r3, [pc, #340]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b18:	4a54      	ldr	r2, [pc, #336]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002b1a:	f023 0304 	bic.w	r3, r3, #4
 8002b1e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d015      	beq.n	8002b54 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b28:	f7fe fe44 	bl	80017b4 <HAL_GetTick>
 8002b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b2e:	e00a      	b.n	8002b46 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b30:	f7fe fe40 	bl	80017b4 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e0cb      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b46:	4b49      	ldr	r3, [pc, #292]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002b48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d0ee      	beq.n	8002b30 <HAL_RCC_OscConfig+0x334>
 8002b52:	e014      	b.n	8002b7e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b54:	f7fe fe2e 	bl	80017b4 <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b5a:	e00a      	b.n	8002b72 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b5c:	f7fe fe2a 	bl	80017b4 <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e0b5      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b72:	4b3e      	ldr	r3, [pc, #248]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b76:	f003 0302 	and.w	r3, r3, #2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1ee      	bne.n	8002b5c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b7e:	7dfb      	ldrb	r3, [r7, #23]
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	d105      	bne.n	8002b90 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b84:	4b39      	ldr	r3, [pc, #228]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b88:	4a38      	ldr	r2, [pc, #224]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002b8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b8e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	699b      	ldr	r3, [r3, #24]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	f000 80a1 	beq.w	8002cdc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b9a:	4b34      	ldr	r3, [pc, #208]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f003 030c 	and.w	r3, r3, #12
 8002ba2:	2b08      	cmp	r3, #8
 8002ba4:	d05c      	beq.n	8002c60 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	699b      	ldr	r3, [r3, #24]
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d141      	bne.n	8002c32 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bae:	4b31      	ldr	r3, [pc, #196]	@ (8002c74 <HAL_RCC_OscConfig+0x478>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bb4:	f7fe fdfe 	bl	80017b4 <HAL_GetTick>
 8002bb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bba:	e008      	b.n	8002bce <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bbc:	f7fe fdfa 	bl	80017b4 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e087      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bce:	4b27      	ldr	r3, [pc, #156]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d1f0      	bne.n	8002bbc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69da      	ldr	r2, [r3, #28]
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6a1b      	ldr	r3, [r3, #32]
 8002be2:	431a      	orrs	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002be8:	019b      	lsls	r3, r3, #6
 8002bea:	431a      	orrs	r2, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf0:	085b      	lsrs	r3, r3, #1
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	041b      	lsls	r3, r3, #16
 8002bf6:	431a      	orrs	r2, r3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bfc:	061b      	lsls	r3, r3, #24
 8002bfe:	491b      	ldr	r1, [pc, #108]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002c00:	4313      	orrs	r3, r2
 8002c02:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c04:	4b1b      	ldr	r3, [pc, #108]	@ (8002c74 <HAL_RCC_OscConfig+0x478>)
 8002c06:	2201      	movs	r2, #1
 8002c08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c0a:	f7fe fdd3 	bl	80017b4 <HAL_GetTick>
 8002c0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c10:	e008      	b.n	8002c24 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c12:	f7fe fdcf 	bl	80017b4 <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d901      	bls.n	8002c24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e05c      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c24:	4b11      	ldr	r3, [pc, #68]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d0f0      	beq.n	8002c12 <HAL_RCC_OscConfig+0x416>
 8002c30:	e054      	b.n	8002cdc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c32:	4b10      	ldr	r3, [pc, #64]	@ (8002c74 <HAL_RCC_OscConfig+0x478>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c38:	f7fe fdbc 	bl	80017b4 <HAL_GetTick>
 8002c3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c3e:	e008      	b.n	8002c52 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c40:	f7fe fdb8 	bl	80017b4 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e045      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c52:	4b06      	ldr	r3, [pc, #24]	@ (8002c6c <HAL_RCC_OscConfig+0x470>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d1f0      	bne.n	8002c40 <HAL_RCC_OscConfig+0x444>
 8002c5e:	e03d      	b.n	8002cdc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d107      	bne.n	8002c78 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	e038      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
 8002c6c:	40023800 	.word	0x40023800
 8002c70:	40007000 	.word	0x40007000
 8002c74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c78:	4b1b      	ldr	r3, [pc, #108]	@ (8002ce8 <HAL_RCC_OscConfig+0x4ec>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d028      	beq.n	8002cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d121      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c9e:	429a      	cmp	r2, r3
 8002ca0:	d11a      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002ca8:	4013      	ands	r3, r2
 8002caa:	687a      	ldr	r2, [r7, #4]
 8002cac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002cae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	d111      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cbe:	085b      	lsrs	r3, r3, #1
 8002cc0:	3b01      	subs	r3, #1
 8002cc2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d107      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d001      	beq.n	8002cdc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e000      	b.n	8002cde <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3718      	adds	r7, #24
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	40023800 	.word	0x40023800

08002cec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e0cc      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d00:	4b68      	ldr	r3, [pc, #416]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f003 0307 	and.w	r3, r3, #7
 8002d08:	683a      	ldr	r2, [r7, #0]
 8002d0a:	429a      	cmp	r2, r3
 8002d0c:	d90c      	bls.n	8002d28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d0e:	4b65      	ldr	r3, [pc, #404]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d10:	683a      	ldr	r2, [r7, #0]
 8002d12:	b2d2      	uxtb	r2, r2
 8002d14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d16:	4b63      	ldr	r3, [pc, #396]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0307 	and.w	r3, r3, #7
 8002d1e:	683a      	ldr	r2, [r7, #0]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d001      	beq.n	8002d28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d24:	2301      	movs	r3, #1
 8002d26:	e0b8      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d020      	beq.n	8002d76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0304 	and.w	r3, r3, #4
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d005      	beq.n	8002d4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d40:	4b59      	ldr	r3, [pc, #356]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	4a58      	ldr	r2, [pc, #352]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d46:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d4a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	f003 0308 	and.w	r3, r3, #8
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d005      	beq.n	8002d64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d58:	4b53      	ldr	r3, [pc, #332]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	4a52      	ldr	r2, [pc, #328]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d5e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d64:	4b50      	ldr	r3, [pc, #320]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	494d      	ldr	r1, [pc, #308]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d044      	beq.n	8002e0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d107      	bne.n	8002d9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d8a:	4b47      	ldr	r3, [pc, #284]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d119      	bne.n	8002dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	e07f      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d003      	beq.n	8002daa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002da6:	2b03      	cmp	r3, #3
 8002da8:	d107      	bne.n	8002dba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002daa:	4b3f      	ldr	r3, [pc, #252]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d109      	bne.n	8002dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e06f      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dba:	4b3b      	ldr	r3, [pc, #236]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e067      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dca:	4b37      	ldr	r3, [pc, #220]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	f023 0203 	bic.w	r2, r3, #3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	4934      	ldr	r1, [pc, #208]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ddc:	f7fe fcea 	bl	80017b4 <HAL_GetTick>
 8002de0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002de2:	e00a      	b.n	8002dfa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002de4:	f7fe fce6 	bl	80017b4 <HAL_GetTick>
 8002de8:	4602      	mov	r2, r0
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	1ad3      	subs	r3, r2, r3
 8002dee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d901      	bls.n	8002dfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002df6:	2303      	movs	r3, #3
 8002df8:	e04f      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dfa:	4b2b      	ldr	r3, [pc, #172]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 020c 	and.w	r2, r3, #12
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d1eb      	bne.n	8002de4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e0c:	4b25      	ldr	r3, [pc, #148]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 0307 	and.w	r3, r3, #7
 8002e14:	683a      	ldr	r2, [r7, #0]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d20c      	bcs.n	8002e34 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e1a:	4b22      	ldr	r3, [pc, #136]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	b2d2      	uxtb	r2, r2
 8002e20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e22:	4b20      	ldr	r3, [pc, #128]	@ (8002ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0307 	and.w	r3, r3, #7
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d001      	beq.n	8002e34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	e032      	b.n	8002e9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f003 0304 	and.w	r3, r3, #4
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d008      	beq.n	8002e52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e40:	4b19      	ldr	r3, [pc, #100]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	4916      	ldr	r1, [pc, #88]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0308 	and.w	r3, r3, #8
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d009      	beq.n	8002e72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e5e:	4b12      	ldr	r3, [pc, #72]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	490e      	ldr	r1, [pc, #56]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e72:	f000 f821 	bl	8002eb8 <HAL_RCC_GetSysClockFreq>
 8002e76:	4602      	mov	r2, r0
 8002e78:	4b0b      	ldr	r3, [pc, #44]	@ (8002ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8002e7a:	689b      	ldr	r3, [r3, #8]
 8002e7c:	091b      	lsrs	r3, r3, #4
 8002e7e:	f003 030f 	and.w	r3, r3, #15
 8002e82:	490a      	ldr	r1, [pc, #40]	@ (8002eac <HAL_RCC_ClockConfig+0x1c0>)
 8002e84:	5ccb      	ldrb	r3, [r1, r3]
 8002e86:	fa22 f303 	lsr.w	r3, r2, r3
 8002e8a:	4a09      	ldr	r2, [pc, #36]	@ (8002eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002e8e:	4b09      	ldr	r3, [pc, #36]	@ (8002eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f7fe fc4a 	bl	800172c <HAL_InitTick>

  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3710      	adds	r7, #16
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	40023c00 	.word	0x40023c00
 8002ea8:	40023800 	.word	0x40023800
 8002eac:	0800eed4 	.word	0x0800eed4
 8002eb0:	20000008 	.word	0x20000008
 8002eb4:	2000000c 	.word	0x2000000c

08002eb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002eb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ebc:	b094      	sub	sp, #80	@ 0x50
 8002ebe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ed0:	4b79      	ldr	r3, [pc, #484]	@ (80030b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f003 030c 	and.w	r3, r3, #12
 8002ed8:	2b08      	cmp	r3, #8
 8002eda:	d00d      	beq.n	8002ef8 <HAL_RCC_GetSysClockFreq+0x40>
 8002edc:	2b08      	cmp	r3, #8
 8002ede:	f200 80e1 	bhi.w	80030a4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d002      	beq.n	8002eec <HAL_RCC_GetSysClockFreq+0x34>
 8002ee6:	2b04      	cmp	r3, #4
 8002ee8:	d003      	beq.n	8002ef2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002eea:	e0db      	b.n	80030a4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002eec:	4b73      	ldr	r3, [pc, #460]	@ (80030bc <HAL_RCC_GetSysClockFreq+0x204>)
 8002eee:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ef0:	e0db      	b.n	80030aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002ef2:	4b73      	ldr	r3, [pc, #460]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002ef4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ef6:	e0d8      	b.n	80030aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002ef8:	4b6f      	ldr	r3, [pc, #444]	@ (80030b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f00:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f02:	4b6d      	ldr	r3, [pc, #436]	@ (80030b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d063      	beq.n	8002fd6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f0e:	4b6a      	ldr	r3, [pc, #424]	@ (80030b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	099b      	lsrs	r3, r3, #6
 8002f14:	2200      	movs	r2, #0
 8002f16:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f18:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002f1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f20:	633b      	str	r3, [r7, #48]	@ 0x30
 8002f22:	2300      	movs	r3, #0
 8002f24:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f26:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002f2a:	4622      	mov	r2, r4
 8002f2c:	462b      	mov	r3, r5
 8002f2e:	f04f 0000 	mov.w	r0, #0
 8002f32:	f04f 0100 	mov.w	r1, #0
 8002f36:	0159      	lsls	r1, r3, #5
 8002f38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f3c:	0150      	lsls	r0, r2, #5
 8002f3e:	4602      	mov	r2, r0
 8002f40:	460b      	mov	r3, r1
 8002f42:	4621      	mov	r1, r4
 8002f44:	1a51      	subs	r1, r2, r1
 8002f46:	6139      	str	r1, [r7, #16]
 8002f48:	4629      	mov	r1, r5
 8002f4a:	eb63 0301 	sbc.w	r3, r3, r1
 8002f4e:	617b      	str	r3, [r7, #20]
 8002f50:	f04f 0200 	mov.w	r2, #0
 8002f54:	f04f 0300 	mov.w	r3, #0
 8002f58:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f5c:	4659      	mov	r1, fp
 8002f5e:	018b      	lsls	r3, r1, #6
 8002f60:	4651      	mov	r1, sl
 8002f62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f66:	4651      	mov	r1, sl
 8002f68:	018a      	lsls	r2, r1, #6
 8002f6a:	4651      	mov	r1, sl
 8002f6c:	ebb2 0801 	subs.w	r8, r2, r1
 8002f70:	4659      	mov	r1, fp
 8002f72:	eb63 0901 	sbc.w	r9, r3, r1
 8002f76:	f04f 0200 	mov.w	r2, #0
 8002f7a:	f04f 0300 	mov.w	r3, #0
 8002f7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f8a:	4690      	mov	r8, r2
 8002f8c:	4699      	mov	r9, r3
 8002f8e:	4623      	mov	r3, r4
 8002f90:	eb18 0303 	adds.w	r3, r8, r3
 8002f94:	60bb      	str	r3, [r7, #8]
 8002f96:	462b      	mov	r3, r5
 8002f98:	eb49 0303 	adc.w	r3, r9, r3
 8002f9c:	60fb      	str	r3, [r7, #12]
 8002f9e:	f04f 0200 	mov.w	r2, #0
 8002fa2:	f04f 0300 	mov.w	r3, #0
 8002fa6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002faa:	4629      	mov	r1, r5
 8002fac:	024b      	lsls	r3, r1, #9
 8002fae:	4621      	mov	r1, r4
 8002fb0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002fb4:	4621      	mov	r1, r4
 8002fb6:	024a      	lsls	r2, r1, #9
 8002fb8:	4610      	mov	r0, r2
 8002fba:	4619      	mov	r1, r3
 8002fbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002fc4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002fc8:	f7fd f962 	bl	8000290 <__aeabi_uldivmod>
 8002fcc:	4602      	mov	r2, r0
 8002fce:	460b      	mov	r3, r1
 8002fd0:	4613      	mov	r3, r2
 8002fd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fd4:	e058      	b.n	8003088 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fd6:	4b38      	ldr	r3, [pc, #224]	@ (80030b8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	099b      	lsrs	r3, r3, #6
 8002fdc:	2200      	movs	r2, #0
 8002fde:	4618      	mov	r0, r3
 8002fe0:	4611      	mov	r1, r2
 8002fe2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002fe6:	623b      	str	r3, [r7, #32]
 8002fe8:	2300      	movs	r3, #0
 8002fea:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fec:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002ff0:	4642      	mov	r2, r8
 8002ff2:	464b      	mov	r3, r9
 8002ff4:	f04f 0000 	mov.w	r0, #0
 8002ff8:	f04f 0100 	mov.w	r1, #0
 8002ffc:	0159      	lsls	r1, r3, #5
 8002ffe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003002:	0150      	lsls	r0, r2, #5
 8003004:	4602      	mov	r2, r0
 8003006:	460b      	mov	r3, r1
 8003008:	4641      	mov	r1, r8
 800300a:	ebb2 0a01 	subs.w	sl, r2, r1
 800300e:	4649      	mov	r1, r9
 8003010:	eb63 0b01 	sbc.w	fp, r3, r1
 8003014:	f04f 0200 	mov.w	r2, #0
 8003018:	f04f 0300 	mov.w	r3, #0
 800301c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003020:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003024:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003028:	ebb2 040a 	subs.w	r4, r2, sl
 800302c:	eb63 050b 	sbc.w	r5, r3, fp
 8003030:	f04f 0200 	mov.w	r2, #0
 8003034:	f04f 0300 	mov.w	r3, #0
 8003038:	00eb      	lsls	r3, r5, #3
 800303a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800303e:	00e2      	lsls	r2, r4, #3
 8003040:	4614      	mov	r4, r2
 8003042:	461d      	mov	r5, r3
 8003044:	4643      	mov	r3, r8
 8003046:	18e3      	adds	r3, r4, r3
 8003048:	603b      	str	r3, [r7, #0]
 800304a:	464b      	mov	r3, r9
 800304c:	eb45 0303 	adc.w	r3, r5, r3
 8003050:	607b      	str	r3, [r7, #4]
 8003052:	f04f 0200 	mov.w	r2, #0
 8003056:	f04f 0300 	mov.w	r3, #0
 800305a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800305e:	4629      	mov	r1, r5
 8003060:	028b      	lsls	r3, r1, #10
 8003062:	4621      	mov	r1, r4
 8003064:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003068:	4621      	mov	r1, r4
 800306a:	028a      	lsls	r2, r1, #10
 800306c:	4610      	mov	r0, r2
 800306e:	4619      	mov	r1, r3
 8003070:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003072:	2200      	movs	r2, #0
 8003074:	61bb      	str	r3, [r7, #24]
 8003076:	61fa      	str	r2, [r7, #28]
 8003078:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800307c:	f7fd f908 	bl	8000290 <__aeabi_uldivmod>
 8003080:	4602      	mov	r2, r0
 8003082:	460b      	mov	r3, r1
 8003084:	4613      	mov	r3, r2
 8003086:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003088:	4b0b      	ldr	r3, [pc, #44]	@ (80030b8 <HAL_RCC_GetSysClockFreq+0x200>)
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	0c1b      	lsrs	r3, r3, #16
 800308e:	f003 0303 	and.w	r3, r3, #3
 8003092:	3301      	adds	r3, #1
 8003094:	005b      	lsls	r3, r3, #1
 8003096:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003098:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800309a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800309c:	fbb2 f3f3 	udiv	r3, r2, r3
 80030a0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030a2:	e002      	b.n	80030aa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030a4:	4b05      	ldr	r3, [pc, #20]	@ (80030bc <HAL_RCC_GetSysClockFreq+0x204>)
 80030a6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80030a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3750      	adds	r7, #80	@ 0x50
 80030b0:	46bd      	mov	sp, r7
 80030b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030b6:	bf00      	nop
 80030b8:	40023800 	.word	0x40023800
 80030bc:	00f42400 	.word	0x00f42400
 80030c0:	007a1200 	.word	0x007a1200

080030c4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030c8:	4b03      	ldr	r3, [pc, #12]	@ (80030d8 <HAL_RCC_GetHCLKFreq+0x14>)
 80030ca:	681b      	ldr	r3, [r3, #0]
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	46bd      	mov	sp, r7
 80030d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d4:	4770      	bx	lr
 80030d6:	bf00      	nop
 80030d8:	20000008 	.word	0x20000008

080030dc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80030e0:	f7ff fff0 	bl	80030c4 <HAL_RCC_GetHCLKFreq>
 80030e4:	4602      	mov	r2, r0
 80030e6:	4b05      	ldr	r3, [pc, #20]	@ (80030fc <HAL_RCC_GetPCLK1Freq+0x20>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	0a9b      	lsrs	r3, r3, #10
 80030ec:	f003 0307 	and.w	r3, r3, #7
 80030f0:	4903      	ldr	r1, [pc, #12]	@ (8003100 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030f2:	5ccb      	ldrb	r3, [r1, r3]
 80030f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030f8:	4618      	mov	r0, r3
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	40023800 	.word	0x40023800
 8003100:	0800eee4 	.word	0x0800eee4

08003104 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003108:	f7ff ffdc 	bl	80030c4 <HAL_RCC_GetHCLKFreq>
 800310c:	4602      	mov	r2, r0
 800310e:	4b05      	ldr	r3, [pc, #20]	@ (8003124 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	0b5b      	lsrs	r3, r3, #13
 8003114:	f003 0307 	and.w	r3, r3, #7
 8003118:	4903      	ldr	r1, [pc, #12]	@ (8003128 <HAL_RCC_GetPCLK2Freq+0x24>)
 800311a:	5ccb      	ldrb	r3, [r1, r3]
 800311c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003120:	4618      	mov	r0, r3
 8003122:	bd80      	pop	{r7, pc}
 8003124:	40023800 	.word	0x40023800
 8003128:	0800eee4 	.word	0x0800eee4

0800312c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800313a:	2301      	movs	r3, #1
 800313c:	e041      	b.n	80031c2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d106      	bne.n	8003158 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003152:	6878      	ldr	r0, [r7, #4]
 8003154:	f7fd ff0a 	bl	8000f6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2202      	movs	r2, #2
 800315c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	3304      	adds	r3, #4
 8003168:	4619      	mov	r1, r3
 800316a:	4610      	mov	r0, r2
 800316c:	f000 faf8 	bl	8003760 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80031c0:	2300      	movs	r3, #0
}
 80031c2:	4618      	mov	r0, r3
 80031c4:	3708      	adds	r7, #8
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80031ca:	b580      	push	{r7, lr}
 80031cc:	b082      	sub	sp, #8
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d101      	bne.n	80031dc <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e041      	b.n	8003260 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031e2:	b2db      	uxtb	r3, r3
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d106      	bne.n	80031f6 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80031f0:	6878      	ldr	r0, [r7, #4]
 80031f2:	f000 f839 	bl	8003268 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2202      	movs	r2, #2
 80031fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	3304      	adds	r3, #4
 8003206:	4619      	mov	r1, r3
 8003208:	4610      	mov	r0, r2
 800320a:	f000 faa9 	bl	8003760 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2201      	movs	r2, #1
 8003212:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2201      	movs	r2, #1
 800321a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	2201      	movs	r2, #1
 8003222:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2201      	movs	r2, #1
 800323a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800325e:	2300      	movs	r3, #0
}
 8003260:	4618      	mov	r0, r3
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}

08003268 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003270:	bf00      	nop
 8003272:	370c      	adds	r7, #12
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr

0800327c <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003286:	2300      	movs	r3, #0
 8003288:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d109      	bne.n	80032a4 <HAL_TIM_OC_Start_IT+0x28>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b01      	cmp	r3, #1
 800329a:	bf14      	ite	ne
 800329c:	2301      	movne	r3, #1
 800329e:	2300      	moveq	r3, #0
 80032a0:	b2db      	uxtb	r3, r3
 80032a2:	e022      	b.n	80032ea <HAL_TIM_OC_Start_IT+0x6e>
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	2b04      	cmp	r3, #4
 80032a8:	d109      	bne.n	80032be <HAL_TIM_OC_Start_IT+0x42>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	bf14      	ite	ne
 80032b6:	2301      	movne	r3, #1
 80032b8:	2300      	moveq	r3, #0
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	e015      	b.n	80032ea <HAL_TIM_OC_Start_IT+0x6e>
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	2b08      	cmp	r3, #8
 80032c2:	d109      	bne.n	80032d8 <HAL_TIM_OC_Start_IT+0x5c>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	bf14      	ite	ne
 80032d0:	2301      	movne	r3, #1
 80032d2:	2300      	moveq	r3, #0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	e008      	b.n	80032ea <HAL_TIM_OC_Start_IT+0x6e>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	bf14      	ite	ne
 80032e4:	2301      	movne	r3, #1
 80032e6:	2300      	moveq	r3, #0
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e0b3      	b.n	800345a <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d104      	bne.n	8003302 <HAL_TIM_OC_Start_IT+0x86>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2202      	movs	r2, #2
 80032fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003300:	e013      	b.n	800332a <HAL_TIM_OC_Start_IT+0xae>
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	2b04      	cmp	r3, #4
 8003306:	d104      	bne.n	8003312 <HAL_TIM_OC_Start_IT+0x96>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2202      	movs	r2, #2
 800330c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003310:	e00b      	b.n	800332a <HAL_TIM_OC_Start_IT+0xae>
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	2b08      	cmp	r3, #8
 8003316:	d104      	bne.n	8003322 <HAL_TIM_OC_Start_IT+0xa6>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2202      	movs	r2, #2
 800331c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003320:	e003      	b.n	800332a <HAL_TIM_OC_Start_IT+0xae>
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2202      	movs	r2, #2
 8003326:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	2b0c      	cmp	r3, #12
 800332e:	d841      	bhi.n	80033b4 <HAL_TIM_OC_Start_IT+0x138>
 8003330:	a201      	add	r2, pc, #4	@ (adr r2, 8003338 <HAL_TIM_OC_Start_IT+0xbc>)
 8003332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003336:	bf00      	nop
 8003338:	0800336d 	.word	0x0800336d
 800333c:	080033b5 	.word	0x080033b5
 8003340:	080033b5 	.word	0x080033b5
 8003344:	080033b5 	.word	0x080033b5
 8003348:	0800337f 	.word	0x0800337f
 800334c:	080033b5 	.word	0x080033b5
 8003350:	080033b5 	.word	0x080033b5
 8003354:	080033b5 	.word	0x080033b5
 8003358:	08003391 	.word	0x08003391
 800335c:	080033b5 	.word	0x080033b5
 8003360:	080033b5 	.word	0x080033b5
 8003364:	080033b5 	.word	0x080033b5
 8003368:	080033a3 	.word	0x080033a3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	68da      	ldr	r2, [r3, #12]
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f042 0202 	orr.w	r2, r2, #2
 800337a:	60da      	str	r2, [r3, #12]
      break;
 800337c:	e01d      	b.n	80033ba <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	68da      	ldr	r2, [r3, #12]
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f042 0204 	orr.w	r2, r2, #4
 800338c:	60da      	str	r2, [r3, #12]
      break;
 800338e:	e014      	b.n	80033ba <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68da      	ldr	r2, [r3, #12]
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f042 0208 	orr.w	r2, r2, #8
 800339e:	60da      	str	r2, [r3, #12]
      break;
 80033a0:	e00b      	b.n	80033ba <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	68da      	ldr	r2, [r3, #12]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f042 0210 	orr.w	r2, r2, #16
 80033b0:	60da      	str	r2, [r3, #12]
      break;
 80033b2:	e002      	b.n	80033ba <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	73fb      	strb	r3, [r7, #15]
      break;
 80033b8:	bf00      	nop
  }

  if (status == HAL_OK)
 80033ba:	7bfb      	ldrb	r3, [r7, #15]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d14b      	bne.n	8003458 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	2201      	movs	r2, #1
 80033c6:	6839      	ldr	r1, [r7, #0]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f000 fbdb 	bl	8003b84 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a24      	ldr	r2, [pc, #144]	@ (8003464 <HAL_TIM_OC_Start_IT+0x1e8>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d107      	bne.n	80033e8 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80033e6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	4a1d      	ldr	r2, [pc, #116]	@ (8003464 <HAL_TIM_OC_Start_IT+0x1e8>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d018      	beq.n	8003424 <HAL_TIM_OC_Start_IT+0x1a8>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033fa:	d013      	beq.n	8003424 <HAL_TIM_OC_Start_IT+0x1a8>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4a19      	ldr	r2, [pc, #100]	@ (8003468 <HAL_TIM_OC_Start_IT+0x1ec>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d00e      	beq.n	8003424 <HAL_TIM_OC_Start_IT+0x1a8>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4a18      	ldr	r2, [pc, #96]	@ (800346c <HAL_TIM_OC_Start_IT+0x1f0>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d009      	beq.n	8003424 <HAL_TIM_OC_Start_IT+0x1a8>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a16      	ldr	r2, [pc, #88]	@ (8003470 <HAL_TIM_OC_Start_IT+0x1f4>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d004      	beq.n	8003424 <HAL_TIM_OC_Start_IT+0x1a8>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a15      	ldr	r2, [pc, #84]	@ (8003474 <HAL_TIM_OC_Start_IT+0x1f8>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d111      	bne.n	8003448 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f003 0307 	and.w	r3, r3, #7
 800342e:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	2b06      	cmp	r3, #6
 8003434:	d010      	beq.n	8003458 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f042 0201 	orr.w	r2, r2, #1
 8003444:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003446:	e007      	b.n	8003458 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f042 0201 	orr.w	r2, r2, #1
 8003456:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003458:	7bfb      	ldrb	r3, [r7, #15]
}
 800345a:	4618      	mov	r0, r3
 800345c:	3710      	adds	r7, #16
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	40010000 	.word	0x40010000
 8003468:	40000400 	.word	0x40000400
 800346c:	40000800 	.word	0x40000800
 8003470:	40000c00 	.word	0x40000c00
 8003474:	40014000 	.word	0x40014000

08003478 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b084      	sub	sp, #16
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	68db      	ldr	r3, [r3, #12]
 8003486:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	691b      	ldr	r3, [r3, #16]
 800348e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	f003 0302 	and.w	r3, r3, #2
 8003496:	2b00      	cmp	r3, #0
 8003498:	d020      	beq.n	80034dc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f003 0302 	and.w	r3, r3, #2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d01b      	beq.n	80034dc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f06f 0202 	mvn.w	r2, #2
 80034ac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2201      	movs	r2, #1
 80034b2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	699b      	ldr	r3, [r3, #24]
 80034ba:	f003 0303 	and.w	r3, r3, #3
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d003      	beq.n	80034ca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 f92e 	bl	8003724 <HAL_TIM_IC_CaptureCallback>
 80034c8:	e005      	b.n	80034d6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f7fd f897 	bl	80005fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 f931 	bl	8003738 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	f003 0304 	and.w	r3, r3, #4
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d020      	beq.n	8003528 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	f003 0304 	and.w	r3, r3, #4
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d01b      	beq.n	8003528 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f06f 0204 	mvn.w	r2, #4
 80034f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2202      	movs	r2, #2
 80034fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	699b      	ldr	r3, [r3, #24]
 8003506:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800350a:	2b00      	cmp	r3, #0
 800350c:	d003      	beq.n	8003516 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800350e:	6878      	ldr	r0, [r7, #4]
 8003510:	f000 f908 	bl	8003724 <HAL_TIM_IC_CaptureCallback>
 8003514:	e005      	b.n	8003522 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003516:	6878      	ldr	r0, [r7, #4]
 8003518:	f7fd f871 	bl	80005fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800351c:	6878      	ldr	r0, [r7, #4]
 800351e:	f000 f90b 	bl	8003738 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2200      	movs	r2, #0
 8003526:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	f003 0308 	and.w	r3, r3, #8
 800352e:	2b00      	cmp	r3, #0
 8003530:	d020      	beq.n	8003574 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f003 0308 	and.w	r3, r3, #8
 8003538:	2b00      	cmp	r3, #0
 800353a:	d01b      	beq.n	8003574 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f06f 0208 	mvn.w	r2, #8
 8003544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2204      	movs	r2, #4
 800354a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	69db      	ldr	r3, [r3, #28]
 8003552:	f003 0303 	and.w	r3, r3, #3
 8003556:	2b00      	cmp	r3, #0
 8003558:	d003      	beq.n	8003562 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 f8e2 	bl	8003724 <HAL_TIM_IC_CaptureCallback>
 8003560:	e005      	b.n	800356e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f7fd f84b 	bl	80005fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f000 f8e5 	bl	8003738 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	f003 0310 	and.w	r3, r3, #16
 800357a:	2b00      	cmp	r3, #0
 800357c:	d020      	beq.n	80035c0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f003 0310 	and.w	r3, r3, #16
 8003584:	2b00      	cmp	r3, #0
 8003586:	d01b      	beq.n	80035c0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f06f 0210 	mvn.w	r2, #16
 8003590:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	2208      	movs	r2, #8
 8003596:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	69db      	ldr	r3, [r3, #28]
 800359e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d003      	beq.n	80035ae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 f8bc 	bl	8003724 <HAL_TIM_IC_CaptureCallback>
 80035ac:	e005      	b.n	80035ba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ae:	6878      	ldr	r0, [r7, #4]
 80035b0:	f7fd f825 	bl	80005fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f000 f8bf 	bl	8003738 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00c      	beq.n	80035e4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	f003 0301 	and.w	r3, r3, #1
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d007      	beq.n	80035e4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f06f 0201 	mvn.w	r2, #1
 80035dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f000 f896 	bl	8003710 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00c      	beq.n	8003608 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d007      	beq.n	8003608 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003600:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	f000 faed 	bl	8003be2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800360e:	2b00      	cmp	r3, #0
 8003610:	d00c      	beq.n	800362c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003618:	2b00      	cmp	r3, #0
 800361a:	d007      	beq.n	800362c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003624:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f000 f890 	bl	800374c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	f003 0320 	and.w	r3, r3, #32
 8003632:	2b00      	cmp	r3, #0
 8003634:	d00c      	beq.n	8003650 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f003 0320 	and.w	r3, r3, #32
 800363c:	2b00      	cmp	r3, #0
 800363e:	d007      	beq.n	8003650 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f06f 0220 	mvn.w	r2, #32
 8003648:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f000 fabf 	bl	8003bce <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003650:	bf00      	nop
 8003652:	3710      	adds	r7, #16
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b086      	sub	sp, #24
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003664:	2300      	movs	r3, #0
 8003666:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800366e:	2b01      	cmp	r3, #1
 8003670:	d101      	bne.n	8003676 <HAL_TIM_OC_ConfigChannel+0x1e>
 8003672:	2302      	movs	r3, #2
 8003674:	e048      	b.n	8003708 <HAL_TIM_OC_ConfigChannel+0xb0>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2201      	movs	r2, #1
 800367a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2b0c      	cmp	r3, #12
 8003682:	d839      	bhi.n	80036f8 <HAL_TIM_OC_ConfigChannel+0xa0>
 8003684:	a201      	add	r2, pc, #4	@ (adr r2, 800368c <HAL_TIM_OC_ConfigChannel+0x34>)
 8003686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800368a:	bf00      	nop
 800368c:	080036c1 	.word	0x080036c1
 8003690:	080036f9 	.word	0x080036f9
 8003694:	080036f9 	.word	0x080036f9
 8003698:	080036f9 	.word	0x080036f9
 800369c:	080036cf 	.word	0x080036cf
 80036a0:	080036f9 	.word	0x080036f9
 80036a4:	080036f9 	.word	0x080036f9
 80036a8:	080036f9 	.word	0x080036f9
 80036ac:	080036dd 	.word	0x080036dd
 80036b0:	080036f9 	.word	0x080036f9
 80036b4:	080036f9 	.word	0x080036f9
 80036b8:	080036f9 	.word	0x080036f9
 80036bc:	080036eb 	.word	0x080036eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	68b9      	ldr	r1, [r7, #8]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f000 f8d0 	bl	800386c <TIM_OC1_SetConfig>
      break;
 80036cc:	e017      	b.n	80036fe <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	68b9      	ldr	r1, [r7, #8]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 f92f 	bl	8003938 <TIM_OC2_SetConfig>
      break;
 80036da:	e010      	b.n	80036fe <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	68b9      	ldr	r1, [r7, #8]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f000 f994 	bl	8003a10 <TIM_OC3_SetConfig>
      break;
 80036e8:	e009      	b.n	80036fe <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68b9      	ldr	r1, [r7, #8]
 80036f0:	4618      	mov	r0, r3
 80036f2:	f000 f9f7 	bl	8003ae4 <TIM_OC4_SetConfig>
      break;
 80036f6:	e002      	b.n	80036fe <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	75fb      	strb	r3, [r7, #23]
      break;
 80036fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003706:	7dfb      	ldrb	r3, [r7, #23]
}
 8003708:	4618      	mov	r0, r3
 800370a:	3718      	adds	r7, #24
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003710:	b480      	push	{r7}
 8003712:	b083      	sub	sp, #12
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003718:	bf00      	nop
 800371a:	370c      	adds	r7, #12
 800371c:	46bd      	mov	sp, r7
 800371e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003722:	4770      	bx	lr

08003724 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800372c:	bf00      	nop
 800372e:	370c      	adds	r7, #12
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003740:	bf00      	nop
 8003742:	370c      	adds	r7, #12
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003754:	bf00      	nop
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003760:	b480      	push	{r7}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4a37      	ldr	r2, [pc, #220]	@ (8003850 <TIM_Base_SetConfig+0xf0>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d00f      	beq.n	8003798 <TIM_Base_SetConfig+0x38>
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800377e:	d00b      	beq.n	8003798 <TIM_Base_SetConfig+0x38>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	4a34      	ldr	r2, [pc, #208]	@ (8003854 <TIM_Base_SetConfig+0xf4>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d007      	beq.n	8003798 <TIM_Base_SetConfig+0x38>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	4a33      	ldr	r2, [pc, #204]	@ (8003858 <TIM_Base_SetConfig+0xf8>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d003      	beq.n	8003798 <TIM_Base_SetConfig+0x38>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	4a32      	ldr	r2, [pc, #200]	@ (800385c <TIM_Base_SetConfig+0xfc>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d108      	bne.n	80037aa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800379e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a28      	ldr	r2, [pc, #160]	@ (8003850 <TIM_Base_SetConfig+0xf0>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d01b      	beq.n	80037ea <TIM_Base_SetConfig+0x8a>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037b8:	d017      	beq.n	80037ea <TIM_Base_SetConfig+0x8a>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a25      	ldr	r2, [pc, #148]	@ (8003854 <TIM_Base_SetConfig+0xf4>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d013      	beq.n	80037ea <TIM_Base_SetConfig+0x8a>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a24      	ldr	r2, [pc, #144]	@ (8003858 <TIM_Base_SetConfig+0xf8>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d00f      	beq.n	80037ea <TIM_Base_SetConfig+0x8a>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a23      	ldr	r2, [pc, #140]	@ (800385c <TIM_Base_SetConfig+0xfc>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d00b      	beq.n	80037ea <TIM_Base_SetConfig+0x8a>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a22      	ldr	r2, [pc, #136]	@ (8003860 <TIM_Base_SetConfig+0x100>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d007      	beq.n	80037ea <TIM_Base_SetConfig+0x8a>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a21      	ldr	r2, [pc, #132]	@ (8003864 <TIM_Base_SetConfig+0x104>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d003      	beq.n	80037ea <TIM_Base_SetConfig+0x8a>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a20      	ldr	r2, [pc, #128]	@ (8003868 <TIM_Base_SetConfig+0x108>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d108      	bne.n	80037fc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	68fa      	ldr	r2, [r7, #12]
 80037f8:	4313      	orrs	r3, r2
 80037fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	695b      	ldr	r3, [r3, #20]
 8003806:	4313      	orrs	r3, r2
 8003808:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	689a      	ldr	r2, [r3, #8]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a0c      	ldr	r2, [pc, #48]	@ (8003850 <TIM_Base_SetConfig+0xf0>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d103      	bne.n	800382a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	691a      	ldr	r2, [r3, #16]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f043 0204 	orr.w	r2, r3, #4
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2201      	movs	r2, #1
 800383a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	68fa      	ldr	r2, [r7, #12]
 8003840:	601a      	str	r2, [r3, #0]
}
 8003842:	bf00      	nop
 8003844:	3714      	adds	r7, #20
 8003846:	46bd      	mov	sp, r7
 8003848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	40010000 	.word	0x40010000
 8003854:	40000400 	.word	0x40000400
 8003858:	40000800 	.word	0x40000800
 800385c:	40000c00 	.word	0x40000c00
 8003860:	40014000 	.word	0x40014000
 8003864:	40014400 	.word	0x40014400
 8003868:	40014800 	.word	0x40014800

0800386c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800386c:	b480      	push	{r7}
 800386e:	b087      	sub	sp, #28
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
 8003874:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6a1b      	ldr	r3, [r3, #32]
 800387a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6a1b      	ldr	r3, [r3, #32]
 8003880:	f023 0201 	bic.w	r2, r3, #1
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800389a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f023 0303 	bic.w	r3, r3, #3
 80038a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	68fa      	ldr	r2, [r7, #12]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	f023 0302 	bic.w	r3, r3, #2
 80038b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	4313      	orrs	r3, r2
 80038be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4a1c      	ldr	r2, [pc, #112]	@ (8003934 <TIM_OC1_SetConfig+0xc8>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d10c      	bne.n	80038e2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	f023 0308 	bic.w	r3, r3, #8
 80038ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	697a      	ldr	r2, [r7, #20]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	f023 0304 	bic.w	r3, r3, #4
 80038e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a13      	ldr	r2, [pc, #76]	@ (8003934 <TIM_OC1_SetConfig+0xc8>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d111      	bne.n	800390e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80038f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	693a      	ldr	r2, [r7, #16]
 8003900:	4313      	orrs	r3, r2
 8003902:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003904:	683b      	ldr	r3, [r7, #0]
 8003906:	699b      	ldr	r3, [r3, #24]
 8003908:	693a      	ldr	r2, [r7, #16]
 800390a:	4313      	orrs	r3, r2
 800390c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	693a      	ldr	r2, [r7, #16]
 8003912:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	68fa      	ldr	r2, [r7, #12]
 8003918:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	685a      	ldr	r2, [r3, #4]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	697a      	ldr	r2, [r7, #20]
 8003926:	621a      	str	r2, [r3, #32]
}
 8003928:	bf00      	nop
 800392a:	371c      	adds	r7, #28
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr
 8003934:	40010000 	.word	0x40010000

08003938 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003938:	b480      	push	{r7}
 800393a:	b087      	sub	sp, #28
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a1b      	ldr	r3, [r3, #32]
 8003946:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6a1b      	ldr	r3, [r3, #32]
 800394c:	f023 0210 	bic.w	r2, r3, #16
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800396e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	021b      	lsls	r3, r3, #8
 8003976:	68fa      	ldr	r2, [r7, #12]
 8003978:	4313      	orrs	r3, r2
 800397a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800397c:	697b      	ldr	r3, [r7, #20]
 800397e:	f023 0320 	bic.w	r3, r3, #32
 8003982:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	011b      	lsls	r3, r3, #4
 800398a:	697a      	ldr	r2, [r7, #20]
 800398c:	4313      	orrs	r3, r2
 800398e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a1e      	ldr	r2, [pc, #120]	@ (8003a0c <TIM_OC2_SetConfig+0xd4>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d10d      	bne.n	80039b4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800399e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	011b      	lsls	r3, r3, #4
 80039a6:	697a      	ldr	r2, [r7, #20]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80039b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	4a15      	ldr	r2, [pc, #84]	@ (8003a0c <TIM_OC2_SetConfig+0xd4>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d113      	bne.n	80039e4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80039c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80039ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	695b      	ldr	r3, [r3, #20]
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	4313      	orrs	r3, r2
 80039d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	693a      	ldr	r2, [r7, #16]
 80039e0:	4313      	orrs	r3, r2
 80039e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	68fa      	ldr	r2, [r7, #12]
 80039ee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	697a      	ldr	r2, [r7, #20]
 80039fc:	621a      	str	r2, [r3, #32]
}
 80039fe:	bf00      	nop
 8003a00:	371c      	adds	r7, #28
 8003a02:	46bd      	mov	sp, r7
 8003a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a08:	4770      	bx	lr
 8003a0a:	bf00      	nop
 8003a0c:	40010000 	.word	0x40010000

08003a10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b087      	sub	sp, #28
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a1b      	ldr	r3, [r3, #32]
 8003a1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a1b      	ldr	r3, [r3, #32]
 8003a24:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	69db      	ldr	r3, [r3, #28]
 8003a36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f023 0303 	bic.w	r3, r3, #3
 8003a46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	68fa      	ldr	r2, [r7, #12]
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003a58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	021b      	lsls	r3, r3, #8
 8003a60:	697a      	ldr	r2, [r7, #20]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	4a1d      	ldr	r2, [pc, #116]	@ (8003ae0 <TIM_OC3_SetConfig+0xd0>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d10d      	bne.n	8003a8a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a74:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	021b      	lsls	r3, r3, #8
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a14      	ldr	r2, [pc, #80]	@ (8003ae0 <TIM_OC3_SetConfig+0xd0>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d113      	bne.n	8003aba <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003a98:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003aa0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	695b      	ldr	r3, [r3, #20]
 8003aa6:	011b      	lsls	r3, r3, #4
 8003aa8:	693a      	ldr	r2, [r7, #16]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	011b      	lsls	r3, r3, #4
 8003ab4:	693a      	ldr	r2, [r7, #16]
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	693a      	ldr	r2, [r7, #16]
 8003abe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	68fa      	ldr	r2, [r7, #12]
 8003ac4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	697a      	ldr	r2, [r7, #20]
 8003ad2:	621a      	str	r2, [r3, #32]
}
 8003ad4:	bf00      	nop
 8003ad6:	371c      	adds	r7, #28
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr
 8003ae0:	40010000 	.word	0x40010000

08003ae4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b087      	sub	sp, #28
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6a1b      	ldr	r3, [r3, #32]
 8003af2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	6a1b      	ldr	r3, [r3, #32]
 8003af8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	69db      	ldr	r3, [r3, #28]
 8003b0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	021b      	lsls	r3, r3, #8
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	689b      	ldr	r3, [r3, #8]
 8003b34:	031b      	lsls	r3, r3, #12
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	4a10      	ldr	r2, [pc, #64]	@ (8003b80 <TIM_OC4_SetConfig+0x9c>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d109      	bne.n	8003b58 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003b4a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	019b      	lsls	r3, r3, #6
 8003b52:	697a      	ldr	r2, [r7, #20]
 8003b54:	4313      	orrs	r3, r2
 8003b56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	697a      	ldr	r2, [r7, #20]
 8003b5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	68fa      	ldr	r2, [r7, #12]
 8003b62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	685a      	ldr	r2, [r3, #4]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	693a      	ldr	r2, [r7, #16]
 8003b70:	621a      	str	r2, [r3, #32]
}
 8003b72:	bf00      	nop
 8003b74:	371c      	adds	r7, #28
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	40010000 	.word	0x40010000

08003b84 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b087      	sub	sp, #28
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	f003 031f 	and.w	r3, r3, #31
 8003b96:	2201      	movs	r2, #1
 8003b98:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	6a1a      	ldr	r2, [r3, #32]
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	43db      	mvns	r3, r3
 8003ba6:	401a      	ands	r2, r3
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6a1a      	ldr	r2, [r3, #32]
 8003bb0:	68bb      	ldr	r3, [r7, #8]
 8003bb2:	f003 031f 	and.w	r3, r3, #31
 8003bb6:	6879      	ldr	r1, [r7, #4]
 8003bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bbc:	431a      	orrs	r2, r3
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	621a      	str	r2, [r3, #32]
}
 8003bc2:	bf00      	nop
 8003bc4:	371c      	adds	r7, #28
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr

08003bce <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003bce:	b480      	push	{r7}
 8003bd0:	b083      	sub	sp, #12
 8003bd2:	af00      	add	r7, sp, #0
 8003bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003bd6:	bf00      	nop
 8003bd8:	370c      	adds	r7, #12
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be0:	4770      	bx	lr

08003be2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003be2:	b480      	push	{r7}
 8003be4:	b083      	sub	sp, #12
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003bea:	bf00      	nop
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr

08003bf6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bf6:	b580      	push	{r7, lr}
 8003bf8:	b082      	sub	sp, #8
 8003bfa:	af00      	add	r7, sp, #0
 8003bfc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d101      	bne.n	8003c08 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	e042      	b.n	8003c8e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d106      	bne.n	8003c22 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f7fd f9cd 	bl	8000fbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2224      	movs	r2, #36	@ 0x24
 8003c26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	68da      	ldr	r2, [r3, #12]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c38:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c3a:	6878      	ldr	r0, [r7, #4]
 8003c3c:	f000 fed0 	bl	80049e0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	691a      	ldr	r2, [r3, #16]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c4e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	695a      	ldr	r2, [r3, #20]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c5e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68da      	ldr	r2, [r3, #12]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c6e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2220      	movs	r2, #32
 8003c7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2220      	movs	r2, #32
 8003c82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003c8c:	2300      	movs	r3, #0
}
 8003c8e:	4618      	mov	r0, r3
 8003c90:	3708      	adds	r7, #8
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b08a      	sub	sp, #40	@ 0x28
 8003c9a:	af02      	add	r7, sp, #8
 8003c9c:	60f8      	str	r0, [r7, #12]
 8003c9e:	60b9      	str	r1, [r7, #8]
 8003ca0:	603b      	str	r3, [r7, #0]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	2b20      	cmp	r3, #32
 8003cb4:	d175      	bne.n	8003da2 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d002      	beq.n	8003cc2 <HAL_UART_Transmit+0x2c>
 8003cbc:	88fb      	ldrh	r3, [r7, #6]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e06e      	b.n	8003da4 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2221      	movs	r2, #33	@ 0x21
 8003cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cd4:	f7fd fd6e 	bl	80017b4 <HAL_GetTick>
 8003cd8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	88fa      	ldrh	r2, [r7, #6]
 8003cde:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	88fa      	ldrh	r2, [r7, #6]
 8003ce4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cee:	d108      	bne.n	8003d02 <HAL_UART_Transmit+0x6c>
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d104      	bne.n	8003d02 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	61bb      	str	r3, [r7, #24]
 8003d00:	e003      	b.n	8003d0a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d06:	2300      	movs	r3, #0
 8003d08:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d0a:	e02e      	b.n	8003d6a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	9300      	str	r3, [sp, #0]
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	2200      	movs	r2, #0
 8003d14:	2180      	movs	r1, #128	@ 0x80
 8003d16:	68f8      	ldr	r0, [r7, #12]
 8003d18:	f000 fc47 	bl	80045aa <UART_WaitOnFlagUntilTimeout>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d005      	beq.n	8003d2e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2220      	movs	r2, #32
 8003d26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	e03a      	b.n	8003da4 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003d2e:	69fb      	ldr	r3, [r7, #28]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d10b      	bne.n	8003d4c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d34:	69bb      	ldr	r3, [r7, #24]
 8003d36:	881b      	ldrh	r3, [r3, #0]
 8003d38:	461a      	mov	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d42:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	3302      	adds	r3, #2
 8003d48:	61bb      	str	r3, [r7, #24]
 8003d4a:	e007      	b.n	8003d5c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	781a      	ldrb	r2, [r3, #0]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	3301      	adds	r3, #1
 8003d5a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	3b01      	subs	r3, #1
 8003d64:	b29a      	uxth	r2, r3
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d1cb      	bne.n	8003d0c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	2140      	movs	r1, #64	@ 0x40
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f000 fc13 	bl	80045aa <UART_WaitOnFlagUntilTimeout>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d005      	beq.n	8003d96 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2220      	movs	r2, #32
 8003d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e006      	b.n	8003da4 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2220      	movs	r2, #32
 8003d9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	e000      	b.n	8003da4 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003da2:	2302      	movs	r3, #2
  }
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3720      	adds	r7, #32
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bd80      	pop	{r7, pc}

08003dac <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b08c      	sub	sp, #48	@ 0x30
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	4613      	mov	r3, r2
 8003db8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b20      	cmp	r3, #32
 8003dc4:	d162      	bne.n	8003e8c <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d002      	beq.n	8003dd2 <HAL_UART_Transmit_DMA+0x26>
 8003dcc:	88fb      	ldrh	r3, [r7, #6]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e05b      	b.n	8003e8e <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8003dd6:	68ba      	ldr	r2, [r7, #8]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	88fa      	ldrh	r2, [r7, #6]
 8003de0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	88fa      	ldrh	r2, [r7, #6]
 8003de6:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	2200      	movs	r2, #0
 8003dec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	2221      	movs	r2, #33	@ 0x21
 8003df2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dfa:	4a27      	ldr	r2, [pc, #156]	@ (8003e98 <HAL_UART_Transmit_DMA+0xec>)
 8003dfc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e02:	4a26      	ldr	r2, [pc, #152]	@ (8003e9c <HAL_UART_Transmit_DMA+0xf0>)
 8003e04:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e0a:	4a25      	ldr	r2, [pc, #148]	@ (8003ea0 <HAL_UART_Transmit_DMA+0xf4>)
 8003e0c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e12:	2200      	movs	r2, #0
 8003e14:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003e16:	f107 0308 	add.w	r3, r7, #8
 8003e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e22:	6819      	ldr	r1, [r3, #0]
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	3304      	adds	r3, #4
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	88fb      	ldrh	r3, [r7, #6]
 8003e2e:	f7fd feb1 	bl	8001b94 <HAL_DMA_Start_IT>
 8003e32:	4603      	mov	r3, r0
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d008      	beq.n	8003e4a <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2210      	movs	r2, #16
 8003e3c:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	2220      	movs	r2, #32
 8003e42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8003e46:	2301      	movs	r3, #1
 8003e48:	e021      	b.n	8003e8e <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003e52:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	3314      	adds	r3, #20
 8003e5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e5c:	69bb      	ldr	r3, [r7, #24]
 8003e5e:	e853 3f00 	ldrex	r3, [r3]
 8003e62:	617b      	str	r3, [r7, #20]
   return(result);
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e6a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	3314      	adds	r3, #20
 8003e72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e74:	627a      	str	r2, [r7, #36]	@ 0x24
 8003e76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e78:	6a39      	ldr	r1, [r7, #32]
 8003e7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e7c:	e841 2300 	strex	r3, r2, [r1]
 8003e80:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d1e5      	bne.n	8003e54 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8003e88:	2300      	movs	r3, #0
 8003e8a:	e000      	b.n	8003e8e <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8003e8c:	2302      	movs	r3, #2
  }
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3730      	adds	r7, #48	@ 0x30
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	08004461 	.word	0x08004461
 8003e9c:	080044fb 	.word	0x080044fb
 8003ea0:	08004517 	.word	0x08004517

08003ea4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b0ba      	sub	sp, #232	@ 0xe8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003ed6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eda:	f003 030f 	and.w	r3, r3, #15
 8003ede:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003ee2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d10f      	bne.n	8003f0a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eee:	f003 0320 	and.w	r3, r3, #32
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d009      	beq.n	8003f0a <HAL_UART_IRQHandler+0x66>
 8003ef6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003efa:	f003 0320 	and.w	r3, r3, #32
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d003      	beq.n	8003f0a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 fcae 	bl	8004864 <UART_Receive_IT>
      return;
 8003f08:	e273      	b.n	80043f2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003f0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	f000 80de 	beq.w	80040d0 <HAL_UART_IRQHandler+0x22c>
 8003f14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f18:	f003 0301 	and.w	r3, r3, #1
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d106      	bne.n	8003f2e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003f20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f24:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	f000 80d1 	beq.w	80040d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00b      	beq.n	8003f52 <HAL_UART_IRQHandler+0xae>
 8003f3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d005      	beq.n	8003f52 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f4a:	f043 0201 	orr.w	r2, r3, #1
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f56:	f003 0304 	and.w	r3, r3, #4
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d00b      	beq.n	8003f76 <HAL_UART_IRQHandler+0xd2>
 8003f5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f62:	f003 0301 	and.w	r3, r3, #1
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d005      	beq.n	8003f76 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f6e:	f043 0202 	orr.w	r2, r3, #2
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f7a:	f003 0302 	and.w	r3, r3, #2
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d00b      	beq.n	8003f9a <HAL_UART_IRQHandler+0xf6>
 8003f82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d005      	beq.n	8003f9a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f92:	f043 0204 	orr.w	r2, r3, #4
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f9e:	f003 0308 	and.w	r3, r3, #8
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d011      	beq.n	8003fca <HAL_UART_IRQHandler+0x126>
 8003fa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003faa:	f003 0320 	and.w	r3, r3, #32
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d105      	bne.n	8003fbe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003fb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d005      	beq.n	8003fca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fc2:	f043 0208 	orr.w	r2, r3, #8
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	f000 820a 	beq.w	80043e8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fd8:	f003 0320 	and.w	r3, r3, #32
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d008      	beq.n	8003ff2 <HAL_UART_IRQHandler+0x14e>
 8003fe0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003fe4:	f003 0320 	and.w	r3, r3, #32
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d002      	beq.n	8003ff2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f000 fc39 	bl	8004864 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	695b      	ldr	r3, [r3, #20]
 8003ff8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ffc:	2b40      	cmp	r3, #64	@ 0x40
 8003ffe:	bf0c      	ite	eq
 8004000:	2301      	moveq	r3, #1
 8004002:	2300      	movne	r3, #0
 8004004:	b2db      	uxtb	r3, r3
 8004006:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800400e:	f003 0308 	and.w	r3, r3, #8
 8004012:	2b00      	cmp	r3, #0
 8004014:	d103      	bne.n	800401e <HAL_UART_IRQHandler+0x17a>
 8004016:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800401a:	2b00      	cmp	r3, #0
 800401c:	d04f      	beq.n	80040be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 fb44 	bl	80046ac <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	695b      	ldr	r3, [r3, #20]
 800402a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800402e:	2b40      	cmp	r3, #64	@ 0x40
 8004030:	d141      	bne.n	80040b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	3314      	adds	r3, #20
 8004038:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800403c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004040:	e853 3f00 	ldrex	r3, [r3]
 8004044:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004048:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800404c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004050:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	3314      	adds	r3, #20
 800405a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800405e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004062:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004066:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800406a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800406e:	e841 2300 	strex	r3, r2, [r1]
 8004072:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004076:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1d9      	bne.n	8004032 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004082:	2b00      	cmp	r3, #0
 8004084:	d013      	beq.n	80040ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800408a:	4a8a      	ldr	r2, [pc, #552]	@ (80042b4 <HAL_UART_IRQHandler+0x410>)
 800408c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004092:	4618      	mov	r0, r3
 8004094:	f7fd fe46 	bl	8001d24 <HAL_DMA_Abort_IT>
 8004098:	4603      	mov	r3, r0
 800409a:	2b00      	cmp	r3, #0
 800409c:	d016      	beq.n	80040cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80040a8:	4610      	mov	r0, r2
 80040aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040ac:	e00e      	b.n	80040cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 f9c0 	bl	8004434 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040b4:	e00a      	b.n	80040cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f9bc 	bl	8004434 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040bc:	e006      	b.n	80040cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f9b8 	bl	8004434 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80040ca:	e18d      	b.n	80043e8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040cc:	bf00      	nop
    return;
 80040ce:	e18b      	b.n	80043e8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d4:	2b01      	cmp	r3, #1
 80040d6:	f040 8167 	bne.w	80043a8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80040da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040de:	f003 0310 	and.w	r3, r3, #16
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	f000 8160 	beq.w	80043a8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80040e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040ec:	f003 0310 	and.w	r3, r3, #16
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f000 8159 	beq.w	80043a8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040f6:	2300      	movs	r3, #0
 80040f8:	60bb      	str	r3, [r7, #8]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	60bb      	str	r3, [r7, #8]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	60bb      	str	r3, [r7, #8]
 800410a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	695b      	ldr	r3, [r3, #20]
 8004112:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004116:	2b40      	cmp	r3, #64	@ 0x40
 8004118:	f040 80ce 	bne.w	80042b8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004128:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800412c:	2b00      	cmp	r3, #0
 800412e:	f000 80a9 	beq.w	8004284 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004136:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800413a:	429a      	cmp	r2, r3
 800413c:	f080 80a2 	bcs.w	8004284 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004146:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800414c:	69db      	ldr	r3, [r3, #28]
 800414e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004152:	f000 8088 	beq.w	8004266 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	330c      	adds	r3, #12
 800415c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004160:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004164:	e853 3f00 	ldrex	r3, [r3]
 8004168:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800416c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004170:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004174:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	330c      	adds	r3, #12
 800417e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004182:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004186:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800418a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800418e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004192:	e841 2300 	strex	r3, r2, [r1]
 8004196:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800419a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1d9      	bne.n	8004156 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	3314      	adds	r3, #20
 80041a8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80041ac:	e853 3f00 	ldrex	r3, [r3]
 80041b0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80041b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80041b4:	f023 0301 	bic.w	r3, r3, #1
 80041b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	3314      	adds	r3, #20
 80041c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80041c6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80041ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041cc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80041ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80041d2:	e841 2300 	strex	r3, r2, [r1]
 80041d6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80041d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d1e1      	bne.n	80041a2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	3314      	adds	r3, #20
 80041e4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80041e8:	e853 3f00 	ldrex	r3, [r3]
 80041ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80041ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80041f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	3314      	adds	r3, #20
 80041fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004202:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004204:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004206:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004208:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800420a:	e841 2300 	strex	r3, r2, [r1]
 800420e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004210:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004212:	2b00      	cmp	r3, #0
 8004214:	d1e3      	bne.n	80041de <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2220      	movs	r2, #32
 800421a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	2200      	movs	r2, #0
 8004222:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	330c      	adds	r3, #12
 800422a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800422c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800422e:	e853 3f00 	ldrex	r3, [r3]
 8004232:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004234:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004236:	f023 0310 	bic.w	r3, r3, #16
 800423a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	330c      	adds	r3, #12
 8004244:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004248:	65ba      	str	r2, [r7, #88]	@ 0x58
 800424a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800424c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800424e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004250:	e841 2300 	strex	r3, r2, [r1]
 8004254:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004256:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004258:	2b00      	cmp	r3, #0
 800425a:	d1e3      	bne.n	8004224 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004260:	4618      	mov	r0, r3
 8004262:	f7fd fcef 	bl	8001c44 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2202      	movs	r2, #2
 800426a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004274:	b29b      	uxth	r3, r3
 8004276:	1ad3      	subs	r3, r2, r3
 8004278:	b29b      	uxth	r3, r3
 800427a:	4619      	mov	r1, r3
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 f8e3 	bl	8004448 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004282:	e0b3      	b.n	80043ec <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004288:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800428c:	429a      	cmp	r2, r3
 800428e:	f040 80ad 	bne.w	80043ec <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004296:	69db      	ldr	r3, [r3, #28]
 8004298:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800429c:	f040 80a6 	bne.w	80043ec <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2202      	movs	r2, #2
 80042a4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80042aa:	4619      	mov	r1, r3
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f000 f8cb 	bl	8004448 <HAL_UARTEx_RxEventCallback>
      return;
 80042b2:	e09b      	b.n	80043ec <HAL_UART_IRQHandler+0x548>
 80042b4:	08004773 	.word	0x08004773
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f000 808e 	beq.w	80043f0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80042d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80042d8:	2b00      	cmp	r3, #0
 80042da:	f000 8089 	beq.w	80043f0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	330c      	adds	r3, #12
 80042e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042e8:	e853 3f00 	ldrex	r3, [r3]
 80042ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	330c      	adds	r3, #12
 80042fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004302:	647a      	str	r2, [r7, #68]	@ 0x44
 8004304:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004306:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004308:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800430a:	e841 2300 	strex	r3, r2, [r1]
 800430e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004310:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004312:	2b00      	cmp	r3, #0
 8004314:	d1e3      	bne.n	80042de <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	3314      	adds	r3, #20
 800431c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800431e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004320:	e853 3f00 	ldrex	r3, [r3]
 8004324:	623b      	str	r3, [r7, #32]
   return(result);
 8004326:	6a3b      	ldr	r3, [r7, #32]
 8004328:	f023 0301 	bic.w	r3, r3, #1
 800432c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	3314      	adds	r3, #20
 8004336:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800433a:	633a      	str	r2, [r7, #48]	@ 0x30
 800433c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800433e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004340:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004342:	e841 2300 	strex	r3, r2, [r1]
 8004346:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800434a:	2b00      	cmp	r3, #0
 800434c:	d1e3      	bne.n	8004316 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2220      	movs	r2, #32
 8004352:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	330c      	adds	r3, #12
 8004362:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004364:	693b      	ldr	r3, [r7, #16]
 8004366:	e853 3f00 	ldrex	r3, [r3]
 800436a:	60fb      	str	r3, [r7, #12]
   return(result);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f023 0310 	bic.w	r3, r3, #16
 8004372:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	330c      	adds	r3, #12
 800437c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004380:	61fa      	str	r2, [r7, #28]
 8004382:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004384:	69b9      	ldr	r1, [r7, #24]
 8004386:	69fa      	ldr	r2, [r7, #28]
 8004388:	e841 2300 	strex	r3, r2, [r1]
 800438c:	617b      	str	r3, [r7, #20]
   return(result);
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d1e3      	bne.n	800435c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2202      	movs	r2, #2
 8004398:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800439a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800439e:	4619      	mov	r1, r3
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f000 f851 	bl	8004448 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80043a6:	e023      	b.n	80043f0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80043a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d009      	beq.n	80043c8 <HAL_UART_IRQHandler+0x524>
 80043b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d003      	beq.n	80043c8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f000 f9e7 	bl	8004794 <UART_Transmit_IT>
    return;
 80043c6:	e014      	b.n	80043f2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d00e      	beq.n	80043f2 <HAL_UART_IRQHandler+0x54e>
 80043d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d008      	beq.n	80043f2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80043e0:	6878      	ldr	r0, [r7, #4]
 80043e2:	f000 fa27 	bl	8004834 <UART_EndTransmit_IT>
    return;
 80043e6:	e004      	b.n	80043f2 <HAL_UART_IRQHandler+0x54e>
    return;
 80043e8:	bf00      	nop
 80043ea:	e002      	b.n	80043f2 <HAL_UART_IRQHandler+0x54e>
      return;
 80043ec:	bf00      	nop
 80043ee:	e000      	b.n	80043f2 <HAL_UART_IRQHandler+0x54e>
      return;
 80043f0:	bf00      	nop
  }
}
 80043f2:	37e8      	adds	r7, #232	@ 0xe8
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}

080043f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b083      	sub	sp, #12
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004400:	bf00      	nop
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800440c:	b480      	push	{r7}
 800440e:	b083      	sub	sp, #12
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004414:	bf00      	nop
 8004416:	370c      	adds	r7, #12
 8004418:	46bd      	mov	sp, r7
 800441a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441e:	4770      	bx	lr

08004420 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004420:	b480      	push	{r7}
 8004422:	b083      	sub	sp, #12
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004428:	bf00      	nop
 800442a:	370c      	adds	r7, #12
 800442c:	46bd      	mov	sp, r7
 800442e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004432:	4770      	bx	lr

08004434 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004434:	b480      	push	{r7}
 8004436:	b083      	sub	sp, #12
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800443c:	bf00      	nop
 800443e:	370c      	adds	r7, #12
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr

08004448 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004448:	b480      	push	{r7}
 800444a:	b083      	sub	sp, #12
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
 8004450:	460b      	mov	r3, r1
 8004452:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004454:	bf00      	nop
 8004456:	370c      	adds	r7, #12
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr

08004460 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b090      	sub	sp, #64	@ 0x40
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800446c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004478:	2b00      	cmp	r3, #0
 800447a:	d137      	bne.n	80044ec <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800447c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800447e:	2200      	movs	r2, #0
 8004480:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	3314      	adds	r3, #20
 8004488:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800448a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800448c:	e853 3f00 	ldrex	r3, [r3]
 8004490:	623b      	str	r3, [r7, #32]
   return(result);
 8004492:	6a3b      	ldr	r3, [r7, #32]
 8004494:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004498:	63bb      	str	r3, [r7, #56]	@ 0x38
 800449a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	3314      	adds	r3, #20
 80044a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80044a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80044a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80044a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044aa:	e841 2300 	strex	r3, r2, [r1]
 80044ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80044b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d1e5      	bne.n	8004482 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80044b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	330c      	adds	r3, #12
 80044bc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	e853 3f00 	ldrex	r3, [r3]
 80044c4:	60fb      	str	r3, [r7, #12]
   return(result);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80044ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	330c      	adds	r3, #12
 80044d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80044d6:	61fa      	str	r2, [r7, #28]
 80044d8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044da:	69b9      	ldr	r1, [r7, #24]
 80044dc:	69fa      	ldr	r2, [r7, #28]
 80044de:	e841 2300 	strex	r3, r2, [r1]
 80044e2:	617b      	str	r3, [r7, #20]
   return(result);
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1e5      	bne.n	80044b6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80044ea:	e002      	b.n	80044f2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80044ec:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80044ee:	f7ff ff83 	bl	80043f8 <HAL_UART_TxCpltCallback>
}
 80044f2:	bf00      	nop
 80044f4:	3740      	adds	r7, #64	@ 0x40
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b084      	sub	sp, #16
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004506:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004508:	68f8      	ldr	r0, [r7, #12]
 800450a:	f7ff ff7f 	bl	800440c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800450e:	bf00      	nop
 8004510:	3710      	adds	r7, #16
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}

08004516 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004516:	b580      	push	{r7, lr}
 8004518:	b084      	sub	sp, #16
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800451e:	2300      	movs	r3, #0
 8004520:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004526:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004532:	2b80      	cmp	r3, #128	@ 0x80
 8004534:	bf0c      	ite	eq
 8004536:	2301      	moveq	r3, #1
 8004538:	2300      	movne	r3, #0
 800453a:	b2db      	uxtb	r3, r3
 800453c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004544:	b2db      	uxtb	r3, r3
 8004546:	2b21      	cmp	r3, #33	@ 0x21
 8004548:	d108      	bne.n	800455c <UART_DMAError+0x46>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d005      	beq.n	800455c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	2200      	movs	r2, #0
 8004554:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004556:	68b8      	ldr	r0, [r7, #8]
 8004558:	f000 f880 	bl	800465c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004566:	2b40      	cmp	r3, #64	@ 0x40
 8004568:	bf0c      	ite	eq
 800456a:	2301      	moveq	r3, #1
 800456c:	2300      	movne	r3, #0
 800456e:	b2db      	uxtb	r3, r3
 8004570:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2b22      	cmp	r3, #34	@ 0x22
 800457c:	d108      	bne.n	8004590 <UART_DMAError+0x7a>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d005      	beq.n	8004590 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004584:	68bb      	ldr	r3, [r7, #8]
 8004586:	2200      	movs	r2, #0
 8004588:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800458a:	68b8      	ldr	r0, [r7, #8]
 800458c:	f000 f88e 	bl	80046ac <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004594:	f043 0210 	orr.w	r2, r3, #16
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800459c:	68b8      	ldr	r0, [r7, #8]
 800459e:	f7ff ff49 	bl	8004434 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80045a2:	bf00      	nop
 80045a4:	3710      	adds	r7, #16
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}

080045aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80045aa:	b580      	push	{r7, lr}
 80045ac:	b086      	sub	sp, #24
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	60f8      	str	r0, [r7, #12]
 80045b2:	60b9      	str	r1, [r7, #8]
 80045b4:	603b      	str	r3, [r7, #0]
 80045b6:	4613      	mov	r3, r2
 80045b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045ba:	e03b      	b.n	8004634 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045bc:	6a3b      	ldr	r3, [r7, #32]
 80045be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045c2:	d037      	beq.n	8004634 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045c4:	f7fd f8f6 	bl	80017b4 <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	6a3a      	ldr	r2, [r7, #32]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d302      	bcc.n	80045da <UART_WaitOnFlagUntilTimeout+0x30>
 80045d4:	6a3b      	ldr	r3, [r7, #32]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d101      	bne.n	80045de <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e03a      	b.n	8004654 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68db      	ldr	r3, [r3, #12]
 80045e4:	f003 0304 	and.w	r3, r3, #4
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d023      	beq.n	8004634 <UART_WaitOnFlagUntilTimeout+0x8a>
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	2b80      	cmp	r3, #128	@ 0x80
 80045f0:	d020      	beq.n	8004634 <UART_WaitOnFlagUntilTimeout+0x8a>
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	2b40      	cmp	r3, #64	@ 0x40
 80045f6:	d01d      	beq.n	8004634 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0308 	and.w	r3, r3, #8
 8004602:	2b08      	cmp	r3, #8
 8004604:	d116      	bne.n	8004634 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004606:	2300      	movs	r3, #0
 8004608:	617b      	str	r3, [r7, #20]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	617b      	str	r3, [r7, #20]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	617b      	str	r3, [r7, #20]
 800461a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800461c:	68f8      	ldr	r0, [r7, #12]
 800461e:	f000 f845 	bl	80046ac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	2208      	movs	r2, #8
 8004626:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004630:	2301      	movs	r3, #1
 8004632:	e00f      	b.n	8004654 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	4013      	ands	r3, r2
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	429a      	cmp	r2, r3
 8004642:	bf0c      	ite	eq
 8004644:	2301      	moveq	r3, #1
 8004646:	2300      	movne	r3, #0
 8004648:	b2db      	uxtb	r3, r3
 800464a:	461a      	mov	r2, r3
 800464c:	79fb      	ldrb	r3, [r7, #7]
 800464e:	429a      	cmp	r2, r3
 8004650:	d0b4      	beq.n	80045bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004652:	2300      	movs	r3, #0
}
 8004654:	4618      	mov	r0, r3
 8004656:	3718      	adds	r7, #24
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800465c:	b480      	push	{r7}
 800465e:	b089      	sub	sp, #36	@ 0x24
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	330c      	adds	r3, #12
 800466a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	e853 3f00 	ldrex	r3, [r3]
 8004672:	60bb      	str	r3, [r7, #8]
   return(result);
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800467a:	61fb      	str	r3, [r7, #28]
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	330c      	adds	r3, #12
 8004682:	69fa      	ldr	r2, [r7, #28]
 8004684:	61ba      	str	r2, [r7, #24]
 8004686:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004688:	6979      	ldr	r1, [r7, #20]
 800468a:	69ba      	ldr	r2, [r7, #24]
 800468c:	e841 2300 	strex	r3, r2, [r1]
 8004690:	613b      	str	r3, [r7, #16]
   return(result);
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d1e5      	bne.n	8004664 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2220      	movs	r2, #32
 800469c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80046a0:	bf00      	nop
 80046a2:	3724      	adds	r7, #36	@ 0x24
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr

080046ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b095      	sub	sp, #84	@ 0x54
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	330c      	adds	r3, #12
 80046ba:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046be:	e853 3f00 	ldrex	r3, [r3]
 80046c2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80046c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	330c      	adds	r3, #12
 80046d2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80046d4:	643a      	str	r2, [r7, #64]	@ 0x40
 80046d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046d8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80046da:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80046dc:	e841 2300 	strex	r3, r2, [r1]
 80046e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80046e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d1e5      	bne.n	80046b4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	3314      	adds	r3, #20
 80046ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046f0:	6a3b      	ldr	r3, [r7, #32]
 80046f2:	e853 3f00 	ldrex	r3, [r3]
 80046f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	f023 0301 	bic.w	r3, r3, #1
 80046fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	3314      	adds	r3, #20
 8004706:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004708:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800470a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800470c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800470e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004710:	e841 2300 	strex	r3, r2, [r1]
 8004714:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1e5      	bne.n	80046e8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004720:	2b01      	cmp	r3, #1
 8004722:	d119      	bne.n	8004758 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	330c      	adds	r3, #12
 800472a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	e853 3f00 	ldrex	r3, [r3]
 8004732:	60bb      	str	r3, [r7, #8]
   return(result);
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	f023 0310 	bic.w	r3, r3, #16
 800473a:	647b      	str	r3, [r7, #68]	@ 0x44
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	330c      	adds	r3, #12
 8004742:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004744:	61ba      	str	r2, [r7, #24]
 8004746:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004748:	6979      	ldr	r1, [r7, #20]
 800474a:	69ba      	ldr	r2, [r7, #24]
 800474c:	e841 2300 	strex	r3, r2, [r1]
 8004750:	613b      	str	r3, [r7, #16]
   return(result);
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d1e5      	bne.n	8004724 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2220      	movs	r2, #32
 800475c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004766:	bf00      	nop
 8004768:	3754      	adds	r7, #84	@ 0x54
 800476a:	46bd      	mov	sp, r7
 800476c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004770:	4770      	bx	lr

08004772 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004772:	b580      	push	{r7, lr}
 8004774:	b084      	sub	sp, #16
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800477e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2200      	movs	r2, #0
 8004784:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f7ff fe54 	bl	8004434 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800478c:	bf00      	nop
 800478e:	3710      	adds	r7, #16
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004794:	b480      	push	{r7}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	2b21      	cmp	r3, #33	@ 0x21
 80047a6:	d13e      	bne.n	8004826 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047b0:	d114      	bne.n	80047dc <UART_Transmit_IT+0x48>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d110      	bne.n	80047dc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a1b      	ldr	r3, [r3, #32]
 80047be:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	881b      	ldrh	r3, [r3, #0]
 80047c4:	461a      	mov	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047ce:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6a1b      	ldr	r3, [r3, #32]
 80047d4:	1c9a      	adds	r2, r3, #2
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	621a      	str	r2, [r3, #32]
 80047da:	e008      	b.n	80047ee <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6a1b      	ldr	r3, [r3, #32]
 80047e0:	1c59      	adds	r1, r3, #1
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	6211      	str	r1, [r2, #32]
 80047e6:	781a      	ldrb	r2, [r3, #0]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	3b01      	subs	r3, #1
 80047f6:	b29b      	uxth	r3, r3
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	4619      	mov	r1, r3
 80047fc:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d10f      	bne.n	8004822 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68da      	ldr	r2, [r3, #12]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004810:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68da      	ldr	r2, [r3, #12]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004820:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004822:	2300      	movs	r3, #0
 8004824:	e000      	b.n	8004828 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004826:	2302      	movs	r3, #2
  }
}
 8004828:	4618      	mov	r0, r3
 800482a:	3714      	adds	r7, #20
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	b082      	sub	sp, #8
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68da      	ldr	r2, [r3, #12]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800484a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2220      	movs	r2, #32
 8004850:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f7ff fdcf 	bl	80043f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800485a:	2300      	movs	r3, #0
}
 800485c:	4618      	mov	r0, r3
 800485e:	3708      	adds	r7, #8
 8004860:	46bd      	mov	sp, r7
 8004862:	bd80      	pop	{r7, pc}

08004864 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b08c      	sub	sp, #48	@ 0x30
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800486c:	2300      	movs	r3, #0
 800486e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004870:	2300      	movs	r3, #0
 8004872:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800487a:	b2db      	uxtb	r3, r3
 800487c:	2b22      	cmp	r3, #34	@ 0x22
 800487e:	f040 80aa 	bne.w	80049d6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800488a:	d115      	bne.n	80048b8 <UART_Receive_IT+0x54>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	691b      	ldr	r3, [r3, #16]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d111      	bne.n	80048b8 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004898:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048a6:	b29a      	uxth	r2, r3
 80048a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048aa:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b0:	1c9a      	adds	r2, r3, #2
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	629a      	str	r2, [r3, #40]	@ 0x28
 80048b6:	e024      	b.n	8004902 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048c6:	d007      	beq.n	80048d8 <UART_Receive_IT+0x74>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d10a      	bne.n	80048e6 <UART_Receive_IT+0x82>
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	691b      	ldr	r3, [r3, #16]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d106      	bne.n	80048e6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	b2da      	uxtb	r2, r3
 80048e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e2:	701a      	strb	r2, [r3, #0]
 80048e4:	e008      	b.n	80048f8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80048f2:	b2da      	uxtb	r2, r3
 80048f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048f6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048fc:	1c5a      	adds	r2, r3, #1
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004906:	b29b      	uxth	r3, r3
 8004908:	3b01      	subs	r3, #1
 800490a:	b29b      	uxth	r3, r3
 800490c:	687a      	ldr	r2, [r7, #4]
 800490e:	4619      	mov	r1, r3
 8004910:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004912:	2b00      	cmp	r3, #0
 8004914:	d15d      	bne.n	80049d2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68da      	ldr	r2, [r3, #12]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f022 0220 	bic.w	r2, r2, #32
 8004924:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68da      	ldr	r2, [r3, #12]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004934:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	695a      	ldr	r2, [r3, #20]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f022 0201 	bic.w	r2, r2, #1
 8004944:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2220      	movs	r2, #32
 800494a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004958:	2b01      	cmp	r3, #1
 800495a:	d135      	bne.n	80049c8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2200      	movs	r2, #0
 8004960:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	330c      	adds	r3, #12
 8004968:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	e853 3f00 	ldrex	r3, [r3]
 8004970:	613b      	str	r3, [r7, #16]
   return(result);
 8004972:	693b      	ldr	r3, [r7, #16]
 8004974:	f023 0310 	bic.w	r3, r3, #16
 8004978:	627b      	str	r3, [r7, #36]	@ 0x24
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	330c      	adds	r3, #12
 8004980:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004982:	623a      	str	r2, [r7, #32]
 8004984:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004986:	69f9      	ldr	r1, [r7, #28]
 8004988:	6a3a      	ldr	r2, [r7, #32]
 800498a:	e841 2300 	strex	r3, r2, [r1]
 800498e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004990:	69bb      	ldr	r3, [r7, #24]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d1e5      	bne.n	8004962 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f003 0310 	and.w	r3, r3, #16
 80049a0:	2b10      	cmp	r3, #16
 80049a2:	d10a      	bne.n	80049ba <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049a4:	2300      	movs	r3, #0
 80049a6:	60fb      	str	r3, [r7, #12]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	60fb      	str	r3, [r7, #12]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	60fb      	str	r3, [r7, #12]
 80049b8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80049be:	4619      	mov	r1, r3
 80049c0:	6878      	ldr	r0, [r7, #4]
 80049c2:	f7ff fd41 	bl	8004448 <HAL_UARTEx_RxEventCallback>
 80049c6:	e002      	b.n	80049ce <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f7ff fd29 	bl	8004420 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80049ce:	2300      	movs	r3, #0
 80049d0:	e002      	b.n	80049d8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80049d2:	2300      	movs	r3, #0
 80049d4:	e000      	b.n	80049d8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80049d6:	2302      	movs	r3, #2
  }
}
 80049d8:	4618      	mov	r0, r3
 80049da:	3730      	adds	r7, #48	@ 0x30
 80049dc:	46bd      	mov	sp, r7
 80049de:	bd80      	pop	{r7, pc}

080049e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049e4:	b0c0      	sub	sp, #256	@ 0x100
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80049f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049fc:	68d9      	ldr	r1, [r3, #12]
 80049fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	ea40 0301 	orr.w	r3, r0, r1
 8004a08:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a0e:	689a      	ldr	r2, [r3, #8]
 8004a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	431a      	orrs	r2, r3
 8004a18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a1c:	695b      	ldr	r3, [r3, #20]
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a24:	69db      	ldr	r3, [r3, #28]
 8004a26:	4313      	orrs	r3, r2
 8004a28:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004a38:	f021 010c 	bic.w	r1, r1, #12
 8004a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004a46:	430b      	orrs	r3, r1
 8004a48:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a5a:	6999      	ldr	r1, [r3, #24]
 8004a5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	ea40 0301 	orr.w	r3, r0, r1
 8004a66:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	4b8f      	ldr	r3, [pc, #572]	@ (8004cac <UART_SetConfig+0x2cc>)
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d005      	beq.n	8004a80 <UART_SetConfig+0xa0>
 8004a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	4b8d      	ldr	r3, [pc, #564]	@ (8004cb0 <UART_SetConfig+0x2d0>)
 8004a7c:	429a      	cmp	r2, r3
 8004a7e:	d104      	bne.n	8004a8a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004a80:	f7fe fb40 	bl	8003104 <HAL_RCC_GetPCLK2Freq>
 8004a84:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004a88:	e003      	b.n	8004a92 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004a8a:	f7fe fb27 	bl	80030dc <HAL_RCC_GetPCLK1Freq>
 8004a8e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a96:	69db      	ldr	r3, [r3, #28]
 8004a98:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a9c:	f040 810c 	bne.w	8004cb8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004aa0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004aaa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004aae:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004ab2:	4622      	mov	r2, r4
 8004ab4:	462b      	mov	r3, r5
 8004ab6:	1891      	adds	r1, r2, r2
 8004ab8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004aba:	415b      	adcs	r3, r3
 8004abc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004abe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004ac2:	4621      	mov	r1, r4
 8004ac4:	eb12 0801 	adds.w	r8, r2, r1
 8004ac8:	4629      	mov	r1, r5
 8004aca:	eb43 0901 	adc.w	r9, r3, r1
 8004ace:	f04f 0200 	mov.w	r2, #0
 8004ad2:	f04f 0300 	mov.w	r3, #0
 8004ad6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ada:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004ade:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ae2:	4690      	mov	r8, r2
 8004ae4:	4699      	mov	r9, r3
 8004ae6:	4623      	mov	r3, r4
 8004ae8:	eb18 0303 	adds.w	r3, r8, r3
 8004aec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004af0:	462b      	mov	r3, r5
 8004af2:	eb49 0303 	adc.w	r3, r9, r3
 8004af6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004b06:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004b0a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004b0e:	460b      	mov	r3, r1
 8004b10:	18db      	adds	r3, r3, r3
 8004b12:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b14:	4613      	mov	r3, r2
 8004b16:	eb42 0303 	adc.w	r3, r2, r3
 8004b1a:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b1c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004b20:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004b24:	f7fb fbb4 	bl	8000290 <__aeabi_uldivmod>
 8004b28:	4602      	mov	r2, r0
 8004b2a:	460b      	mov	r3, r1
 8004b2c:	4b61      	ldr	r3, [pc, #388]	@ (8004cb4 <UART_SetConfig+0x2d4>)
 8004b2e:	fba3 2302 	umull	r2, r3, r3, r2
 8004b32:	095b      	lsrs	r3, r3, #5
 8004b34:	011c      	lsls	r4, r3, #4
 8004b36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004b40:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004b44:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004b48:	4642      	mov	r2, r8
 8004b4a:	464b      	mov	r3, r9
 8004b4c:	1891      	adds	r1, r2, r2
 8004b4e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004b50:	415b      	adcs	r3, r3
 8004b52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b54:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004b58:	4641      	mov	r1, r8
 8004b5a:	eb12 0a01 	adds.w	sl, r2, r1
 8004b5e:	4649      	mov	r1, r9
 8004b60:	eb43 0b01 	adc.w	fp, r3, r1
 8004b64:	f04f 0200 	mov.w	r2, #0
 8004b68:	f04f 0300 	mov.w	r3, #0
 8004b6c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004b70:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004b74:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004b78:	4692      	mov	sl, r2
 8004b7a:	469b      	mov	fp, r3
 8004b7c:	4643      	mov	r3, r8
 8004b7e:	eb1a 0303 	adds.w	r3, sl, r3
 8004b82:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004b86:	464b      	mov	r3, r9
 8004b88:	eb4b 0303 	adc.w	r3, fp, r3
 8004b8c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004b9c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004ba0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	18db      	adds	r3, r3, r3
 8004ba8:	643b      	str	r3, [r7, #64]	@ 0x40
 8004baa:	4613      	mov	r3, r2
 8004bac:	eb42 0303 	adc.w	r3, r2, r3
 8004bb0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bb2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004bb6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004bba:	f7fb fb69 	bl	8000290 <__aeabi_uldivmod>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	4611      	mov	r1, r2
 8004bc4:	4b3b      	ldr	r3, [pc, #236]	@ (8004cb4 <UART_SetConfig+0x2d4>)
 8004bc6:	fba3 2301 	umull	r2, r3, r3, r1
 8004bca:	095b      	lsrs	r3, r3, #5
 8004bcc:	2264      	movs	r2, #100	@ 0x64
 8004bce:	fb02 f303 	mul.w	r3, r2, r3
 8004bd2:	1acb      	subs	r3, r1, r3
 8004bd4:	00db      	lsls	r3, r3, #3
 8004bd6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004bda:	4b36      	ldr	r3, [pc, #216]	@ (8004cb4 <UART_SetConfig+0x2d4>)
 8004bdc:	fba3 2302 	umull	r2, r3, r3, r2
 8004be0:	095b      	lsrs	r3, r3, #5
 8004be2:	005b      	lsls	r3, r3, #1
 8004be4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004be8:	441c      	add	r4, r3
 8004bea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004bf4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004bf8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004bfc:	4642      	mov	r2, r8
 8004bfe:	464b      	mov	r3, r9
 8004c00:	1891      	adds	r1, r2, r2
 8004c02:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004c04:	415b      	adcs	r3, r3
 8004c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004c0c:	4641      	mov	r1, r8
 8004c0e:	1851      	adds	r1, r2, r1
 8004c10:	6339      	str	r1, [r7, #48]	@ 0x30
 8004c12:	4649      	mov	r1, r9
 8004c14:	414b      	adcs	r3, r1
 8004c16:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c18:	f04f 0200 	mov.w	r2, #0
 8004c1c:	f04f 0300 	mov.w	r3, #0
 8004c20:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004c24:	4659      	mov	r1, fp
 8004c26:	00cb      	lsls	r3, r1, #3
 8004c28:	4651      	mov	r1, sl
 8004c2a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c2e:	4651      	mov	r1, sl
 8004c30:	00ca      	lsls	r2, r1, #3
 8004c32:	4610      	mov	r0, r2
 8004c34:	4619      	mov	r1, r3
 8004c36:	4603      	mov	r3, r0
 8004c38:	4642      	mov	r2, r8
 8004c3a:	189b      	adds	r3, r3, r2
 8004c3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c40:	464b      	mov	r3, r9
 8004c42:	460a      	mov	r2, r1
 8004c44:	eb42 0303 	adc.w	r3, r2, r3
 8004c48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004c58:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004c5c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004c60:	460b      	mov	r3, r1
 8004c62:	18db      	adds	r3, r3, r3
 8004c64:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004c66:	4613      	mov	r3, r2
 8004c68:	eb42 0303 	adc.w	r3, r2, r3
 8004c6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004c72:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004c76:	f7fb fb0b 	bl	8000290 <__aeabi_uldivmod>
 8004c7a:	4602      	mov	r2, r0
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004cb4 <UART_SetConfig+0x2d4>)
 8004c80:	fba3 1302 	umull	r1, r3, r3, r2
 8004c84:	095b      	lsrs	r3, r3, #5
 8004c86:	2164      	movs	r1, #100	@ 0x64
 8004c88:	fb01 f303 	mul.w	r3, r1, r3
 8004c8c:	1ad3      	subs	r3, r2, r3
 8004c8e:	00db      	lsls	r3, r3, #3
 8004c90:	3332      	adds	r3, #50	@ 0x32
 8004c92:	4a08      	ldr	r2, [pc, #32]	@ (8004cb4 <UART_SetConfig+0x2d4>)
 8004c94:	fba2 2303 	umull	r2, r3, r2, r3
 8004c98:	095b      	lsrs	r3, r3, #5
 8004c9a:	f003 0207 	and.w	r2, r3, #7
 8004c9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	4422      	add	r2, r4
 8004ca6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ca8:	e106      	b.n	8004eb8 <UART_SetConfig+0x4d8>
 8004caa:	bf00      	nop
 8004cac:	40011000 	.word	0x40011000
 8004cb0:	40011400 	.word	0x40011400
 8004cb4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004cb8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004cc2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004cc6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004cca:	4642      	mov	r2, r8
 8004ccc:	464b      	mov	r3, r9
 8004cce:	1891      	adds	r1, r2, r2
 8004cd0:	6239      	str	r1, [r7, #32]
 8004cd2:	415b      	adcs	r3, r3
 8004cd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cd6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004cda:	4641      	mov	r1, r8
 8004cdc:	1854      	adds	r4, r2, r1
 8004cde:	4649      	mov	r1, r9
 8004ce0:	eb43 0501 	adc.w	r5, r3, r1
 8004ce4:	f04f 0200 	mov.w	r2, #0
 8004ce8:	f04f 0300 	mov.w	r3, #0
 8004cec:	00eb      	lsls	r3, r5, #3
 8004cee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004cf2:	00e2      	lsls	r2, r4, #3
 8004cf4:	4614      	mov	r4, r2
 8004cf6:	461d      	mov	r5, r3
 8004cf8:	4643      	mov	r3, r8
 8004cfa:	18e3      	adds	r3, r4, r3
 8004cfc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004d00:	464b      	mov	r3, r9
 8004d02:	eb45 0303 	adc.w	r3, r5, r3
 8004d06:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	2200      	movs	r2, #0
 8004d12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004d16:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004d1a:	f04f 0200 	mov.w	r2, #0
 8004d1e:	f04f 0300 	mov.w	r3, #0
 8004d22:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004d26:	4629      	mov	r1, r5
 8004d28:	008b      	lsls	r3, r1, #2
 8004d2a:	4621      	mov	r1, r4
 8004d2c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d30:	4621      	mov	r1, r4
 8004d32:	008a      	lsls	r2, r1, #2
 8004d34:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004d38:	f7fb faaa 	bl	8000290 <__aeabi_uldivmod>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	460b      	mov	r3, r1
 8004d40:	4b60      	ldr	r3, [pc, #384]	@ (8004ec4 <UART_SetConfig+0x4e4>)
 8004d42:	fba3 2302 	umull	r2, r3, r3, r2
 8004d46:	095b      	lsrs	r3, r3, #5
 8004d48:	011c      	lsls	r4, r3, #4
 8004d4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004d54:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004d58:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004d5c:	4642      	mov	r2, r8
 8004d5e:	464b      	mov	r3, r9
 8004d60:	1891      	adds	r1, r2, r2
 8004d62:	61b9      	str	r1, [r7, #24]
 8004d64:	415b      	adcs	r3, r3
 8004d66:	61fb      	str	r3, [r7, #28]
 8004d68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d6c:	4641      	mov	r1, r8
 8004d6e:	1851      	adds	r1, r2, r1
 8004d70:	6139      	str	r1, [r7, #16]
 8004d72:	4649      	mov	r1, r9
 8004d74:	414b      	adcs	r3, r1
 8004d76:	617b      	str	r3, [r7, #20]
 8004d78:	f04f 0200 	mov.w	r2, #0
 8004d7c:	f04f 0300 	mov.w	r3, #0
 8004d80:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d84:	4659      	mov	r1, fp
 8004d86:	00cb      	lsls	r3, r1, #3
 8004d88:	4651      	mov	r1, sl
 8004d8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d8e:	4651      	mov	r1, sl
 8004d90:	00ca      	lsls	r2, r1, #3
 8004d92:	4610      	mov	r0, r2
 8004d94:	4619      	mov	r1, r3
 8004d96:	4603      	mov	r3, r0
 8004d98:	4642      	mov	r2, r8
 8004d9a:	189b      	adds	r3, r3, r2
 8004d9c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004da0:	464b      	mov	r3, r9
 8004da2:	460a      	mov	r2, r1
 8004da4:	eb42 0303 	adc.w	r3, r2, r3
 8004da8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004db6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004db8:	f04f 0200 	mov.w	r2, #0
 8004dbc:	f04f 0300 	mov.w	r3, #0
 8004dc0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004dc4:	4649      	mov	r1, r9
 8004dc6:	008b      	lsls	r3, r1, #2
 8004dc8:	4641      	mov	r1, r8
 8004dca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dce:	4641      	mov	r1, r8
 8004dd0:	008a      	lsls	r2, r1, #2
 8004dd2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004dd6:	f7fb fa5b 	bl	8000290 <__aeabi_uldivmod>
 8004dda:	4602      	mov	r2, r0
 8004ddc:	460b      	mov	r3, r1
 8004dde:	4611      	mov	r1, r2
 8004de0:	4b38      	ldr	r3, [pc, #224]	@ (8004ec4 <UART_SetConfig+0x4e4>)
 8004de2:	fba3 2301 	umull	r2, r3, r3, r1
 8004de6:	095b      	lsrs	r3, r3, #5
 8004de8:	2264      	movs	r2, #100	@ 0x64
 8004dea:	fb02 f303 	mul.w	r3, r2, r3
 8004dee:	1acb      	subs	r3, r1, r3
 8004df0:	011b      	lsls	r3, r3, #4
 8004df2:	3332      	adds	r3, #50	@ 0x32
 8004df4:	4a33      	ldr	r2, [pc, #204]	@ (8004ec4 <UART_SetConfig+0x4e4>)
 8004df6:	fba2 2303 	umull	r2, r3, r2, r3
 8004dfa:	095b      	lsrs	r3, r3, #5
 8004dfc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e00:	441c      	add	r4, r3
 8004e02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e06:	2200      	movs	r2, #0
 8004e08:	673b      	str	r3, [r7, #112]	@ 0x70
 8004e0a:	677a      	str	r2, [r7, #116]	@ 0x74
 8004e0c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004e10:	4642      	mov	r2, r8
 8004e12:	464b      	mov	r3, r9
 8004e14:	1891      	adds	r1, r2, r2
 8004e16:	60b9      	str	r1, [r7, #8]
 8004e18:	415b      	adcs	r3, r3
 8004e1a:	60fb      	str	r3, [r7, #12]
 8004e1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e20:	4641      	mov	r1, r8
 8004e22:	1851      	adds	r1, r2, r1
 8004e24:	6039      	str	r1, [r7, #0]
 8004e26:	4649      	mov	r1, r9
 8004e28:	414b      	adcs	r3, r1
 8004e2a:	607b      	str	r3, [r7, #4]
 8004e2c:	f04f 0200 	mov.w	r2, #0
 8004e30:	f04f 0300 	mov.w	r3, #0
 8004e34:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004e38:	4659      	mov	r1, fp
 8004e3a:	00cb      	lsls	r3, r1, #3
 8004e3c:	4651      	mov	r1, sl
 8004e3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e42:	4651      	mov	r1, sl
 8004e44:	00ca      	lsls	r2, r1, #3
 8004e46:	4610      	mov	r0, r2
 8004e48:	4619      	mov	r1, r3
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	4642      	mov	r2, r8
 8004e4e:	189b      	adds	r3, r3, r2
 8004e50:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004e52:	464b      	mov	r3, r9
 8004e54:	460a      	mov	r2, r1
 8004e56:	eb42 0303 	adc.w	r3, r2, r3
 8004e5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	663b      	str	r3, [r7, #96]	@ 0x60
 8004e66:	667a      	str	r2, [r7, #100]	@ 0x64
 8004e68:	f04f 0200 	mov.w	r2, #0
 8004e6c:	f04f 0300 	mov.w	r3, #0
 8004e70:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004e74:	4649      	mov	r1, r9
 8004e76:	008b      	lsls	r3, r1, #2
 8004e78:	4641      	mov	r1, r8
 8004e7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e7e:	4641      	mov	r1, r8
 8004e80:	008a      	lsls	r2, r1, #2
 8004e82:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004e86:	f7fb fa03 	bl	8000290 <__aeabi_uldivmod>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ec4 <UART_SetConfig+0x4e4>)
 8004e90:	fba3 1302 	umull	r1, r3, r3, r2
 8004e94:	095b      	lsrs	r3, r3, #5
 8004e96:	2164      	movs	r1, #100	@ 0x64
 8004e98:	fb01 f303 	mul.w	r3, r1, r3
 8004e9c:	1ad3      	subs	r3, r2, r3
 8004e9e:	011b      	lsls	r3, r3, #4
 8004ea0:	3332      	adds	r3, #50	@ 0x32
 8004ea2:	4a08      	ldr	r2, [pc, #32]	@ (8004ec4 <UART_SetConfig+0x4e4>)
 8004ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ea8:	095b      	lsrs	r3, r3, #5
 8004eaa:	f003 020f 	and.w	r2, r3, #15
 8004eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4422      	add	r2, r4
 8004eb6:	609a      	str	r2, [r3, #8]
}
 8004eb8:	bf00      	nop
 8004eba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ec4:	51eb851f 	.word	0x51eb851f

08004ec8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004ec8:	b084      	sub	sp, #16
 8004eca:	b580      	push	{r7, lr}
 8004ecc:	b084      	sub	sp, #16
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
 8004ed2:	f107 001c 	add.w	r0, r7, #28
 8004ed6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004eda:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004ede:	2b01      	cmp	r3, #1
 8004ee0:	d123      	bne.n	8004f2a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ee6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	68db      	ldr	r3, [r3, #12]
 8004ef2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004ef6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	68db      	ldr	r3, [r3, #12]
 8004f02:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004f0a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004f0e:	2b01      	cmp	r3, #1
 8004f10:	d105      	bne.n	8004f1e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 faa0 	bl	8005464 <USB_CoreReset>
 8004f24:	4603      	mov	r3, r0
 8004f26:	73fb      	strb	r3, [r7, #15]
 8004f28:	e01b      	b.n	8004f62 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 fa94 	bl	8005464 <USB_CoreReset>
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004f40:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d106      	bne.n	8004f56 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f4c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	639a      	str	r2, [r3, #56]	@ 0x38
 8004f54:	e005      	b.n	8004f62 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f5a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004f62:	7fbb      	ldrb	r3, [r7, #30]
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d10b      	bne.n	8004f80 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	f043 0206 	orr.w	r2, r3, #6
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	f043 0220 	orr.w	r2, r3, #32
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3710      	adds	r7, #16
 8004f86:	46bd      	mov	sp, r7
 8004f88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004f8c:	b004      	add	sp, #16
 8004f8e:	4770      	bx	lr

08004f90 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	689b      	ldr	r3, [r3, #8]
 8004f9c:	f023 0201 	bic.w	r2, r3, #1
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	370c      	adds	r7, #12
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr

08004fb2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004fb2:	b580      	push	{r7, lr}
 8004fb4:	b084      	sub	sp, #16
 8004fb6:	af00      	add	r7, sp, #0
 8004fb8:	6078      	str	r0, [r7, #4]
 8004fba:	460b      	mov	r3, r1
 8004fbc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004fce:	78fb      	ldrb	r3, [r7, #3]
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d115      	bne.n	8005000 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004fe0:	200a      	movs	r0, #10
 8004fe2:	f7fc fbf3 	bl	80017cc <HAL_Delay>
      ms += 10U;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	330a      	adds	r3, #10
 8004fea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f000 fa2b 	bl	8005448 <USB_GetMode>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b01      	cmp	r3, #1
 8004ff6:	d01e      	beq.n	8005036 <USB_SetCurrentMode+0x84>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2bc7      	cmp	r3, #199	@ 0xc7
 8004ffc:	d9f0      	bls.n	8004fe0 <USB_SetCurrentMode+0x2e>
 8004ffe:	e01a      	b.n	8005036 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005000:	78fb      	ldrb	r3, [r7, #3]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d115      	bne.n	8005032 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005012:	200a      	movs	r0, #10
 8005014:	f7fc fbda 	bl	80017cc <HAL_Delay>
      ms += 10U;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	330a      	adds	r3, #10
 800501c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 fa12 	bl	8005448 <USB_GetMode>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d005      	beq.n	8005036 <USB_SetCurrentMode+0x84>
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2bc7      	cmp	r3, #199	@ 0xc7
 800502e:	d9f0      	bls.n	8005012 <USB_SetCurrentMode+0x60>
 8005030:	e001      	b.n	8005036 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e005      	b.n	8005042 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2bc8      	cmp	r3, #200	@ 0xc8
 800503a:	d101      	bne.n	8005040 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800503c:	2301      	movs	r3, #1
 800503e:	e000      	b.n	8005042 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005040:	2300      	movs	r3, #0
}
 8005042:	4618      	mov	r0, r3
 8005044:	3710      	adds	r7, #16
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
	...

0800504c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800504c:	b084      	sub	sp, #16
 800504e:	b580      	push	{r7, lr}
 8005050:	b086      	sub	sp, #24
 8005052:	af00      	add	r7, sp, #0
 8005054:	6078      	str	r0, [r7, #4]
 8005056:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800505a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800505e:	2300      	movs	r3, #0
 8005060:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005066:	2300      	movs	r3, #0
 8005068:	613b      	str	r3, [r7, #16]
 800506a:	e009      	b.n	8005080 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	3340      	adds	r3, #64	@ 0x40
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	4413      	add	r3, r2
 8005076:	2200      	movs	r2, #0
 8005078:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	3301      	adds	r3, #1
 800507e:	613b      	str	r3, [r7, #16]
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	2b0e      	cmp	r3, #14
 8005084:	d9f2      	bls.n	800506c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005086:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800508a:	2b00      	cmp	r3, #0
 800508c:	d11c      	bne.n	80050c8 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005094:	685b      	ldr	r3, [r3, #4]
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800509c:	f043 0302 	orr.w	r3, r3, #2
 80050a0:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050b2:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050be:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	639a      	str	r2, [r3, #56]	@ 0x38
 80050c6:	e00b      	b.n	80050e0 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050cc:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80050e6:	461a      	mov	r2, r3
 80050e8:	2300      	movs	r3, #0
 80050ea:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80050ec:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80050f0:	2b01      	cmp	r3, #1
 80050f2:	d10d      	bne.n	8005110 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80050f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d104      	bne.n	8005106 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80050fc:	2100      	movs	r1, #0
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f000 f968 	bl	80053d4 <USB_SetDevSpeed>
 8005104:	e008      	b.n	8005118 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005106:	2101      	movs	r1, #1
 8005108:	6878      	ldr	r0, [r7, #4]
 800510a:	f000 f963 	bl	80053d4 <USB_SetDevSpeed>
 800510e:	e003      	b.n	8005118 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005110:	2103      	movs	r1, #3
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f000 f95e 	bl	80053d4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005118:	2110      	movs	r1, #16
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f000 f8fa 	bl	8005314 <USB_FlushTxFifo>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d001      	beq.n	800512a <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8005126:	2301      	movs	r3, #1
 8005128:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 f924 	bl	8005378 <USB_FlushRxFifo>
 8005130:	4603      	mov	r3, r0
 8005132:	2b00      	cmp	r3, #0
 8005134:	d001      	beq.n	800513a <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005140:	461a      	mov	r2, r3
 8005142:	2300      	movs	r3, #0
 8005144:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800514c:	461a      	mov	r2, r3
 800514e:	2300      	movs	r3, #0
 8005150:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005158:	461a      	mov	r2, r3
 800515a:	2300      	movs	r3, #0
 800515c:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800515e:	2300      	movs	r3, #0
 8005160:	613b      	str	r3, [r7, #16]
 8005162:	e043      	b.n	80051ec <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	015a      	lsls	r2, r3, #5
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	4413      	add	r3, r2
 800516c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005176:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800517a:	d118      	bne.n	80051ae <USB_DevInit+0x162>
    {
      if (i == 0U)
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d10a      	bne.n	8005198 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005182:	693b      	ldr	r3, [r7, #16]
 8005184:	015a      	lsls	r2, r3, #5
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	4413      	add	r3, r2
 800518a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800518e:	461a      	mov	r2, r3
 8005190:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005194:	6013      	str	r3, [r2, #0]
 8005196:	e013      	b.n	80051c0 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005198:	693b      	ldr	r3, [r7, #16]
 800519a:	015a      	lsls	r2, r3, #5
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	4413      	add	r3, r2
 80051a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051a4:	461a      	mov	r2, r3
 80051a6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80051aa:	6013      	str	r3, [r2, #0]
 80051ac:	e008      	b.n	80051c0 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	015a      	lsls	r2, r3, #5
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	4413      	add	r3, r2
 80051b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051ba:	461a      	mov	r2, r3
 80051bc:	2300      	movs	r3, #0
 80051be:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	015a      	lsls	r2, r3, #5
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	4413      	add	r3, r2
 80051c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051cc:	461a      	mov	r2, r3
 80051ce:	2300      	movs	r3, #0
 80051d0:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	015a      	lsls	r2, r3, #5
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	4413      	add	r3, r2
 80051da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051de:	461a      	mov	r2, r3
 80051e0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80051e4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	3301      	adds	r3, #1
 80051ea:	613b      	str	r3, [r7, #16]
 80051ec:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80051f0:	461a      	mov	r2, r3
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	4293      	cmp	r3, r2
 80051f6:	d3b5      	bcc.n	8005164 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80051f8:	2300      	movs	r3, #0
 80051fa:	613b      	str	r3, [r7, #16]
 80051fc:	e043      	b.n	8005286 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	015a      	lsls	r2, r3, #5
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	4413      	add	r3, r2
 8005206:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005210:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005214:	d118      	bne.n	8005248 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d10a      	bne.n	8005232 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	015a      	lsls	r2, r3, #5
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	4413      	add	r3, r2
 8005224:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005228:	461a      	mov	r2, r3
 800522a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800522e:	6013      	str	r3, [r2, #0]
 8005230:	e013      	b.n	800525a <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	015a      	lsls	r2, r3, #5
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	4413      	add	r3, r2
 800523a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800523e:	461a      	mov	r2, r3
 8005240:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005244:	6013      	str	r3, [r2, #0]
 8005246:	e008      	b.n	800525a <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	015a      	lsls	r2, r3, #5
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	4413      	add	r3, r2
 8005250:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005254:	461a      	mov	r2, r3
 8005256:	2300      	movs	r3, #0
 8005258:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	015a      	lsls	r2, r3, #5
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	4413      	add	r3, r2
 8005262:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005266:	461a      	mov	r2, r3
 8005268:	2300      	movs	r3, #0
 800526a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	015a      	lsls	r2, r3, #5
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	4413      	add	r3, r2
 8005274:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005278:	461a      	mov	r2, r3
 800527a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800527e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	3301      	adds	r3, #1
 8005284:	613b      	str	r3, [r7, #16]
 8005286:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800528a:	461a      	mov	r2, r3
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	4293      	cmp	r3, r2
 8005290:	d3b5      	bcc.n	80051fe <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005298:	691b      	ldr	r3, [r3, #16]
 800529a:	68fa      	ldr	r2, [r7, #12]
 800529c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052a4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80052b2:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80052b4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d105      	bne.n	80052c8 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	699b      	ldr	r3, [r3, #24]
 80052c0:	f043 0210 	orr.w	r2, r3, #16
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	699a      	ldr	r2, [r3, #24]
 80052cc:	4b10      	ldr	r3, [pc, #64]	@ (8005310 <USB_DevInit+0x2c4>)
 80052ce:	4313      	orrs	r3, r2
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80052d4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d005      	beq.n	80052e8 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	f043 0208 	orr.w	r2, r3, #8
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80052e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d107      	bne.n	8005300 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	699b      	ldr	r3, [r3, #24]
 80052f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80052f8:	f043 0304 	orr.w	r3, r3, #4
 80052fc:	687a      	ldr	r2, [r7, #4]
 80052fe:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005300:	7dfb      	ldrb	r3, [r7, #23]
}
 8005302:	4618      	mov	r0, r3
 8005304:	3718      	adds	r7, #24
 8005306:	46bd      	mov	sp, r7
 8005308:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800530c:	b004      	add	sp, #16
 800530e:	4770      	bx	lr
 8005310:	803c3800 	.word	0x803c3800

08005314 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005314:	b480      	push	{r7}
 8005316:	b085      	sub	sp, #20
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800531e:	2300      	movs	r3, #0
 8005320:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	3301      	adds	r3, #1
 8005326:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800532e:	d901      	bls.n	8005334 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e01b      	b.n	800536c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	691b      	ldr	r3, [r3, #16]
 8005338:	2b00      	cmp	r3, #0
 800533a:	daf2      	bge.n	8005322 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800533c:	2300      	movs	r3, #0
 800533e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	019b      	lsls	r3, r3, #6
 8005344:	f043 0220 	orr.w	r2, r3, #32
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	3301      	adds	r3, #1
 8005350:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005358:	d901      	bls.n	800535e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e006      	b.n	800536c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	691b      	ldr	r3, [r3, #16]
 8005362:	f003 0320 	and.w	r3, r3, #32
 8005366:	2b20      	cmp	r3, #32
 8005368:	d0f0      	beq.n	800534c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800536a:	2300      	movs	r3, #0
}
 800536c:	4618      	mov	r0, r3
 800536e:	3714      	adds	r7, #20
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005378:	b480      	push	{r7}
 800537a:	b085      	sub	sp, #20
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005380:	2300      	movs	r3, #0
 8005382:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	3301      	adds	r3, #1
 8005388:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005390:	d901      	bls.n	8005396 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e018      	b.n	80053c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	691b      	ldr	r3, [r3, #16]
 800539a:	2b00      	cmp	r3, #0
 800539c:	daf2      	bge.n	8005384 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800539e:	2300      	movs	r3, #0
 80053a0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2210      	movs	r2, #16
 80053a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	3301      	adds	r3, #1
 80053ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053b4:	d901      	bls.n	80053ba <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e006      	b.n	80053c8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	f003 0310 	and.w	r3, r3, #16
 80053c2:	2b10      	cmp	r3, #16
 80053c4:	d0f0      	beq.n	80053a8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80053c6:	2300      	movs	r3, #0
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3714      	adds	r7, #20
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr

080053d4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b085      	sub	sp, #20
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	460b      	mov	r3, r1
 80053de:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	78fb      	ldrb	r3, [r7, #3]
 80053ee:	68f9      	ldr	r1, [r7, #12]
 80053f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80053f4:	4313      	orrs	r3, r2
 80053f6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80053f8:	2300      	movs	r3, #0
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3714      	adds	r7, #20
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr

08005406 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005406:	b480      	push	{r7}
 8005408:	b085      	sub	sp, #20
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005420:	f023 0303 	bic.w	r3, r3, #3
 8005424:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	68fa      	ldr	r2, [r7, #12]
 8005430:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005434:	f043 0302 	orr.w	r3, r3, #2
 8005438:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800543a:	2300      	movs	r3, #0
}
 800543c:	4618      	mov	r0, r3
 800543e:	3714      	adds	r7, #20
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005448:	b480      	push	{r7}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	695b      	ldr	r3, [r3, #20]
 8005454:	f003 0301 	and.w	r3, r3, #1
}
 8005458:	4618      	mov	r0, r3
 800545a:	370c      	adds	r7, #12
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005464:	b480      	push	{r7}
 8005466:	b085      	sub	sp, #20
 8005468:	af00      	add	r7, sp, #0
 800546a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800546c:	2300      	movs	r3, #0
 800546e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	3301      	adds	r3, #1
 8005474:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800547c:	d901      	bls.n	8005482 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e022      	b.n	80054c8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	2b00      	cmp	r3, #0
 8005488:	daf2      	bge.n	8005470 <USB_CoreReset+0xc>

  count = 10U;
 800548a:	230a      	movs	r3, #10
 800548c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800548e:	e002      	b.n	8005496 <USB_CoreReset+0x32>
  {
    count--;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	3b01      	subs	r3, #1
 8005494:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d1f9      	bne.n	8005490 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	691b      	ldr	r3, [r3, #16]
 80054a0:	f043 0201 	orr.w	r2, r3, #1
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	3301      	adds	r3, #1
 80054ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80054b4:	d901      	bls.n	80054ba <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e006      	b.n	80054c8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	f003 0301 	and.w	r3, r3, #1
 80054c2:	2b01      	cmp	r3, #1
 80054c4:	d0f0      	beq.n	80054a8 <USB_CoreReset+0x44>

  return HAL_OK;
 80054c6:	2300      	movs	r3, #0
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3714      	adds	r7, #20
 80054cc:	46bd      	mov	sp, r7
 80054ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d2:	4770      	bx	lr

080054d4 <tud_cdc_rx_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_cdc_rx_cb(uint8_t itf) {
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
 80054da:	4603      	mov	r3, r0
 80054dc:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 80054de:	bf00      	nop
 80054e0:	370c      	adds	r7, #12
 80054e2:	46bd      	mov	sp, r7
 80054e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e8:	4770      	bx	lr

080054ea <tud_cdc_rx_wanted_cb>:

TU_ATTR_WEAK void tud_cdc_rx_wanted_cb(uint8_t itf, char wanted_char) {
 80054ea:	b480      	push	{r7}
 80054ec:	b083      	sub	sp, #12
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	4603      	mov	r3, r0
 80054f2:	460a      	mov	r2, r1
 80054f4:	71fb      	strb	r3, [r7, #7]
 80054f6:	4613      	mov	r3, r2
 80054f8:	71bb      	strb	r3, [r7, #6]
  (void)itf;
  (void)wanted_char;
}
 80054fa:	bf00      	nop
 80054fc:	370c      	adds	r7, #12
 80054fe:	46bd      	mov	sp, r7
 8005500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005504:	4770      	bx	lr

08005506 <tud_cdc_tx_complete_cb>:

TU_ATTR_WEAK void tud_cdc_tx_complete_cb(uint8_t itf) {
 8005506:	b480      	push	{r7}
 8005508:	b083      	sub	sp, #12
 800550a:	af00      	add	r7, sp, #0
 800550c:	4603      	mov	r3, r0
 800550e:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 8005510:	bf00      	nop
 8005512:	370c      	adds	r7, #12
 8005514:	46bd      	mov	sp, r7
 8005516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551a:	4770      	bx	lr

0800551c <tud_cdc_notify_complete_cb>:

TU_ATTR_WEAK void tud_cdc_notify_complete_cb(uint8_t itf) {
 800551c:	b480      	push	{r7}
 800551e:	b083      	sub	sp, #12
 8005520:	af00      	add	r7, sp, #0
 8005522:	4603      	mov	r3, r0
 8005524:	71fb      	strb	r3, [r7, #7]
  (void)itf;
}
 8005526:	bf00      	nop
 8005528:	370c      	adds	r7, #12
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr

08005532 <tud_cdc_line_state_cb>:

TU_ATTR_WEAK void tud_cdc_line_state_cb(uint8_t itf, bool dtr, bool rts) {
 8005532:	b480      	push	{r7}
 8005534:	b083      	sub	sp, #12
 8005536:	af00      	add	r7, sp, #0
 8005538:	4603      	mov	r3, r0
 800553a:	71fb      	strb	r3, [r7, #7]
 800553c:	460b      	mov	r3, r1
 800553e:	71bb      	strb	r3, [r7, #6]
 8005540:	4613      	mov	r3, r2
 8005542:	717b      	strb	r3, [r7, #5]
  (void)itf;
  (void)dtr;
  (void)rts;
}
 8005544:	bf00      	nop
 8005546:	370c      	adds	r7, #12
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr

08005550 <tud_cdc_line_coding_cb>:

TU_ATTR_WEAK void tud_cdc_line_coding_cb(uint8_t itf, const cdc_line_coding_t *p_line_coding) {
 8005550:	b480      	push	{r7}
 8005552:	b083      	sub	sp, #12
 8005554:	af00      	add	r7, sp, #0
 8005556:	4603      	mov	r3, r0
 8005558:	6039      	str	r1, [r7, #0]
 800555a:	71fb      	strb	r3, [r7, #7]
  (void)itf;
  (void)p_line_coding;
}
 800555c:	bf00      	nop
 800555e:	370c      	adds	r7, #12
 8005560:	46bd      	mov	sp, r7
 8005562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005566:	4770      	bx	lr

08005568 <tud_cdc_send_break_cb>:

TU_ATTR_WEAK void tud_cdc_send_break_cb(uint8_t itf, uint16_t duration_ms) {
 8005568:	b480      	push	{r7}
 800556a:	b083      	sub	sp, #12
 800556c:	af00      	add	r7, sp, #0
 800556e:	4603      	mov	r3, r0
 8005570:	460a      	mov	r2, r1
 8005572:	71fb      	strb	r3, [r7, #7]
 8005574:	4613      	mov	r3, r2
 8005576:	80bb      	strh	r3, [r7, #4]
  (void)itf;
  (void)duration_ms;
}
 8005578:	bf00      	nop
 800557a:	370c      	adds	r7, #12
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->stream.tx);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->stream.rx);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 8005584:	b580      	push	{r7, lr}
 8005586:	b086      	sub	sp, #24
 8005588:	af00      	add	r7, sp, #0
 800558a:	4603      	mov	r3, r0
 800558c:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 800558e:	79fb      	ldrb	r3, [r7, #7]
 8005590:	2b00      	cmp	r3, #0
 8005592:	d001      	beq.n	8005598 <tud_cdc_n_connected+0x14>
 8005594:	2300      	movs	r3, #0
 8005596:	e034      	b.n	8005602 <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 8005598:	f003 fee6 	bl	8009368 <tud_mounted>
 800559c:	4603      	mov	r3, r0
 800559e:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 80055a0:	f003 fef4 	bl	800938c <tud_suspended>
 80055a4:	4603      	mov	r3, r0
 80055a6:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 80055a8:	7dfb      	ldrb	r3, [r7, #23]
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d007      	beq.n	80055be <tud_cdc_n_connected+0x3a>
 80055ae:	7dbb      	ldrb	r3, [r7, #22]
 80055b0:	f083 0301 	eor.w	r3, r3, #1
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d001      	beq.n	80055be <tud_cdc_n_connected+0x3a>
 80055ba:	2301      	movs	r3, #1
 80055bc:	e000      	b.n	80055c0 <tud_cdc_n_connected+0x3c>
 80055be:	2300      	movs	r3, #0
 80055c0:	f003 0301 	and.w	r3, r3, #1
 80055c4:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 80055c6:	f083 0301 	eor.w	r3, r3, #1
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d001      	beq.n	80055d4 <tud_cdc_n_connected+0x50>
 80055d0:	2300      	movs	r3, #0
 80055d2:	e016      	b.n	8005602 <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 80055d4:	79fb      	ldrb	r3, [r7, #7]
 80055d6:	4a0d      	ldr	r2, [pc, #52]	@ (800560c <tud_cdc_n_connected+0x88>)
 80055d8:	21b4      	movs	r1, #180	@ 0xb4
 80055da:	fb01 f303 	mul.w	r3, r1, r3
 80055de:	4413      	add	r3, r2
 80055e0:	3303      	adds	r3, #3
 80055e2:	781b      	ldrb	r3, [r3, #0]
 80055e4:	613b      	str	r3, [r7, #16]
 80055e6:	2300      	movs	r3, #0
 80055e8:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80055ea:	7bfb      	ldrb	r3, [r7, #15]
 80055ec:	693a      	ldr	r2, [r7, #16]
 80055ee:	fa22 f303 	lsr.w	r3, r2, r3
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	bf14      	ite	ne
 80055fa:	2301      	movne	r3, #1
 80055fc:	2300      	moveq	r3, #0
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	bf00      	nop
}
 8005602:	4618      	mov	r0, r3
 8005604:	3718      	adds	r7, #24
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	200107e0 	.word	0x200107e0

08005610 <tud_cdc_n_available>:
}

//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf) {
 8005610:	b480      	push	{r7}
 8005612:	b089      	sub	sp, #36	@ 0x24
 8005614:	af00      	add	r7, sp, #0
 8005616:	4603      	mov	r3, r0
 8005618:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800561a:	79fb      	ldrb	r3, [r7, #7]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d001      	beq.n	8005624 <tud_cdc_n_available+0x14>
 8005620:	2300      	movs	r3, #0
 8005622:	e034      	b.n	800568e <tud_cdc_n_available+0x7e>
  return tu_edpt_stream_read_available(&_cdcd_itf[itf].stream.rx);
 8005624:	79fb      	ldrb	r3, [r7, #7]
 8005626:	22b4      	movs	r2, #180	@ 0xb4
 8005628:	fb02 f303 	mul.w	r3, r2, r3
 800562c:	3318      	adds	r3, #24
 800562e:	4a1b      	ldr	r2, [pc, #108]	@ (800569c <tud_cdc_n_available+0x8c>)
 8005630:	4413      	add	r3, r2
 8005632:	3308      	adds	r3, #8
 8005634:	61fb      	str	r3, [r7, #28]
  }
}

// Get the number of bytes available for reading
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_edpt_stream_read_available(const tu_edpt_stream_t *s) {
  return (uint32_t) tu_fifo_count(&s->ff);
 8005636:	69fb      	ldr	r3, [r7, #28]
 8005638:	3308      	adds	r3, #8
 800563a:	61bb      	str	r3, [r7, #24]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800563c:	69bb      	ldr	r3, [r7, #24]
 800563e:	8899      	ldrh	r1, [r3, #4]
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	891b      	ldrh	r3, [r3, #8]
 8005644:	b29a      	uxth	r2, r3
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	895b      	ldrh	r3, [r3, #10]
 800564a:	b29b      	uxth	r3, r3
 800564c:	82f9      	strh	r1, [r7, #22]
 800564e:	82ba      	strh	r2, [r7, #20]
 8005650:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= rd_idx) {
 8005652:	8aba      	ldrh	r2, [r7, #20]
 8005654:	8a7b      	ldrh	r3, [r7, #18]
 8005656:	429a      	cmp	r2, r3
 8005658:	d304      	bcc.n	8005664 <tud_cdc_n_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 800565a:	8aba      	ldrh	r2, [r7, #20]
 800565c:	8a7b      	ldrh	r3, [r7, #18]
 800565e:	1ad3      	subs	r3, r2, r3
 8005660:	b29b      	uxth	r3, r3
 8005662:	e008      	b.n	8005676 <tud_cdc_n_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8005664:	8afb      	ldrh	r3, [r7, #22]
 8005666:	005b      	lsls	r3, r3, #1
 8005668:	b29a      	uxth	r2, r3
 800566a:	8ab9      	ldrh	r1, [r7, #20]
 800566c:	8a7b      	ldrh	r3, [r7, #18]
 800566e:	1acb      	subs	r3, r1, r3
 8005670:	b29b      	uxth	r3, r3
 8005672:	4413      	add	r3, r2
 8005674:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8005676:	69ba      	ldr	r2, [r7, #24]
 8005678:	8892      	ldrh	r2, [r2, #4]
 800567a:	823b      	strh	r3, [r7, #16]
 800567c:	4613      	mov	r3, r2
 800567e:	81fb      	strh	r3, [r7, #14]

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8005680:	8a3a      	ldrh	r2, [r7, #16]
 8005682:	89fb      	ldrh	r3, [r7, #14]
 8005684:	4293      	cmp	r3, r2
 8005686:	bf28      	it	cs
 8005688:	4613      	movcs	r3, r2
 800568a:	b29b      	uxth	r3, r3
 800568c:	bf00      	nop
}
 800568e:	4618      	mov	r0, r3
 8005690:	3724      	adds	r7, #36	@ 0x24
 8005692:	46bd      	mov	sp, r7
 8005694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	200107e0 	.word	0x200107e0

080056a0 <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize) {
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b086      	sub	sp, #24
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	4603      	mov	r3, r0
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
 80056ac:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 80056ae:	7bfb      	ldrb	r3, [r7, #15]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d001      	beq.n	80056b8 <tud_cdc_n_read+0x18>
 80056b4:	2300      	movs	r3, #0
 80056b6:	e010      	b.n	80056da <tud_cdc_n_read+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 80056b8:	7bfb      	ldrb	r3, [r7, #15]
 80056ba:	22b4      	movs	r2, #180	@ 0xb4
 80056bc:	fb02 f303 	mul.w	r3, r2, r3
 80056c0:	4a08      	ldr	r2, [pc, #32]	@ (80056e4 <tud_cdc_n_read+0x44>)
 80056c2:	4413      	add	r3, r2
 80056c4:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_cdc->rhport, &p_cdc->stream.rx, buffer, bufsize);
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	7818      	ldrb	r0, [r3, #0]
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	f103 0120 	add.w	r1, r3, #32
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	68ba      	ldr	r2, [r7, #8]
 80056d4:	f008 fe08 	bl	800e2e8 <tu_edpt_stream_read>
 80056d8:	4603      	mov	r3, r0
}
 80056da:	4618      	mov	r0, r3
 80056dc:	3718      	adds	r7, #24
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	200107e0 	.word	0x200107e0

080056e8 <tud_cdc_n_write>:
}

//--------------------------------------------------------------------+
// WRITE API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_write(uint8_t itf, const void* buffer, uint32_t bufsize) {
 80056e8:	b580      	push	{r7, lr}
 80056ea:	b086      	sub	sp, #24
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	4603      	mov	r3, r0
 80056f0:	60b9      	str	r1, [r7, #8]
 80056f2:	607a      	str	r2, [r7, #4]
 80056f4:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 80056f6:	7bfb      	ldrb	r3, [r7, #15]
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d001      	beq.n	8005700 <tud_cdc_n_write+0x18>
 80056fc:	2300      	movs	r3, #0
 80056fe:	e010      	b.n	8005722 <tud_cdc_n_write+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8005700:	7bfb      	ldrb	r3, [r7, #15]
 8005702:	22b4      	movs	r2, #180	@ 0xb4
 8005704:	fb02 f303 	mul.w	r3, r2, r3
 8005708:	4a08      	ldr	r2, [pc, #32]	@ (800572c <tud_cdc_n_write+0x44>)
 800570a:	4413      	add	r3, r2
 800570c:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_cdc->rhport, &p_cdc->stream.tx, buffer, bufsize);
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	7818      	ldrb	r0, [r3, #0]
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	f103 010c 	add.w	r1, r3, #12
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	68ba      	ldr	r2, [r7, #8]
 800571c:	f008 faf0 	bl	800dd00 <tu_edpt_stream_write>
 8005720:	4603      	mov	r3, r0
}
 8005722:	4618      	mov	r0, r3
 8005724:	3718      	adds	r7, #24
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}
 800572a:	bf00      	nop
 800572c:	200107e0 	.word	0x200107e0

08005730 <tud_cdc_n_write_flush>:

uint32_t tud_cdc_n_write_flush(uint8_t itf) {
 8005730:	b580      	push	{r7, lr}
 8005732:	b084      	sub	sp, #16
 8005734:	af00      	add	r7, sp, #0
 8005736:	4603      	mov	r3, r0
 8005738:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800573a:	79fb      	ldrb	r3, [r7, #7]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d001      	beq.n	8005744 <tud_cdc_n_write_flush+0x14>
 8005740:	2300      	movs	r3, #0
 8005742:	e00f      	b.n	8005764 <tud_cdc_n_write_flush+0x34>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8005744:	79fb      	ldrb	r3, [r7, #7]
 8005746:	22b4      	movs	r2, #180	@ 0xb4
 8005748:	fb02 f303 	mul.w	r3, r2, r3
 800574c:	4a07      	ldr	r2, [pc, #28]	@ (800576c <tud_cdc_n_write_flush+0x3c>)
 800574e:	4413      	add	r3, r2
 8005750:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_cdc->rhport, &p_cdc->stream.tx);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	781a      	ldrb	r2, [r3, #0]
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	330c      	adds	r3, #12
 800575a:	4619      	mov	r1, r3
 800575c:	4610      	mov	r0, r2
 800575e:	f008 f9ff 	bl	800db60 <tu_edpt_stream_write_xfer>
 8005762:	4603      	mov	r3, r0
}
 8005764:	4618      	mov	r0, r3
 8005766:	3710      	adds	r7, #16
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}
 800576c:	200107e0 	.word	0x200107e0

08005770 <cdcd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void cdcd_init(void) {
 8005770:	b580      	push	{r7, lr}
 8005772:	b088      	sub	sp, #32
 8005774:	af04      	add	r7, sp, #16
  tu_memclr(_cdcd_itf, sizeof(_cdcd_itf));
 8005776:	22b4      	movs	r2, #180	@ 0xb4
 8005778:	2100      	movs	r1, #0
 800577a:	4829      	ldr	r0, [pc, #164]	@ (8005820 <cdcd_init+0xb0>)
 800577c:	f008 fe24 	bl	800e3c8 <memset>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8005780:	2300      	movs	r3, #0
 8005782:	73fb      	strb	r3, [r7, #15]
 8005784:	e044      	b.n	8005810 <cdcd_init+0xa0>
    cdcd_interface_t *p_cdc   = &_cdcd_itf[i];
 8005786:	7bfb      	ldrb	r3, [r7, #15]
 8005788:	22b4      	movs	r2, #180	@ 0xb4
 800578a:	fb02 f303 	mul.w	r3, r2, r3
 800578e:	4a24      	ldr	r2, [pc, #144]	@ (8005820 <cdcd_init+0xb0>)
 8005790:	4413      	add	r3, r2
 8005792:	60bb      	str	r3, [r7, #8]
    p_cdc->wanted_char = (char) -1;
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	22ff      	movs	r2, #255	@ 0xff
 8005798:	72da      	strb	r2, [r3, #11]

    // default line coding is : stop bit = 1, parity = none, data bits = 8
    p_cdc->line_coding.bit_rate = 115200;
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80057a0:	605a      	str	r2, [r3, #4]
    p_cdc->line_coding.stop_bits = 0;
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	2200      	movs	r2, #0
 80057a6:	721a      	strb	r2, [r3, #8]
    p_cdc->line_coding.parity = 0;
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	2200      	movs	r2, #0
 80057ac:	725a      	strb	r2, [r3, #9]
    p_cdc->line_coding.data_bits = 8;
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	2208      	movs	r2, #8
 80057b2:	729a      	strb	r2, [r3, #10]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    uint8_t *epout_buf = NULL;
 80057b4:	2300      	movs	r3, #0
 80057b6:	607b      	str	r3, [r7, #4]
    uint8_t *epin_buf  = NULL;
 80057b8:	2300      	movs	r3, #0
 80057ba:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *epout_buf = _cdcd_epbuf[i].epout;
    uint8_t *epin_buf  = _cdcd_epbuf[i].epin;
  #endif

    tu_edpt_stream_init(&p_cdc->stream.rx, false, false, false, p_cdc->stream.rx_ff_buf, CFG_TUD_CDC_RX_BUFSIZE,
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	f103 0020 	add.w	r0, r3, #32
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	3374      	adds	r3, #116	@ 0x74
 80057c6:	2240      	movs	r2, #64	@ 0x40
 80057c8:	9203      	str	r2, [sp, #12]
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	9202      	str	r2, [sp, #8]
 80057ce:	2240      	movs	r2, #64	@ 0x40
 80057d0:	9201      	str	r2, [sp, #4]
 80057d2:	9300      	str	r3, [sp, #0]
 80057d4:	2300      	movs	r3, #0
 80057d6:	2200      	movs	r2, #0
 80057d8:	2100      	movs	r1, #0
 80057da:	f008 f8f4 	bl	800d9c6 <tu_edpt_stream_init>
                        epout_buf, CFG_TUD_CDC_EP_BUFSIZE);

    // TX fifo can be configured to change to overwritable if not connected (DTR bit not set). Without DTR we do not
    // know if data is actually polled by terminal. This way the most current data is prioritized.
    // Default: is overwritable
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	f103 000c 	add.w	r0, r3, #12
 80057e4:	4b0f      	ldr	r3, [pc, #60]	@ (8005824 <cdcd_init+0xb4>)
 80057e6:	781b      	ldrb	r3, [r3, #0]
 80057e8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80057ec:	b2d9      	uxtb	r1, r3
                        p_cdc->stream.tx_ff_buf, CFG_TUD_CDC_TX_BUFSIZE, epin_buf, CFG_TUD_CDC_EP_BUFSIZE);
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	3334      	adds	r3, #52	@ 0x34
    tu_edpt_stream_init(&p_cdc->stream.tx, false, true, _cdcd_cfg.tx_overwritabe_if_not_connected,
 80057f2:	2240      	movs	r2, #64	@ 0x40
 80057f4:	9203      	str	r2, [sp, #12]
 80057f6:	683a      	ldr	r2, [r7, #0]
 80057f8:	9202      	str	r2, [sp, #8]
 80057fa:	2240      	movs	r2, #64	@ 0x40
 80057fc:	9201      	str	r2, [sp, #4]
 80057fe:	9300      	str	r3, [sp, #0]
 8005800:	460b      	mov	r3, r1
 8005802:	2201      	movs	r2, #1
 8005804:	2100      	movs	r1, #0
 8005806:	f008 f8de 	bl	800d9c6 <tu_edpt_stream_init>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800580a:	7bfb      	ldrb	r3, [r7, #15]
 800580c:	3301      	adds	r3, #1
 800580e:	73fb      	strb	r3, [r7, #15]
 8005810:	7bfb      	ldrb	r3, [r7, #15]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d0b7      	beq.n	8005786 <cdcd_init+0x16>
  }
}
 8005816:	bf00      	nop
 8005818:	bf00      	nop
 800581a:	3710      	adds	r7, #16
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	200107e0 	.word	0x200107e0
 8005824:	20000014 	.word	0x20000014

08005828 <cdcd_deinit>:

bool cdcd_deinit(void) {
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800582e:	2300      	movs	r3, #0
 8005830:	71fb      	strb	r3, [r7, #7]
 8005832:	e013      	b.n	800585c <cdcd_deinit+0x34>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8005834:	79fb      	ldrb	r3, [r7, #7]
 8005836:	22b4      	movs	r2, #180	@ 0xb4
 8005838:	fb02 f303 	mul.w	r3, r2, r3
 800583c:	4a0b      	ldr	r2, [pc, #44]	@ (800586c <cdcd_deinit+0x44>)
 800583e:	4413      	add	r3, r2
 8005840:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_cdc->stream.rx);
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	3320      	adds	r3, #32
 8005846:	4618      	mov	r0, r3
 8005848:	f008 f8e5 	bl	800da16 <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_cdc->stream.tx);
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	330c      	adds	r3, #12
 8005850:	4618      	mov	r0, r3
 8005852:	f008 f8e0 	bl	800da16 <tu_edpt_stream_deinit>
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 8005856:	79fb      	ldrb	r3, [r7, #7]
 8005858:	3301      	adds	r3, #1
 800585a:	71fb      	strb	r3, [r7, #7]
 800585c:	79fb      	ldrb	r3, [r7, #7]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d0e8      	beq.n	8005834 <cdcd_deinit+0xc>
  }
  return true;
 8005862:	2301      	movs	r3, #1
}
 8005864:	4618      	mov	r0, r3
 8005866:	3708      	adds	r7, #8
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}
 800586c:	200107e0 	.word	0x200107e0

08005870 <cdcd_reset>:

void cdcd_reset(uint8_t rhport) {
 8005870:	b580      	push	{r7, lr}
 8005872:	b086      	sub	sp, #24
 8005874:	af00      	add	r7, sp, #0
 8005876:	4603      	mov	r3, r0
 8005878:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 800587a:	2300      	movs	r3, #0
 800587c:	75fb      	strb	r3, [r7, #23]
 800587e:	e028      	b.n	80058d2 <cdcd_reset+0x62>
    cdcd_interface_t* p_cdc = &_cdcd_itf[i];
 8005880:	7dfb      	ldrb	r3, [r7, #23]
 8005882:	22b4      	movs	r2, #180	@ 0xb4
 8005884:	fb02 f303 	mul.w	r3, r2, r3
 8005888:	4a16      	ldr	r2, [pc, #88]	@ (80058e4 <cdcd_reset+0x74>)
 800588a:	4413      	add	r3, r2
 800588c:	613b      	str	r3, [r7, #16]
    tu_memclr(p_cdc, ITF_MEM_RESET_SIZE);
 800588e:	2204      	movs	r2, #4
 8005890:	2100      	movs	r1, #0
 8005892:	6938      	ldr	r0, [r7, #16]
 8005894:	f008 fd98 	bl	800e3c8 <memset>

    tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, _cdcd_cfg.tx_overwritabe_if_not_connected); // back to default
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	f103 0214 	add.w	r2, r3, #20
 800589e:	4b12      	ldr	r3, [pc, #72]	@ (80058e8 <cdcd_reset+0x78>)
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	4619      	mov	r1, r3
 80058aa:	4610      	mov	r0, r2
 80058ac:	f002 feba 	bl	8008624 <tu_fifo_set_overwritable>
    tu_edpt_stream_close(&p_cdc->stream.rx);
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	3320      	adds	r3, #32
 80058b4:	60bb      	str	r3, [r7, #8]
  s->ep_addr = 0;
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	2200      	movs	r2, #0
 80058ba:	705a      	strb	r2, [r3, #1]
}
 80058bc:	bf00      	nop
    tu_edpt_stream_close(&p_cdc->stream.tx);
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	330c      	adds	r3, #12
 80058c2:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2200      	movs	r2, #0
 80058c8:	705a      	strb	r2, [r3, #1]
}
 80058ca:	bf00      	nop
  for (uint8_t i = 0; i < CFG_TUD_CDC; i++) {
 80058cc:	7dfb      	ldrb	r3, [r7, #23]
 80058ce:	3301      	adds	r3, #1
 80058d0:	75fb      	strb	r3, [r7, #23]
 80058d2:	7dfb      	ldrb	r3, [r7, #23]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d0d3      	beq.n	8005880 <cdcd_reset+0x10>
  }
}
 80058d8:	bf00      	nop
 80058da:	bf00      	nop
 80058dc:	3718      	adds	r7, #24
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	200107e0 	.word	0x200107e0
 80058e8:	20000014 	.word	0x20000014

080058ec <cdcd_open>:

uint16_t cdcd_open(uint8_t rhport, const tusb_desc_interface_t* itf_desc, uint16_t max_len) {
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b0b0      	sub	sp, #192	@ 0xc0
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	4603      	mov	r3, r0
 80058f4:	6039      	str	r1, [r7, #0]
 80058f6:	71fb      	strb	r3, [r7, #7]
 80058f8:	4613      	mov	r3, r2
 80058fa:	80bb      	strh	r3, [r7, #4]
  // Only support ACM subclass
  TU_VERIFY(TUSB_CLASS_CDC == itf_desc->bInterfaceClass &&
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	795b      	ldrb	r3, [r3, #5]
 8005900:	2b02      	cmp	r3, #2
 8005902:	d103      	bne.n	800590c <cdcd_open+0x20>
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	799b      	ldrb	r3, [r3, #6]
 8005908:	2b02      	cmp	r3, #2
 800590a:	d001      	beq.n	8005910 <cdcd_open+0x24>
 800590c:	2300      	movs	r3, #0
 800590e:	e207      	b.n	8005d20 <cdcd_open+0x434>
 8005910:	2300      	movs	r3, #0
 8005912:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8005916:	2300      	movs	r3, #0
 8005918:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 800591c:	e02a      	b.n	8005974 <cdcd_open+0x88>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 800591e:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8005922:	22b4      	movs	r2, #180	@ 0xb4
 8005924:	fb02 f303 	mul.w	r3, r2, r3
 8005928:	4aa3      	ldr	r2, [pc, #652]	@ (8005bb8 <cdcd_open+0x2cc>)
 800592a:	4413      	add	r3, r2
 800592c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8005930:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005934:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005938:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800593c:	429a      	cmp	r2, r3
 800593e:	d011      	beq.n	8005964 <cdcd_open+0x78>
 8005940:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005944:	7b5b      	ldrb	r3, [r3, #13]
 8005946:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800594a:	429a      	cmp	r2, r3
 800594c:	d00a      	beq.n	8005964 <cdcd_open+0x78>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 800594e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005952:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8005954:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8005958:	429a      	cmp	r2, r3
 800595a:	d106      	bne.n	800596a <cdcd_open+0x7e>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 800595c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8005960:	2b00      	cmp	r3, #0
 8005962:	d002      	beq.n	800596a <cdcd_open+0x7e>
      return idx;
 8005964:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8005968:	e009      	b.n	800597e <cdcd_open+0x92>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 800596a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800596e:	3301      	adds	r3, #1
 8005970:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 8005974:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8005978:	2b00      	cmp	r3, #0
 800597a:	d0d0      	beq.n	800591e <cdcd_open+0x32>
  return TUSB_INDEX_INVALID_8;
 800597c:	23ff      	movs	r3, #255	@ 0xff
              CDC_COMM_SUBCLASS_ABSTRACT_CONTROL_MODEL == itf_desc->bInterfaceSubClass,
            0);

  const uint8_t cdc_id = find_cdc_itf(0); // Find available interface
 800597e:	f887 30ba 	strb.w	r3, [r7, #186]	@ 0xba
  TU_ASSERT(cdc_id < CFG_TUD_CDC, 0);
 8005982:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 8005986:	2b00      	cmp	r3, #0
 8005988:	d00c      	beq.n	80059a4 <cdcd_open+0xb8>
 800598a:	4b8c      	ldr	r3, [pc, #560]	@ (8005bbc <cdcd_open+0x2d0>)
 800598c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005990:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 0301 	and.w	r3, r3, #1
 800599a:	2b00      	cmp	r3, #0
 800599c:	d000      	beq.n	80059a0 <cdcd_open+0xb4>
 800599e:	be00      	bkpt	0x0000
 80059a0:	2300      	movs	r3, #0
 80059a2:	e1bd      	b.n	8005d20 <cdcd_open+0x434>
  cdcd_interface_t *p_cdc = &_cdcd_itf[cdc_id];
 80059a4:	f897 30ba 	ldrb.w	r3, [r7, #186]	@ 0xba
 80059a8:	22b4      	movs	r2, #180	@ 0xb4
 80059aa:	fb02 f303 	mul.w	r3, r2, r3
 80059ae:	4a82      	ldr	r2, [pc, #520]	@ (8005bb8 <cdcd_open+0x2cc>)
 80059b0:	4413      	add	r3, r2
 80059b2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

  //------------- Control Interface -------------//
  p_cdc->rhport = rhport;
 80059b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80059ba:	79fa      	ldrb	r2, [r7, #7]
 80059bc:	701a      	strb	r2, [r3, #0]
  p_cdc->itf_num = itf_desc->bInterfaceNumber;
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	789a      	ldrb	r2, [r3, #2]
 80059c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80059c6:	705a      	strb	r2, [r3, #1]

  const uint8_t *p_desc   = (const uint8_t *)itf_desc;
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  const uint8_t *desc_end = p_desc + max_len;
 80059ce:	88bb      	ldrh	r3, [r7, #4]
 80059d0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80059d4:	4413      	add	r3, r2
 80059d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	67fb      	str	r3, [r7, #124]	@ 0x7c
// Descriptor helper
//--------------------------------------------------------------------+

// return next descriptor
TU_ATTR_ALWAYS_INLINE static inline uint8_t const * tu_desc_next(void const* desc) {
  uint8_t const* desc8 = (uint8_t const*) desc;
 80059de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80059e0:	67bb      	str	r3, [r7, #120]	@ 0x78
  return desc8 + desc8[DESC_OFFSET_LEN];
 80059e2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80059e4:	781b      	ldrb	r3, [r3, #0]
 80059e6:	461a      	mov	r2, r3
 80059e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80059ea:	4413      	add	r3, r2

  // Skip all class-specific descriptor
  p_desc = tu_desc_next(itf_desc);
 80059ec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 80059f0:	e00b      	b.n	8005a0a <cdcd_open+0x11e>
 80059f2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80059f6:	677b      	str	r3, [r7, #116]	@ 0x74
  uint8_t const* desc8 = (uint8_t const*) desc;
 80059f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80059fa:	673b      	str	r3, [r7, #112]	@ 0x70
  return desc8 + desc8[DESC_OFFSET_LEN];
 80059fc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80059fe:	781b      	ldrb	r3, [r3, #0]
 8005a00:	461a      	mov	r2, r3
 8005a02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005a04:	4413      	add	r3, r2
    p_desc = tu_desc_next(p_desc);
 8005a06:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005a0a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005a0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005a10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005a14:	66bb      	str	r3, [r7, #104]	@ 0x68
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_subtype(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_SUBTYPE];
}

TU_ATTR_ALWAYS_INLINE static inline bool tu_desc_in_bounds(const uint8_t *p_desc, const uint8_t *desc_end) {
  if (p_desc >= desc_end) {
 8005a16:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005a18:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a1a:	429a      	cmp	r2, r3
 8005a1c:	d301      	bcc.n	8005a22 <cdcd_open+0x136>
    return false;
 8005a1e:	2300      	movs	r3, #0
 8005a20:	e00e      	b.n	8005a40 <cdcd_open+0x154>
 8005a22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005a24:	667b      	str	r3, [r7, #100]	@ 0x64
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005a26:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005a28:	663b      	str	r3, [r7, #96]	@ 0x60
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005a2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a2c:	781b      	ldrb	r3, [r3, #0]
 8005a2e:	461a      	mov	r2, r3
 8005a30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005a32:	4413      	add	r3, r2
  }
  return tu_desc_next(p_desc) <= desc_end;
 8005a34:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8005a36:	429a      	cmp	r2, r3
 8005a38:	bf2c      	ite	cs
 8005a3a:	2301      	movcs	r3, #1
 8005a3c:	2300      	movcc	r3, #0
 8005a3e:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end) && TUSB_DESC_CS_INTERFACE == tu_desc_type(p_desc)) {
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d007      	beq.n	8005a54 <cdcd_open+0x168>
 8005a44:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005a48:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8005a4a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a4c:	3301      	adds	r3, #1
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	2b24      	cmp	r3, #36	@ 0x24
 8005a52:	d0ce      	beq.n	80059f2 <cdcd_open+0x106>
 8005a54:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005a58:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a5a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005a5c:	3301      	adds	r3, #1
 8005a5e:	781b      	ldrb	r3, [r3, #0]
  }

  // notification endpoint (optional)
  if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 8005a60:	2b05      	cmp	r3, #5
 8005a62:	d12e      	bne.n	8005ac2 <cdcd_open+0x1d6>
    const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 8005a64:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005a68:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8005a6c:	79fb      	ldrb	r3, [r7, #7]
 8005a6e:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8005a72:	4618      	mov	r0, r3
 8005a74:	f005 f86a 	bl	800ab4c <usbd_edpt_open>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	f083 0301 	eor.w	r3, r3, #1
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d00c      	beq.n	8005a9e <cdcd_open+0x1b2>
 8005a84:	4b4d      	ldr	r3, [pc, #308]	@ (8005bbc <cdcd_open+0x2d0>)
 8005a86:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005a8a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f003 0301 	and.w	r3, r3, #1
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d000      	beq.n	8005a9a <cdcd_open+0x1ae>
 8005a98:	be00      	bkpt	0x0000
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	e140      	b.n	8005d20 <cdcd_open+0x434>
    p_cdc->ep_notify = desc_ep->bEndpointAddress;
 8005a9e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005aa2:	789a      	ldrb	r2, [r3, #2]
 8005aa4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005aa8:	709a      	strb	r2, [r3, #2]
 8005aaa:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005aae:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005ab0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ab2:	653b      	str	r3, [r7, #80]	@ 0x50
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005ab4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ab6:	781b      	ldrb	r3, [r3, #0]
 8005ab8:	461a      	mov	r2, r3
 8005aba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005abc:	4413      	add	r3, r2

    p_desc = tu_desc_next(p_desc);
 8005abe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005ac2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005ac6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8005ac8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005aca:	3301      	adds	r3, #1
 8005acc:	781b      	ldrb	r3, [r3, #0]
  }

  //------------- Data Interface (optional) -------------//
  if (TUSB_DESC_INTERFACE == tu_desc_type(p_desc)) {
 8005ace:	2b04      	cmp	r3, #4
 8005ad0:	f040 8121 	bne.w	8005d16 <cdcd_open+0x42a>
    const tusb_desc_interface_t *data_itf_desc = (const tusb_desc_interface_t *)p_desc;
 8005ad4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005ad8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (TUSB_CLASS_CDC_DATA == data_itf_desc->bInterfaceClass) {
 8005adc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005ae0:	795b      	ldrb	r3, [r3, #5]
 8005ae2:	2b0a      	cmp	r3, #10
 8005ae4:	f040 8117 	bne.w	8005d16 <cdcd_open+0x42a>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8005ae8:	2300      	movs	r3, #0
 8005aea:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8005aee:	e0fc      	b.n	8005cea <cdcd_open+0x3fe>
 8005af0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005af4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005af6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005afa:	647b      	str	r3, [r7, #68]	@ 0x44
  if (p_desc >= desc_end) {
 8005afc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005afe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005b00:	429a      	cmp	r2, r3
 8005b02:	d301      	bcc.n	8005b08 <cdcd_open+0x21c>
    return false;
 8005b04:	2300      	movs	r3, #0
 8005b06:	e00e      	b.n	8005b26 <cdcd_open+0x23a>
 8005b08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005b0a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005b0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005b10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b12:	781b      	ldrb	r3, [r3, #0]
 8005b14:	461a      	mov	r2, r3
 8005b16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b18:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 8005b1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	bf2c      	ite	cs
 8005b20:	2301      	movcs	r3, #1
 8005b22:	2300      	movcc	r3, #0
 8005b24:	b2db      	uxtb	r3, r3
        if (!tu_desc_in_bounds(p_desc, desc_end)) {
 8005b26:	f083 0301 	eor.w	r3, r3, #1
 8005b2a:	b2db      	uxtb	r3, r3
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	f040 80e5 	bne.w	8005cfc <cdcd_open+0x410>
 8005b32:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005b36:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005b38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b3a:	637b      	str	r3, [r7, #52]	@ 0x34
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005b3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b3e:	781b      	ldrb	r3, [r3, #0]
 8005b40:	461a      	mov	r2, r3
 8005b42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b44:	4413      	add	r3, r2
          break;
        }
        p_desc = tu_desc_next(p_desc);
 8005b46:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

        const tusb_desc_endpoint_t *desc_ep = (const tusb_desc_endpoint_t *)p_desc;
 8005b4a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005b4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && TUSB_XFER_BULK == desc_ep->bmAttributes.xfer, 0);
 8005b52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005b56:	785b      	ldrb	r3, [r3, #1]
 8005b58:	2b05      	cmp	r3, #5
 8005b5a:	d107      	bne.n	8005b6c <cdcd_open+0x280>
 8005b5c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005b60:	78db      	ldrb	r3, [r3, #3]
 8005b62:	f003 0303 	and.w	r3, r3, #3
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	2b02      	cmp	r3, #2
 8005b6a:	d00c      	beq.n	8005b86 <cdcd_open+0x29a>
 8005b6c:	4b13      	ldr	r3, [pc, #76]	@ (8005bbc <cdcd_open+0x2d0>)
 8005b6e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005b72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 0301 	and.w	r3, r3, #1
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d000      	beq.n	8005b82 <cdcd_open+0x296>
 8005b80:	be00      	bkpt	0x0000
 8005b82:	2300      	movs	r3, #0
 8005b84:	e0cc      	b.n	8005d20 <cdcd_open+0x434>

        TU_ASSERT(usbd_edpt_open(rhport, desc_ep), 0);
 8005b86:	79fb      	ldrb	r3, [r7, #7]
 8005b88:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f004 ffdd 	bl	800ab4c <usbd_edpt_open>
 8005b92:	4603      	mov	r3, r0
 8005b94:	f083 0301 	eor.w	r3, r3, #1
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d010      	beq.n	8005bc0 <cdcd_open+0x2d4>
 8005b9e:	4b07      	ldr	r3, [pc, #28]	@ (8005bbc <cdcd_open+0x2d0>)
 8005ba0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005ba4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f003 0301 	and.w	r3, r3, #1
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d000      	beq.n	8005bb4 <cdcd_open+0x2c8>
 8005bb2:	be00      	bkpt	0x0000
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	e0b3      	b.n	8005d20 <cdcd_open+0x434>
 8005bb8:	200107e0 	.word	0x200107e0
 8005bbc:	e000edf0 	.word	0xe000edf0
        if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 8005bc0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005bc4:	789b      	ldrb	r3, [r3, #2]
 8005bc6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
// Endpoint helper
//--------------------------------------------------------------------+

// Get direction from Endpoint address
TU_ATTR_ALWAYS_INLINE static inline tusb_dir_t tu_edpt_dir(uint8_t addr) {
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8005bca:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005bce:	09db      	lsrs	r3, r3, #7
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	2b01      	cmp	r3, #1
 8005bd4:	d139      	bne.n	8005c4a <cdcd_open+0x35e>
          tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8005bd6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005bda:	330c      	adds	r3, #12
 8005bdc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005be0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005be6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005bea:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 8005bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bee:	789a      	ldrb	r2, [r3, #2]
 8005bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bf2:	705a      	strb	r2, [r3, #1]
 8005bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf6:	627b      	str	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 8005bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bfa:	889b      	ldrh	r3, [r3, #4]
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005c02:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8005c04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c08:	bf0c      	ite	eq
 8005c0a:	2301      	moveq	r3, #1
 8005c0c:	2300      	movne	r3, #0
 8005c0e:	b2d9      	uxtb	r1, r3
 8005c10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c12:	7813      	ldrb	r3, [r2, #0]
 8005c14:	f361 0341 	bfi	r3, r1, #1, #1
 8005c18:	7013      	strb	r3, [r2, #0]
}
 8005c1a:	bf00      	nop

          tu_edpt_stream_open(stream_tx, desc_ep);
          if (_cdcd_cfg.tx_persistent) {
 8005c1c:	4b42      	ldr	r3, [pc, #264]	@ (8005d28 <cdcd_open+0x43c>)
 8005c1e:	781b      	ldrb	r3, [r3, #0]
 8005c20:	f003 0302 	and.w	r3, r3, #2
 8005c24:	b2db      	uxtb	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d006      	beq.n	8005c38 <cdcd_open+0x34c>
            tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 8005c2a:	79fb      	ldrb	r3, [r7, #7]
 8005c2c:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8005c30:	4618      	mov	r0, r3
 8005c32:	f007 ff95 	bl	800db60 <tu_edpt_stream_write_xfer>
 8005c36:	e053      	b.n	8005ce0 <cdcd_open+0x3f4>
 8005c38:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005c3c:	623b      	str	r3, [r7, #32]
  return tu_fifo_clear(&s->ff);
 8005c3e:	6a3b      	ldr	r3, [r7, #32]
 8005c40:	3308      	adds	r3, #8
 8005c42:	4618      	mov	r0, r3
 8005c44:	f002 fcdd 	bl	8008602 <tu_fifo_clear>
 8005c48:	e04a      	b.n	8005ce0 <cdcd_open+0x3f4>
          } else {
            tu_edpt_stream_clear(stream_tx);
          }
        } else {
          tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8005c4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005c4e:	3320      	adds	r3, #32
 8005c50:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005c54:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005c58:	61fb      	str	r3, [r7, #28]
 8005c5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005c5e:	61bb      	str	r3, [r7, #24]
  s->ep_addr = desc_ep->bEndpointAddress;
 8005c60:	69bb      	ldr	r3, [r7, #24]
 8005c62:	789a      	ldrb	r2, [r3, #2]
 8005c64:	69fb      	ldr	r3, [r7, #28]
 8005c66:	705a      	strb	r2, [r3, #1]
 8005c68:	69bb      	ldr	r3, [r7, #24]
 8005c6a:	617b      	str	r3, [r7, #20]
 8005c6c:	697b      	ldr	r3, [r7, #20]
 8005c6e:	889b      	ldrh	r3, [r3, #4]
 8005c70:	b29b      	uxth	r3, r3
 8005c72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005c76:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 8005c78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005c7c:	bf0c      	ite	eq
 8005c7e:	2301      	moveq	r3, #1
 8005c80:	2300      	movne	r3, #0
 8005c82:	b2d9      	uxtb	r1, r3
 8005c84:	69fa      	ldr	r2, [r7, #28]
 8005c86:	7813      	ldrb	r3, [r2, #0]
 8005c88:	f361 0341 	bfi	r3, r1, #1, #1
 8005c8c:	7013      	strb	r3, [r2, #0]
}
 8005c8e:	bf00      	nop

          tu_edpt_stream_open(stream_rx, desc_ep);
          if (!_cdcd_cfg.rx_persistent) {
 8005c90:	4b25      	ldr	r3, [pc, #148]	@ (8005d28 <cdcd_open+0x43c>)
 8005c92:	781b      	ldrb	r3, [r3, #0]
 8005c94:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005c98:	b2db      	uxtb	r3, r3
 8005c9a:	f083 0301 	eor.w	r3, r3, #1
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d007      	beq.n	8005cb4 <cdcd_open+0x3c8>
 8005ca4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005ca8:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	3308      	adds	r3, #8
 8005cae:	4618      	mov	r0, r3
 8005cb0:	f002 fca7 	bl	8008602 <tu_fifo_clear>
            tu_edpt_stream_clear(stream_rx);
          }
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 8005cb4:	79fb      	ldrb	r3, [r7, #7]
 8005cb6:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f008 f978 	bl	800dfb0 <tu_edpt_stream_read_xfer>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10c      	bne.n	8005ce0 <cdcd_open+0x3f4>
 8005cc6:	4b19      	ldr	r3, [pc, #100]	@ (8005d2c <cdcd_open+0x440>)
 8005cc8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005ccc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 0301 	and.w	r3, r3, #1
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d000      	beq.n	8005cdc <cdcd_open+0x3f0>
 8005cda:	be00      	bkpt	0x0000
 8005cdc:	2300      	movs	r3, #0
 8005cde:	e01f      	b.n	8005d20 <cdcd_open+0x434>
      for (uint8_t e = 0; e < data_itf_desc->bNumEndpoints; e++) {
 8005ce0:	f897 30bb 	ldrb.w	r3, [r7, #187]	@ 0xbb
 8005ce4:	3301      	adds	r3, #1
 8005ce6:	f887 30bb 	strb.w	r3, [r7, #187]	@ 0xbb
 8005cea:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005cee:	791b      	ldrb	r3, [r3, #4]
 8005cf0:	f897 20bb 	ldrb.w	r2, [r7, #187]	@ 0xbb
 8005cf4:	429a      	cmp	r2, r3
 8005cf6:	f4ff aefb 	bcc.w	8005af0 <cdcd_open+0x204>
 8005cfa:	e000      	b.n	8005cfe <cdcd_open+0x412>
          break;
 8005cfc:	bf00      	nop
 8005cfe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005d02:	60fb      	str	r3, [r7, #12]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	60bb      	str	r3, [r7, #8]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8005d08:	68bb      	ldr	r3, [r7, #8]
 8005d0a:	781b      	ldrb	r3, [r3, #0]
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	4413      	add	r3, r2
        }
      }

      p_desc = tu_desc_next(p_desc);
 8005d12:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    }
  }

  return (uint16_t)(p_desc - (const uint8_t *)itf_desc);
 8005d16:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	1ad3      	subs	r3, r2, r3
 8005d1e:	b29b      	uxth	r3, r3
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	37c0      	adds	r7, #192	@ 0xc0
 8005d24:	46bd      	mov	sp, r7
 8005d26:	bd80      	pop	{r7, pc}
 8005d28:	20000014 	.word	0x20000014
 8005d2c:	e000edf0 	.word	0xe000edf0

08005d30 <cdcd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool cdcd_control_xfer_cb(uint8_t rhport, uint8_t stage, const tusb_control_request_t* request) {
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b08a      	sub	sp, #40	@ 0x28
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	4603      	mov	r3, r0
 8005d38:	603a      	str	r2, [r7, #0]
 8005d3a:	71fb      	strb	r3, [r7, #7]
 8005d3c:	460b      	mov	r3, r1
 8005d3e:	71bb      	strb	r3, [r7, #6]
  // Handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005d48:	b2db      	uxtb	r3, r3
 8005d4a:	2b20      	cmp	r3, #32
 8005d4c:	d001      	beq.n	8005d52 <cdcd_control_xfer_cb+0x22>
 8005d4e:	2300      	movs	r3, #0
 8005d50:	e0d9      	b.n	8005f06 <cdcd_control_xfer_cb+0x1d6>

  uint8_t itf;
  cdcd_interface_t* p_cdc;

  // Identify which interface to use
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8005d52:	2300      	movs	r3, #0
 8005d54:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005d58:	e014      	b.n	8005d84 <cdcd_control_xfer_cb+0x54>
    p_cdc = &_cdcd_itf[itf];
 8005d5a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d5e:	22b4      	movs	r2, #180	@ 0xb4
 8005d60:	fb02 f303 	mul.w	r3, r2, r3
 8005d64:	4a6a      	ldr	r2, [pc, #424]	@ (8005f10 <cdcd_control_xfer_cb+0x1e0>)
 8005d66:	4413      	add	r3, r2
 8005d68:	623b      	str	r3, [r7, #32]
    if (p_cdc->itf_num == request->wIndex) {
 8005d6a:	6a3b      	ldr	r3, [r7, #32]
 8005d6c:	785b      	ldrb	r3, [r3, #1]
 8005d6e:	461a      	mov	r2, r3
 8005d70:	683b      	ldr	r3, [r7, #0]
 8005d72:	889b      	ldrh	r3, [r3, #4]
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	429a      	cmp	r2, r3
 8005d78:	d009      	beq.n	8005d8e <cdcd_control_xfer_cb+0x5e>
  for (itf = 0; itf < CFG_TUD_CDC; itf++) {
 8005d7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d7e:	3301      	adds	r3, #1
 8005d80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005d84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d0e6      	beq.n	8005d5a <cdcd_control_xfer_cb+0x2a>
 8005d8c:	e000      	b.n	8005d90 <cdcd_control_xfer_cb+0x60>
      break;
 8005d8e:	bf00      	nop
    }
  }
  TU_VERIFY(itf < CFG_TUD_CDC);
 8005d90:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d001      	beq.n	8005d9c <cdcd_control_xfer_cb+0x6c>
 8005d98:	2300      	movs	r3, #0
 8005d9a:	e0b4      	b.n	8005f06 <cdcd_control_xfer_cb+0x1d6>

  switch (request->bRequest) {
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	785b      	ldrb	r3, [r3, #1]
 8005da0:	3b20      	subs	r3, #32
 8005da2:	2b03      	cmp	r3, #3
 8005da4:	f200 80a5 	bhi.w	8005ef2 <cdcd_control_xfer_cb+0x1c2>
 8005da8:	a201      	add	r2, pc, #4	@ (adr r2, 8005db0 <cdcd_control_xfer_cb+0x80>)
 8005daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dae:	bf00      	nop
 8005db0:	08005dc1 	.word	0x08005dc1
 8005db4:	08005df1 	.word	0x08005df1
 8005db8:	08005e09 	.word	0x08005e09
 8005dbc:	08005ec7 	.word	0x08005ec7
    case CDC_REQUEST_SET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8005dc0:	79bb      	ldrb	r3, [r7, #6]
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d107      	bne.n	8005dd6 <cdcd_control_xfer_cb+0xa6>
        TU_LOG_DRV("  Set Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8005dc6:	6a3b      	ldr	r3, [r7, #32]
 8005dc8:	1d1a      	adds	r2, r3, #4
 8005dca:	79f8      	ldrb	r0, [r7, #7]
 8005dcc:	2307      	movs	r3, #7
 8005dce:	6839      	ldr	r1, [r7, #0]
 8005dd0:	f005 f9cc 	bl	800b16c <tud_control_xfer>
      } else if (stage == CONTROL_STAGE_ACK) {
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
      } else {
        // nothing to do
      }
      break;
 8005dd4:	e08f      	b.n	8005ef6 <cdcd_control_xfer_cb+0x1c6>
      } else if (stage == CONTROL_STAGE_ACK) {
 8005dd6:	79bb      	ldrb	r3, [r7, #6]
 8005dd8:	2b03      	cmp	r3, #3
 8005dda:	f040 808c 	bne.w	8005ef6 <cdcd_control_xfer_cb+0x1c6>
        tud_cdc_line_coding_cb(itf, &p_cdc->line_coding);
 8005dde:	6a3b      	ldr	r3, [r7, #32]
 8005de0:	1d1a      	adds	r2, r3, #4
 8005de2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005de6:	4611      	mov	r1, r2
 8005de8:	4618      	mov	r0, r3
 8005dea:	f7ff fbb1 	bl	8005550 <tud_cdc_line_coding_cb>
      break;
 8005dee:	e082      	b.n	8005ef6 <cdcd_control_xfer_cb+0x1c6>

    case CDC_REQUEST_GET_LINE_CODING:
      if (stage == CONTROL_STAGE_SETUP) {
 8005df0:	79bb      	ldrb	r3, [r7, #6]
 8005df2:	2b01      	cmp	r3, #1
 8005df4:	f040 8081 	bne.w	8005efa <cdcd_control_xfer_cb+0x1ca>
        TU_LOG_DRV("  Get Line Coding\r\n");
        tud_control_xfer(rhport, request, &p_cdc->line_coding, sizeof(cdc_line_coding_t));
 8005df8:	6a3b      	ldr	r3, [r7, #32]
 8005dfa:	1d1a      	adds	r2, r3, #4
 8005dfc:	79f8      	ldrb	r0, [r7, #7]
 8005dfe:	2307      	movs	r3, #7
 8005e00:	6839      	ldr	r1, [r7, #0]
 8005e02:	f005 f9b3 	bl	800b16c <tud_control_xfer>
      }
      break;
 8005e06:	e078      	b.n	8005efa <cdcd_control_xfer_cb+0x1ca>

    case CDC_REQUEST_SET_CONTROL_LINE_STATE:
      if (stage == CONTROL_STAGE_SETUP) {
 8005e08:	79bb      	ldrb	r3, [r7, #6]
 8005e0a:	2b01      	cmp	r3, #1
 8005e0c:	d105      	bne.n	8005e1a <cdcd_control_xfer_cb+0xea>
        tud_control_status(rhport, request);
 8005e0e:	79fb      	ldrb	r3, [r7, #7]
 8005e10:	6839      	ldr	r1, [r7, #0]
 8005e12:	4618      	mov	r0, r3
 8005e14:	f005 f926 	bl	800b064 <tud_control_status>
        TU_LOG_DRV("  Set Control Line State: DTR = %d, RTS = %d\r\n", dtr, rts);
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
      } else {
        // nothing to do
      }
      break;
 8005e18:	e071      	b.n	8005efe <cdcd_control_xfer_cb+0x1ce>
      } else if (stage == CONTROL_STAGE_ACK) {
 8005e1a:	79bb      	ldrb	r3, [r7, #6]
 8005e1c:	2b03      	cmp	r3, #3
 8005e1e:	d16e      	bne.n	8005efe <cdcd_control_xfer_cb+0x1ce>
        bool const dtr = tu_bit_test(request->wValue, 0);
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	885b      	ldrh	r3, [r3, #2]
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	613b      	str	r3, [r7, #16]
 8005e28:	2300      	movs	r3, #0
 8005e2a:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8005e2c:	7bfb      	ldrb	r3, [r7, #15]
 8005e2e:	693a      	ldr	r2, [r7, #16]
 8005e30:	fa22 f303 	lsr.w	r3, r2, r3
 8005e34:	f003 0301 	and.w	r3, r3, #1
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	bf14      	ite	ne
 8005e3c:	2301      	movne	r3, #1
 8005e3e:	2300      	moveq	r3, #0
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	77fb      	strb	r3, [r7, #31]
        bool const rts = tu_bit_test(request->wValue, 1);
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	885b      	ldrh	r3, [r3, #2]
 8005e48:	b29b      	uxth	r3, r3
 8005e4a:	61bb      	str	r3, [r7, #24]
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	75fb      	strb	r3, [r7, #23]
 8005e50:	7dfb      	ldrb	r3, [r7, #23]
 8005e52:	69ba      	ldr	r2, [r7, #24]
 8005e54:	fa22 f303 	lsr.w	r3, r2, r3
 8005e58:	f003 0301 	and.w	r3, r3, #1
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	bf14      	ite	ne
 8005e60:	2301      	movne	r3, #1
 8005e62:	2300      	moveq	r3, #0
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	77bb      	strb	r3, [r7, #30]
        p_cdc->line_state = (uint8_t) request->wValue;
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	885b      	ldrh	r3, [r3, #2]
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	b2da      	uxtb	r2, r3
 8005e70:	6a3b      	ldr	r3, [r7, #32]
 8005e72:	70da      	strb	r2, [r3, #3]
        if (_cdcd_cfg.tx_overwritabe_if_not_connected) {
 8005e74:	4b27      	ldr	r3, [pc, #156]	@ (8005f14 <cdcd_control_xfer_cb+0x1e4>)
 8005e76:	781b      	ldrb	r3, [r3, #0]
 8005e78:	f003 0304 	and.w	r3, r3, #4
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d013      	beq.n	8005eaa <cdcd_control_xfer_cb+0x17a>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, !dtr);
 8005e82:	6a3b      	ldr	r3, [r7, #32]
 8005e84:	f103 0214 	add.w	r2, r3, #20
 8005e88:	7ffb      	ldrb	r3, [r7, #31]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	bf14      	ite	ne
 8005e8e:	2301      	movne	r3, #1
 8005e90:	2300      	moveq	r3, #0
 8005e92:	b2db      	uxtb	r3, r3
 8005e94:	f083 0301 	eor.w	r3, r3, #1
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	f003 0301 	and.w	r3, r3, #1
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	4619      	mov	r1, r3
 8005ea2:	4610      	mov	r0, r2
 8005ea4:	f002 fbbe 	bl	8008624 <tu_fifo_set_overwritable>
 8005ea8:	e005      	b.n	8005eb6 <cdcd_control_xfer_cb+0x186>
          tu_fifo_set_overwritable(&p_cdc->stream.tx.ff, false);
 8005eaa:	6a3b      	ldr	r3, [r7, #32]
 8005eac:	3314      	adds	r3, #20
 8005eae:	2100      	movs	r1, #0
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f002 fbb7 	bl	8008624 <tu_fifo_set_overwritable>
        tud_cdc_line_state_cb(itf, dtr, rts); // invoke callback
 8005eb6:	7fba      	ldrb	r2, [r7, #30]
 8005eb8:	7ff9      	ldrb	r1, [r7, #31]
 8005eba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	f7ff fb37 	bl	8005532 <tud_cdc_line_state_cb>
      break;
 8005ec4:	e01b      	b.n	8005efe <cdcd_control_xfer_cb+0x1ce>

    case CDC_REQUEST_SEND_BREAK:
      if (stage == CONTROL_STAGE_SETUP) {
 8005ec6:	79bb      	ldrb	r3, [r7, #6]
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d105      	bne.n	8005ed8 <cdcd_control_xfer_cb+0x1a8>
        tud_control_status(rhport, request);
 8005ecc:	79fb      	ldrb	r3, [r7, #7]
 8005ece:	6839      	ldr	r1, [r7, #0]
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	f005 f8c7 	bl	800b064 <tud_control_status>
        TU_LOG_DRV("  Send Break\r\n");
        tud_cdc_send_break_cb(itf, request->wValue);
      } else {
        // nothing to do
      }
      break;
 8005ed6:	e014      	b.n	8005f02 <cdcd_control_xfer_cb+0x1d2>
      } else if (stage == CONTROL_STAGE_ACK) {
 8005ed8:	79bb      	ldrb	r3, [r7, #6]
 8005eda:	2b03      	cmp	r3, #3
 8005edc:	d111      	bne.n	8005f02 <cdcd_control_xfer_cb+0x1d2>
        tud_cdc_send_break_cb(itf, request->wValue);
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	885b      	ldrh	r3, [r3, #2]
 8005ee2:	b29a      	uxth	r2, r3
 8005ee4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005ee8:	4611      	mov	r1, r2
 8005eea:	4618      	mov	r0, r3
 8005eec:	f7ff fb3c 	bl	8005568 <tud_cdc_send_break_cb>
      break;
 8005ef0:	e007      	b.n	8005f02 <cdcd_control_xfer_cb+0x1d2>

    default:
      return false; // stall unsupported request
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	e007      	b.n	8005f06 <cdcd_control_xfer_cb+0x1d6>
      break;
 8005ef6:	bf00      	nop
 8005ef8:	e004      	b.n	8005f04 <cdcd_control_xfer_cb+0x1d4>
      break;
 8005efa:	bf00      	nop
 8005efc:	e002      	b.n	8005f04 <cdcd_control_xfer_cb+0x1d4>
      break;
 8005efe:	bf00      	nop
 8005f00:	e000      	b.n	8005f04 <cdcd_control_xfer_cb+0x1d4>
      break;
 8005f02:	bf00      	nop
  }

  return true;
 8005f04:	2301      	movs	r3, #1
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3728      	adds	r7, #40	@ 0x28
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	bf00      	nop
 8005f10:	200107e0 	.word	0x200107e0
 8005f14:	20000014 	.word	0x20000014

08005f18 <cdcd_xfer_cb>:

bool cdcd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 8005f18:	b580      	push	{r7, lr}
 8005f1a:	b098      	sub	sp, #96	@ 0x60
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	603b      	str	r3, [r7, #0]
 8005f20:	4603      	mov	r3, r0
 8005f22:	71fb      	strb	r3, [r7, #7]
 8005f24:	460b      	mov	r3, r1
 8005f26:	71bb      	strb	r3, [r7, #6]
 8005f28:	4613      	mov	r3, r2
 8005f2a:	717b      	strb	r3, [r7, #5]
 8005f2c:	79bb      	ldrb	r3, [r7, #6]
 8005f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8005f32:	2300      	movs	r3, #0
 8005f34:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005f38:	e026      	b.n	8005f88 <cdcd_xfer_cb+0x70>
    const cdcd_interface_t *p_cdc = &_cdcd_itf[idx];
 8005f3a:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8005f3e:	22b4      	movs	r2, #180	@ 0xb4
 8005f40:	fb02 f303 	mul.w	r3, r2, r3
 8005f44:	4a81      	ldr	r2, [pc, #516]	@ (800614c <cdcd_xfer_cb+0x234>)
 8005f46:	4413      	add	r3, r2
 8005f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8005f4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f4c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005f50:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8005f54:	429a      	cmp	r2, r3
 8005f56:	d00f      	beq.n	8005f78 <cdcd_xfer_cb+0x60>
 8005f58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f5a:	7b5b      	ldrb	r3, [r3, #13]
 8005f5c:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d009      	beq.n	8005f78 <cdcd_xfer_cb+0x60>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8005f64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f66:	789b      	ldrb	r3, [r3, #2]
    if (ep_addr == p_cdc->stream.rx.ep_addr || ep_addr == p_cdc->stream.tx.ep_addr ||
 8005f68:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d106      	bne.n	8005f7e <cdcd_xfer_cb+0x66>
        (ep_addr == p_cdc->ep_notify && ep_addr != 0)) {
 8005f70:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d002      	beq.n	8005f7e <cdcd_xfer_cb+0x66>
      return idx;
 8005f78:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8005f7c:	e009      	b.n	8005f92 <cdcd_xfer_cb+0x7a>
  for (uint8_t idx = 0; idx < CFG_TUD_CDC; idx++) {
 8005f7e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8005f82:	3301      	adds	r3, #1
 8005f84:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005f88:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d0d4      	beq.n	8005f3a <cdcd_xfer_cb+0x22>
  return TUSB_INDEX_INVALID_8;
 8005f90:	23ff      	movs	r3, #255	@ 0xff
  (void)result;

  uint8_t itf = find_cdc_itf(ep_addr);
 8005f92:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  TU_ASSERT(itf < CFG_TUD_CDC);
 8005f96:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d00a      	beq.n	8005fb4 <cdcd_xfer_cb+0x9c>
 8005f9e:	4b6c      	ldr	r3, [pc, #432]	@ (8006150 <cdcd_xfer_cb+0x238>)
 8005fa0:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fa2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 0301 	and.w	r3, r3, #1
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d000      	beq.n	8005fb0 <cdcd_xfer_cb+0x98>
 8005fae:	be00      	bkpt	0x0000
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	e0c7      	b.n	8006144 <cdcd_xfer_cb+0x22c>
  cdcd_interface_t *p_cdc     = &_cdcd_itf[itf];
 8005fb4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8005fb8:	22b4      	movs	r2, #180	@ 0xb4
 8005fba:	fb02 f303 	mul.w	r3, r2, r3
 8005fbe:	4a63      	ldr	r2, [pc, #396]	@ (800614c <cdcd_xfer_cb+0x234>)
 8005fc0:	4413      	add	r3, r2
 8005fc2:	653b      	str	r3, [r7, #80]	@ 0x50
  tu_edpt_stream_t *stream_rx = &p_cdc->stream.rx;
 8005fc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fc6:	3320      	adds	r3, #32
 8005fc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  tu_edpt_stream_t *stream_tx = &p_cdc->stream.tx;
 8005fca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005fcc:	330c      	adds	r3, #12
 8005fce:	64bb      	str	r3, [r7, #72]	@ 0x48

  // Received new data, move to fifo
  if (ep_addr == stream_rx->ep_addr) {
 8005fd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fd2:	785b      	ldrb	r3, [r3, #1]
 8005fd4:	79ba      	ldrb	r2, [r7, #6]
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	f040 8091 	bne.w	80060fe <cdcd_xfer_cb+0x1e6>
 8005fdc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005fde:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 8005fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fe6:	3308      	adds	r3, #8
 8005fe8:	633b      	str	r3, [r7, #48]	@ 0x30
  return f->depth;
 8005fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fec:	889b      	ldrh	r3, [r3, #4]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d014      	beq.n	800601c <cdcd_xfer_cb+0x104>
 8005ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d010      	beq.n	800601c <cdcd_xfer_cb+0x104>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 8005ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ffc:	f103 0208 	add.w	r2, r3, #8
 8006000:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8006006:	b289      	uxth	r1, r1
 8006008:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800600a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800600c:	460b      	mov	r3, r1
 800600e:	84fb      	strh	r3, [r7, #38]	@ 0x26
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8006010:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006012:	2300      	movs	r3, #0
 8006014:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006016:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006018:	f002 fe40 	bl	8008c9c <tu_fifo_write_n_access_mode>
}
 800601c:	bf00      	nop
    tu_edpt_stream_read_xfer_complete(stream_rx, xferred_bytes);

    // Check for wanted char and invoke wanted callback
    if (((signed char)p_cdc->wanted_char) != -1) {
 800601e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006020:	7adb      	ldrb	r3, [r3, #11]
 8006022:	2bff      	cmp	r3, #255	@ 0xff
 8006024:	d04a      	beq.n	80060bc <cdcd_xfer_cb+0x1a4>
      tu_fifo_buffer_info_t buf_info;
      tu_fifo_get_read_info(&stream_rx->ff, &buf_info);
 8006026:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006028:	3308      	adds	r3, #8
 800602a:	f107 0208 	add.w	r2, r7, #8
 800602e:	4611      	mov	r1, r2
 8006030:	4618      	mov	r0, r3
 8006032:	f003 f87a 	bl	800912a <tu_fifo_get_read_info>

      // find backward
      uint8_t *ptr;
      if (buf_info.wrapped.len > 0) {
 8006036:	8a3b      	ldrh	r3, [r7, #16]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d005      	beq.n	8006048 <cdcd_xfer_cb+0x130>
        ptr = buf_info.wrapped.ptr + buf_info.wrapped.len - 1; // last byte of wrap buffer
 800603c:	697a      	ldr	r2, [r7, #20]
 800603e:	8a3b      	ldrh	r3, [r7, #16]
 8006040:	3b01      	subs	r3, #1
 8006042:	4413      	add	r3, r2
 8006044:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006046:	e00a      	b.n	800605e <cdcd_xfer_cb+0x146>
      } else if (buf_info.linear.len > 0) {
 8006048:	893b      	ldrh	r3, [r7, #8]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d005      	beq.n	800605a <cdcd_xfer_cb+0x142>
        ptr = buf_info.linear.ptr + buf_info.linear.len - 1;   // last byte of linear buffer
 800604e:	68fa      	ldr	r2, [r7, #12]
 8006050:	893b      	ldrh	r3, [r7, #8]
 8006052:	3b01      	subs	r3, #1
 8006054:	4413      	add	r3, r2
 8006056:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006058:	e001      	b.n	800605e <cdcd_xfer_cb+0x146>
      } else {
        ptr = NULL;                                      // no data
 800605a:	2300      	movs	r3, #0
 800605c:	65fb      	str	r3, [r7, #92]	@ 0x5c
      }

      if (ptr != NULL) {
 800605e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006060:	2b00      	cmp	r3, #0
 8006062:	d02b      	beq.n	80060bc <cdcd_xfer_cb+0x1a4>
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 8006064:	2300      	movs	r3, #0
 8006066:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006068:	e022      	b.n	80060b0 <cdcd_xfer_cb+0x198>
          if (p_cdc->wanted_char == (char)*ptr) {
 800606a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800606c:	7ada      	ldrb	r2, [r3, #11]
 800606e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006070:	781b      	ldrb	r3, [r3, #0]
 8006072:	429a      	cmp	r2, r3
 8006074:	d108      	bne.n	8006088 <cdcd_xfer_cb+0x170>
            tud_cdc_rx_wanted_cb(itf, p_cdc->wanted_char);
 8006076:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006078:	7ada      	ldrb	r2, [r3, #11]
 800607a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800607e:	4611      	mov	r1, r2
 8006080:	4618      	mov	r0, r3
 8006082:	f7ff fa32 	bl	80054ea <tud_cdc_rx_wanted_cb>
            break; // only invoke once per transfer, even if multiple wanted chars are present
 8006086:	e019      	b.n	80060bc <cdcd_xfer_cb+0x1a4>
          }

          if (ptr == buf_info.wrapped.ptr) {
 8006088:	697b      	ldr	r3, [r7, #20]
 800608a:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800608c:	429a      	cmp	r2, r3
 800608e:	d105      	bne.n	800609c <cdcd_xfer_cb+0x184>
            ptr = buf_info.linear.ptr + buf_info.linear.len - 1; // last byte of linear buffer
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	893b      	ldrh	r3, [r7, #8]
 8006094:	3b01      	subs	r3, #1
 8006096:	4413      	add	r3, r2
 8006098:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800609a:	e006      	b.n	80060aa <cdcd_xfer_cb+0x192>
          } else if (ptr == buf_info.linear.ptr) {
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d00a      	beq.n	80060ba <cdcd_xfer_cb+0x1a2>
            break;                                         // reached the beginning
          } else {
            ptr--;
 80060a4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80060a6:	3b01      	subs	r3, #1
 80060a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
        for (uint32_t i = 0; i < xferred_bytes; i++) {
 80060aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80060ac:	3301      	adds	r3, #1
 80060ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80060b0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d3d8      	bcc.n	800606a <cdcd_xfer_cb+0x152>
 80060b8:	e000      	b.n	80060bc <cdcd_xfer_cb+0x1a4>
            break;                                         // reached the beginning
 80060ba:	bf00      	nop
 80060bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80060be:	623b      	str	r3, [r7, #32]
  return tu_fifo_empty(&s->ff);
 80060c0:	6a3b      	ldr	r3, [r7, #32]
 80060c2:	3308      	adds	r3, #8
 80060c4:	61fb      	str	r3, [r7, #28]
  const uint16_t wr_idx = f->wr_idx;
 80060c6:	69fb      	ldr	r3, [r7, #28]
 80060c8:	891b      	ldrh	r3, [r3, #8]
 80060ca:	837b      	strh	r3, [r7, #26]
  const uint16_t rd_idx = f->rd_idx;
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	895b      	ldrh	r3, [r3, #10]
 80060d0:	833b      	strh	r3, [r7, #24]
  return wr_idx == rd_idx;
 80060d2:	8b7a      	ldrh	r2, [r7, #26]
 80060d4:	8b3b      	ldrh	r3, [r7, #24]
 80060d6:	429a      	cmp	r2, r3
 80060d8:	bf0c      	ite	eq
 80060da:	2301      	moveq	r3, #1
 80060dc:	2300      	movne	r3, #0
 80060de:	b2db      	uxtb	r3, r3
        }
      }
    }

    // invoke receive callback if there is still data
    if (!tu_edpt_stream_empty(stream_rx)) {
 80060e0:	f083 0301 	eor.w	r3, r3, #1
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d004      	beq.n	80060f4 <cdcd_xfer_cb+0x1dc>
      tud_cdc_rx_cb(itf);
 80060ea:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80060ee:	4618      	mov	r0, r3
 80060f0:	f7ff f9f0 	bl	80054d4 <tud_cdc_rx_cb>
    }

    tu_edpt_stream_read_xfer(rhport, stream_rx); // prepare for more data
 80060f4:	79fb      	ldrb	r3, [r7, #7]
 80060f6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80060f8:	4618      	mov	r0, r3
 80060fa:	f007 ff59 	bl	800dfb0 <tu_edpt_stream_read_xfer>
  }

  // Data sent to host, we continue to fetch from tx fifo to send.
  // Note: This will cause incorrect baudrate set in line coding. Though maybe the baudrate is not really important !
  if (ep_addr == stream_tx->ep_addr) {
 80060fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006100:	785b      	ldrb	r3, [r3, #1]
 8006102:	79ba      	ldrb	r2, [r7, #6]
 8006104:	429a      	cmp	r2, r3
 8006106:	d112      	bne.n	800612e <cdcd_xfer_cb+0x216>
    tud_cdc_tx_complete_cb(itf); // invoke callback to possibly refill tx fifo
 8006108:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800610c:	4618      	mov	r0, r3
 800610e:	f7ff f9fa 	bl	8005506 <tud_cdc_tx_complete_cb>

    if (0 == tu_edpt_stream_write_xfer(rhport, stream_tx)) {
 8006112:	79fb      	ldrb	r3, [r7, #7]
 8006114:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006116:	4618      	mov	r0, r3
 8006118:	f007 fd22 	bl	800db60 <tu_edpt_stream_write_xfer>
 800611c:	4603      	mov	r3, r0
 800611e:	2b00      	cmp	r3, #0
 8006120:	d105      	bne.n	800612e <cdcd_xfer_cb+0x216>
      // If there is no data left, a ZLP should be sent if needed
      tu_edpt_stream_write_zlp_if_needed(rhport, stream_tx, xferred_bytes);
 8006122:	79fb      	ldrb	r3, [r7, #7]
 8006124:	683a      	ldr	r2, [r7, #0]
 8006126:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8006128:	4618      	mov	r0, r3
 800612a:	f007 fc7f 	bl	800da2c <tu_edpt_stream_write_zlp_if_needed>
    }
  }

  // Sent notification to host
  if (ep_addr == p_cdc->ep_notify) {
 800612e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006130:	789b      	ldrb	r3, [r3, #2]
 8006132:	79ba      	ldrb	r2, [r7, #6]
 8006134:	429a      	cmp	r2, r3
 8006136:	d104      	bne.n	8006142 <cdcd_xfer_cb+0x22a>
    tud_cdc_notify_complete_cb(itf);
 8006138:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800613c:	4618      	mov	r0, r3
 800613e:	f7ff f9ed 	bl	800551c <tud_cdc_notify_complete_cb>
  }

  return true;
 8006142:	2301      	movs	r3, #1
}
 8006144:	4618      	mov	r0, r3
 8006146:	3760      	adds	r7, #96	@ 0x60
 8006148:	46bd      	mov	sp, r7
 800614a:	bd80      	pop	{r7, pc}
 800614c:	200107e0 	.word	0x200107e0
 8006150:	e000edf0 	.word	0xe000edf0

08006154 <tud_hid_set_protocol_cb>:
}

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_hid_set_protocol_cb(uint8_t instance, uint8_t protocol) {
 8006154:	b480      	push	{r7}
 8006156:	b083      	sub	sp, #12
 8006158:	af00      	add	r7, sp, #0
 800615a:	4603      	mov	r3, r0
 800615c:	460a      	mov	r2, r1
 800615e:	71fb      	strb	r3, [r7, #7]
 8006160:	4613      	mov	r3, r2
 8006162:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) protocol;
}
 8006164:	bf00      	nop
 8006166:	370c      	adds	r7, #12
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <tud_hid_set_idle_cb>:

TU_ATTR_WEAK bool tud_hid_set_idle_cb(uint8_t instance, uint8_t idle_rate) {
 8006170:	b480      	push	{r7}
 8006172:	b083      	sub	sp, #12
 8006174:	af00      	add	r7, sp, #0
 8006176:	4603      	mov	r3, r0
 8006178:	460a      	mov	r2, r1
 800617a:	71fb      	strb	r3, [r7, #7]
 800617c:	4613      	mov	r3, r2
 800617e:	71bb      	strb	r3, [r7, #6]
  (void) instance;
  (void) idle_rate;
  return true;
 8006180:	2301      	movs	r3, #1
}
 8006182:	4618      	mov	r0, r3
 8006184:	370c      	adds	r7, #12
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr

0800618e <tud_hid_report_complete_cb>:

TU_ATTR_WEAK void tud_hid_report_complete_cb(uint8_t instance, uint8_t const* report, uint16_t len) {
 800618e:	b480      	push	{r7}
 8006190:	b083      	sub	sp, #12
 8006192:	af00      	add	r7, sp, #0
 8006194:	4603      	mov	r3, r0
 8006196:	6039      	str	r1, [r7, #0]
 8006198:	71fb      	strb	r3, [r7, #7]
 800619a:	4613      	mov	r3, r2
 800619c:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report;
  (void) len;
}
 800619e:	bf00      	nop
 80061a0:	370c      	adds	r7, #12
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr

080061aa <tud_hid_report_failed_cb>:

// Invoked when a transfer wasn't successful
TU_ATTR_WEAK void tud_hid_report_failed_cb(uint8_t instance, hid_report_type_t report_type, uint8_t const* report, uint16_t xferred_bytes) {
 80061aa:	b480      	push	{r7}
 80061ac:	b083      	sub	sp, #12
 80061ae:	af00      	add	r7, sp, #0
 80061b0:	603a      	str	r2, [r7, #0]
 80061b2:	461a      	mov	r2, r3
 80061b4:	4603      	mov	r3, r0
 80061b6:	71fb      	strb	r3, [r7, #7]
 80061b8:	460b      	mov	r3, r1
 80061ba:	71bb      	strb	r3, [r7, #6]
 80061bc:	4613      	mov	r3, r2
 80061be:	80bb      	strh	r3, [r7, #4]
  (void) instance;
  (void) report_type;
  (void) report;
  (void) xferred_bytes;
}
 80061c0:	bf00      	nop
 80061c2:	370c      	adds	r7, #12
 80061c4:	46bd      	mov	sp, r7
 80061c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ca:	4770      	bx	lr

080061cc <hidd_init>:
}

//--------------------------------------------------------------------+
// USBD-CLASS API
//--------------------------------------------------------------------+
void hidd_init(void) {
 80061cc:	b580      	push	{r7, lr}
 80061ce:	af00      	add	r7, sp, #0
  hidd_reset(0);
 80061d0:	2000      	movs	r0, #0
 80061d2:	f000 f80b 	bl	80061ec <hidd_reset>
}
 80061d6:	bf00      	nop
 80061d8:	bd80      	pop	{r7, pc}

080061da <hidd_deinit>:

bool hidd_deinit(void) {
 80061da:	b480      	push	{r7}
 80061dc:	af00      	add	r7, sp, #0
  return true;
 80061de:	2301      	movs	r3, #1
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr
	...

080061ec <hidd_reset>:

void hidd_reset(uint8_t rhport) {
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b082      	sub	sp, #8
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	4603      	mov	r3, r0
 80061f4:	71fb      	strb	r3, [r7, #7]
  (void)rhport;
  tu_memclr(_hidd_itf, sizeof(_hidd_itf));
 80061f6:	220c      	movs	r2, #12
 80061f8:	2100      	movs	r1, #0
 80061fa:	4803      	ldr	r0, [pc, #12]	@ (8006208 <hidd_reset+0x1c>)
 80061fc:	f008 f8e4 	bl	800e3c8 <memset>
}
 8006200:	bf00      	nop
 8006202:	3708      	adds	r7, #8
 8006204:	46bd      	mov	sp, r7
 8006206:	bd80      	pop	{r7, pc}
 8006208:	20010894 	.word	0x20010894

0800620c <hidd_open>:

uint16_t hidd_open(uint8_t rhport, tusb_desc_interface_t const *desc_itf, uint16_t max_len) {
 800620c:	b580      	push	{r7, lr}
 800620e:	b094      	sub	sp, #80	@ 0x50
 8006210:	af02      	add	r7, sp, #8
 8006212:	4603      	mov	r3, r0
 8006214:	6039      	str	r1, [r7, #0]
 8006216:	71fb      	strb	r3, [r7, #7]
 8006218:	4613      	mov	r3, r2
 800621a:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_HID == desc_itf->bInterfaceClass, 0);
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	795b      	ldrb	r3, [r3, #5]
 8006220:	2b03      	cmp	r3, #3
 8006222:	d001      	beq.n	8006228 <hidd_open+0x1c>
 8006224:	2300      	movs	r3, #0
 8006226:	e0d0      	b.n	80063ca <hidd_open+0x1be>

  // len = interface + hid + n*endpoints
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
                                       desc_itf->bNumEndpoints * sizeof(tusb_desc_endpoint_t));
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	791b      	ldrb	r3, [r3, #4]
 800622c:	461a      	mov	r2, r3
 800622e:	00d2      	lsls	r2, r2, #3
 8006230:	1ad3      	subs	r3, r2, r3
 8006232:	b29b      	uxth	r3, r3
  uint16_t const drv_len = (uint16_t) (sizeof(tusb_desc_interface_t) + sizeof(tusb_hid_descriptor_hid_t) +
 8006234:	3312      	adds	r3, #18
 8006236:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  TU_ASSERT(max_len >= drv_len, 0);
 800623a:	88ba      	ldrh	r2, [r7, #4]
 800623c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8006240:	429a      	cmp	r2, r3
 8006242:	d20a      	bcs.n	800625a <hidd_open+0x4e>
 8006244:	4b63      	ldr	r3, [pc, #396]	@ (80063d4 <hidd_open+0x1c8>)
 8006246:	627b      	str	r3, [r7, #36]	@ 0x24
 8006248:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f003 0301 	and.w	r3, r3, #1
 8006250:	2b00      	cmp	r3, #0
 8006252:	d000      	beq.n	8006256 <hidd_open+0x4a>
 8006254:	be00      	bkpt	0x0000
 8006256:	2300      	movs	r3, #0
 8006258:	e0b7      	b.n	80063ca <hidd_open+0x1be>

  // Find available interface
  hidd_interface_t *p_hid;
  uint8_t hid_id;
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 800625a:	2300      	movs	r3, #0
 800625c:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006260:	e011      	b.n	8006286 <hidd_open+0x7a>
    p_hid = &_hidd_itf[hid_id];
 8006262:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 8006266:	4613      	mov	r3, r2
 8006268:	005b      	lsls	r3, r3, #1
 800626a:	4413      	add	r3, r2
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	4a5a      	ldr	r2, [pc, #360]	@ (80063d8 <hidd_open+0x1cc>)
 8006270:	4413      	add	r3, r2
 8006272:	647b      	str	r3, [r7, #68]	@ 0x44
    if (p_hid->ep_in == 0) {
 8006274:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006276:	785b      	ldrb	r3, [r3, #1]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d009      	beq.n	8006290 <hidd_open+0x84>
  for (hid_id = 0; hid_id < CFG_TUD_HID; hid_id++) {
 800627c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006280:	3301      	adds	r3, #1
 8006282:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006286:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800628a:	2b00      	cmp	r3, #0
 800628c:	d0e9      	beq.n	8006262 <hidd_open+0x56>
 800628e:	e000      	b.n	8006292 <hidd_open+0x86>
      break;
 8006290:	bf00      	nop
    }
  }
  TU_ASSERT(hid_id < CFG_TUD_HID, 0);
 8006292:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006296:	2b00      	cmp	r3, #0
 8006298:	d00a      	beq.n	80062b0 <hidd_open+0xa4>
 800629a:	4b4e      	ldr	r3, [pc, #312]	@ (80063d4 <hidd_open+0x1c8>)
 800629c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800629e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 0301 	and.w	r3, r3, #1
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d000      	beq.n	80062ac <hidd_open+0xa0>
 80062aa:	be00      	bkpt	0x0000
 80062ac:	2300      	movs	r3, #0
 80062ae:	e08c      	b.n	80063ca <hidd_open+0x1be>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_id];
 80062b0:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 80062b4:	4613      	mov	r3, r2
 80062b6:	005b      	lsls	r3, r3, #1
 80062b8:	4413      	add	r3, r2
 80062ba:	011b      	lsls	r3, r3, #4
 80062bc:	4a47      	ldr	r2, [pc, #284]	@ (80063dc <hidd_open+0x1d0>)
 80062be:	4413      	add	r3, r2
 80062c0:	63fb      	str	r3, [r7, #60]	@ 0x3c

  uint8_t const *p_desc = (uint8_t const *)desc_itf;
 80062c2:	683b      	ldr	r3, [r7, #0]
 80062c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80062c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062c8:	61fb      	str	r3, [r7, #28]
  uint8_t const* desc8 = (uint8_t const*) desc;
 80062ca:	69fb      	ldr	r3, [r7, #28]
 80062cc:	61bb      	str	r3, [r7, #24]
  return desc8 + desc8[DESC_OFFSET_LEN];
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	781b      	ldrb	r3, [r3, #0]
 80062d2:	461a      	mov	r2, r3
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	4413      	add	r3, r2

  //------------- HID descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 80062d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80062da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062dc:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 80062de:	6a3b      	ldr	r3, [r7, #32]
 80062e0:	3301      	adds	r3, #1
 80062e2:	781b      	ldrb	r3, [r3, #0]
  TU_ASSERT(HID_DESC_TYPE_HID == tu_desc_type(p_desc), 0);
 80062e4:	2b21      	cmp	r3, #33	@ 0x21
 80062e6:	d00a      	beq.n	80062fe <hidd_open+0xf2>
 80062e8:	4b3a      	ldr	r3, [pc, #232]	@ (80063d4 <hidd_open+0x1c8>)
 80062ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80062ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0301 	and.w	r3, r3, #1
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d000      	beq.n	80062fa <hidd_open+0xee>
 80062f8:	be00      	bkpt	0x0000
 80062fa:	2300      	movs	r3, #0
 80062fc:	e065      	b.n	80063ca <hidd_open+0x1be>
  p_hid->hid_descriptor = (tusb_hid_descriptor_hid_t const *)p_desc;
 80062fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006300:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006302:	609a      	str	r2, [r3, #8]
 8006304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006306:	617b      	str	r3, [r7, #20]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	613b      	str	r3, [r7, #16]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	781b      	ldrb	r3, [r3, #0]
 8006310:	461a      	mov	r2, r3
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	4413      	add	r3, r2

  //------------- Endpoint Descriptor -------------//
  p_desc = tu_desc_next(p_desc);
 8006316:	63bb      	str	r3, [r7, #56]	@ 0x38
  TU_ASSERT(usbd_open_edpt_pair(rhport, p_desc, desc_itf->bNumEndpoints, TUSB_XFER_INTERRUPT, &p_hid->ep_out, &p_hid->ep_in), 0);
 8006318:	683b      	ldr	r3, [r7, #0]
 800631a:	7919      	ldrb	r1, [r3, #4]
 800631c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800631e:	3302      	adds	r3, #2
 8006320:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006322:	3201      	adds	r2, #1
 8006324:	79f8      	ldrb	r0, [r7, #7]
 8006326:	9201      	str	r2, [sp, #4]
 8006328:	9300      	str	r3, [sp, #0]
 800632a:	2303      	movs	r3, #3
 800632c:	460a      	mov	r2, r1
 800632e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006330:	f004 fba4 	bl	800aa7c <usbd_open_edpt_pair>
 8006334:	4603      	mov	r3, r0
 8006336:	f083 0301 	eor.w	r3, r3, #1
 800633a:	b2db      	uxtb	r3, r3
 800633c:	2b00      	cmp	r3, #0
 800633e:	d00a      	beq.n	8006356 <hidd_open+0x14a>
 8006340:	4b24      	ldr	r3, [pc, #144]	@ (80063d4 <hidd_open+0x1c8>)
 8006342:	633b      	str	r3, [r7, #48]	@ 0x30
 8006344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f003 0301 	and.w	r3, r3, #1
 800634c:	2b00      	cmp	r3, #0
 800634e:	d000      	beq.n	8006352 <hidd_open+0x146>
 8006350:	be00      	bkpt	0x0000
 8006352:	2300      	movs	r3, #0
 8006354:	e039      	b.n	80063ca <hidd_open+0x1be>

  if (desc_itf->bInterfaceSubClass == HID_SUBCLASS_BOOT) {
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	799b      	ldrb	r3, [r3, #6]
 800635a:	2b01      	cmp	r3, #1
 800635c:	d103      	bne.n	8006366 <hidd_open+0x15a>
    p_hid->itf_protocol = desc_itf->bInterfaceProtocol;
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	79da      	ldrb	r2, [r3, #7]
 8006362:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006364:	70da      	strb	r2, [r3, #3]
  }

  p_hid->protocol_mode = HID_PROTOCOL_REPORT; // Per Specs: default is report mode
 8006366:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006368:	2201      	movs	r2, #1
 800636a:	719a      	strb	r2, [r3, #6]
  p_hid->itf_num = desc_itf->bInterfaceNumber;
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	789a      	ldrb	r2, [r3, #2]
 8006370:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006372:	701a      	strb	r2, [r3, #0]

  // Use offsetof to avoid pointer to the odd/misaligned address
  p_hid->report_desc_len = tu_unaligned_read16((uint8_t const *)p_hid->hid_descriptor + offsetof(tusb_hid_descriptor_hid_t, wReportLength));
 8006374:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	3307      	adds	r3, #7
 800637a:	60fb      	str	r3, [r7, #12]
  return *((uint16_t const *) mem);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	881a      	ldrh	r2, [r3, #0]
 8006380:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006382:	809a      	strh	r2, [r3, #4]

  // Prepare for output endpoint
  if (p_hid->ep_out) {
 8006384:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006386:	789b      	ldrb	r3, [r3, #2]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d01c      	beq.n	80063c6 <hidd_open+0x1ba>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false), drv_len);
 800638c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800638e:	7899      	ldrb	r1, [r3, #2]
 8006390:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006392:	f103 0220 	add.w	r2, r3, #32
 8006396:	79f8      	ldrb	r0, [r7, #7]
 8006398:	2300      	movs	r3, #0
 800639a:	9300      	str	r3, [sp, #0]
 800639c:	2310      	movs	r3, #16
 800639e:	f004 fc6b 	bl	800ac78 <usbd_edpt_xfer>
 80063a2:	4603      	mov	r3, r0
 80063a4:	f083 0301 	eor.w	r3, r3, #1
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d00b      	beq.n	80063c6 <hidd_open+0x1ba>
 80063ae:	4b09      	ldr	r3, [pc, #36]	@ (80063d4 <hidd_open+0x1c8>)
 80063b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80063b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 0301 	and.w	r3, r3, #1
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d000      	beq.n	80063c0 <hidd_open+0x1b4>
 80063be:	be00      	bkpt	0x0000
 80063c0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80063c4:	e001      	b.n	80063ca <hidd_open+0x1be>
  }

  return drv_len;
 80063c6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3748      	adds	r7, #72	@ 0x48
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
 80063d2:	bf00      	nop
 80063d4:	e000edf0 	.word	0xe000edf0
 80063d8:	20010894 	.word	0x20010894
 80063dc:	200108a0 	.word	0x200108a0

080063e0 <hidd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool hidd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const *request) {
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b094      	sub	sp, #80	@ 0x50
 80063e4:	af02      	add	r7, sp, #8
 80063e6:	4603      	mov	r3, r0
 80063e8:	603a      	str	r2, [r7, #0]
 80063ea:	71fb      	strb	r3, [r7, #7]
 80063ec:	460b      	mov	r3, r1
 80063ee:	71bb      	strb	r3, [r7, #6]
  TU_VERIFY(request->bmRequestType_bit.recipient == TUSB_REQ_RCPT_INTERFACE);
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	f003 031f 	and.w	r3, r3, #31
 80063f8:	b2db      	uxtb	r3, r3
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d001      	beq.n	8006402 <hidd_control_xfer_cb+0x22>
 80063fe:	2300      	movs	r3, #0
 8006400:	e1d6      	b.n	80067b0 <hidd_control_xfer_cb+0x3d0>

  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	889b      	ldrh	r3, [r3, #4]
 8006406:	b29b      	uxth	r3, r3
 8006408:	b2db      	uxtb	r3, r3
 800640a:	77fb      	strb	r3, [r7, #31]
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 800640c:	2300      	movs	r3, #0
 800640e:	77bb      	strb	r3, [r7, #30]
 8006410:	e00f      	b.n	8006432 <hidd_control_xfer_cb+0x52>
    if (itf_num == _hidd_itf[i].itf_num) {
 8006412:	7fba      	ldrb	r2, [r7, #30]
 8006414:	498f      	ldr	r1, [pc, #572]	@ (8006654 <hidd_control_xfer_cb+0x274>)
 8006416:	4613      	mov	r3, r2
 8006418:	005b      	lsls	r3, r3, #1
 800641a:	4413      	add	r3, r2
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	440b      	add	r3, r1
 8006420:	781b      	ldrb	r3, [r3, #0]
 8006422:	7ffa      	ldrb	r2, [r7, #31]
 8006424:	429a      	cmp	r2, r3
 8006426:	d101      	bne.n	800642c <hidd_control_xfer_cb+0x4c>
      return i;
 8006428:	7fbb      	ldrb	r3, [r7, #30]
 800642a:	e006      	b.n	800643a <hidd_control_xfer_cb+0x5a>
  for (uint8_t i = 0; i < CFG_TUD_HID; i++) {
 800642c:	7fbb      	ldrb	r3, [r7, #30]
 800642e:	3301      	adds	r3, #1
 8006430:	77bb      	strb	r3, [r7, #30]
 8006432:	7fbb      	ldrb	r3, [r7, #30]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d0ec      	beq.n	8006412 <hidd_control_xfer_cb+0x32>
  return 0xFF;
 8006438:	23ff      	movs	r3, #255	@ 0xff
  uint8_t const hid_itf = get_index_by_itfnum((uint8_t)request->wIndex);
 800643a:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  TU_VERIFY(hid_itf < CFG_TUD_HID);
 800643e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006442:	2b00      	cmp	r3, #0
 8006444:	d001      	beq.n	800644a <hidd_control_xfer_cb+0x6a>
 8006446:	2300      	movs	r3, #0
 8006448:	e1b2      	b.n	80067b0 <hidd_control_xfer_cb+0x3d0>
  hidd_interface_t *p_hid = &_hidd_itf[hid_itf];
 800644a:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800644e:	4613      	mov	r3, r2
 8006450:	005b      	lsls	r3, r3, #1
 8006452:	4413      	add	r3, r2
 8006454:	009b      	lsls	r3, r3, #2
 8006456:	4a7f      	ldr	r2, [pc, #508]	@ (8006654 <hidd_control_xfer_cb+0x274>)
 8006458:	4413      	add	r3, r2
 800645a:	637b      	str	r3, [r7, #52]	@ 0x34
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[hid_itf];
 800645c:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8006460:	4613      	mov	r3, r2
 8006462:	005b      	lsls	r3, r3, #1
 8006464:	4413      	add	r3, r2
 8006466:	011b      	lsls	r3, r3, #4
 8006468:	4a7b      	ldr	r2, [pc, #492]	@ (8006658 <hidd_control_xfer_cb+0x278>)
 800646a:	4413      	add	r3, r2
 800646c:	633b      	str	r3, [r7, #48]	@ 0x30

  if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_STANDARD) {
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006476:	b2db      	uxtb	r3, r3
 8006478:	2b00      	cmp	r3, #0
 800647a:	d145      	bne.n	8006508 <hidd_control_xfer_cb+0x128>
    //------------- STD Request -------------//
    if (stage == CONTROL_STAGE_SETUP) {
 800647c:	79bb      	ldrb	r3, [r7, #6]
 800647e:	2b01      	cmp	r3, #1
 8006480:	f040 8195 	bne.w	80067ae <hidd_control_xfer_cb+0x3ce>
      uint8_t const desc_type = tu_u16_high(request->wValue);
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	885b      	ldrh	r3, [r3, #2]
 8006488:	b29b      	uxth	r3, r3
 800648a:	83bb      	strh	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800648c:	8bbb      	ldrh	r3, [r7, #28]
 800648e:	0a1b      	lsrs	r3, r3, #8
 8006490:	b29b      	uxth	r3, r3
 8006492:	b2db      	uxtb	r3, r3
 8006494:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      // uint8_t const desc_index = tu_u16_low (request->wValue);

      if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_HID) {
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	785b      	ldrb	r3, [r3, #1]
 800649c:	2b06      	cmp	r3, #6
 800649e:	d11b      	bne.n	80064d8 <hidd_control_xfer_cb+0xf8>
 80064a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064a4:	2b21      	cmp	r3, #33	@ 0x21
 80064a6:	d117      	bne.n	80064d8 <hidd_control_xfer_cb+0xf8>
        TU_VERIFY(p_hid->hid_descriptor);
 80064a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064aa:	689b      	ldr	r3, [r3, #8]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d101      	bne.n	80064b4 <hidd_control_xfer_cb+0xd4>
 80064b0:	2300      	movs	r3, #0
 80064b2:	e17d      	b.n	80067b0 <hidd_control_xfer_cb+0x3d0>
        TU_VERIFY(tud_control_xfer(rhport, request, (void *)(uintptr_t)p_hid->hid_descriptor, p_hid->hid_descriptor->bLength));
 80064b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064b6:	689a      	ldr	r2, [r3, #8]
 80064b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	781b      	ldrb	r3, [r3, #0]
 80064be:	79f8      	ldrb	r0, [r7, #7]
 80064c0:	6839      	ldr	r1, [r7, #0]
 80064c2:	f004 fe53 	bl	800b16c <tud_control_xfer>
 80064c6:	4603      	mov	r3, r0
 80064c8:	f083 0301 	eor.w	r3, r3, #1
 80064cc:	b2db      	uxtb	r3, r3
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	f000 816d 	beq.w	80067ae <hidd_control_xfer_cb+0x3ce>
 80064d4:	2300      	movs	r3, #0
 80064d6:	e16b      	b.n	80067b0 <hidd_control_xfer_cb+0x3d0>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	785b      	ldrb	r3, [r3, #1]
 80064dc:	2b06      	cmp	r3, #6
 80064de:	d111      	bne.n	8006504 <hidd_control_xfer_cb+0x124>
 80064e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064e4:	2b22      	cmp	r3, #34	@ 0x22
 80064e6:	d10d      	bne.n	8006504 <hidd_control_xfer_cb+0x124>
        uint8_t const *desc_report = tud_hid_descriptor_report_cb(hid_itf);
 80064e8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80064ec:	4618      	mov	r0, r3
 80064ee:	f7fa ff33 	bl	8001358 <tud_hid_descriptor_report_cb>
 80064f2:	6238      	str	r0, [r7, #32]
        tud_control_xfer(rhport, request, (void *)(uintptr_t)desc_report, p_hid->report_desc_len);
 80064f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064f6:	889b      	ldrh	r3, [r3, #4]
 80064f8:	79f8      	ldrb	r0, [r7, #7]
 80064fa:	6a3a      	ldr	r2, [r7, #32]
 80064fc:	6839      	ldr	r1, [r7, #0]
 80064fe:	f004 fe35 	bl	800b16c <tud_control_xfer>
      } else if (request->bRequest == TUSB_REQ_GET_DESCRIPTOR && desc_type == HID_DESC_TYPE_REPORT) {
 8006502:	e154      	b.n	80067ae <hidd_control_xfer_cb+0x3ce>
      } else {
        return false; // stall unsupported request
 8006504:	2300      	movs	r3, #0
 8006506:	e153      	b.n	80067b0 <hidd_control_xfer_cb+0x3d0>
      }
    }
  } else if (request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS) {
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	781b      	ldrb	r3, [r3, #0]
 800650c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006510:	b2db      	uxtb	r3, r3
 8006512:	2b20      	cmp	r3, #32
 8006514:	f040 813e 	bne.w	8006794 <hidd_control_xfer_cb+0x3b4>
    //------------- Class Specific Request -------------//
    switch (request->bRequest) {
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	785b      	ldrb	r3, [r3, #1]
 800651c:	3b01      	subs	r3, #1
 800651e:	2b0a      	cmp	r3, #10
 8006520:	f200 8136 	bhi.w	8006790 <hidd_control_xfer_cb+0x3b0>
 8006524:	a201      	add	r2, pc, #4	@ (adr r2, 800652c <hidd_control_xfer_cb+0x14c>)
 8006526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800652a:	bf00      	nop
 800652c:	08006559 	.word	0x08006559
 8006530:	0800672f 	.word	0x0800672f
 8006534:	08006745 	.word	0x08006745
 8006538:	08006791 	.word	0x08006791
 800653c:	08006791 	.word	0x08006791
 8006540:	08006791 	.word	0x08006791
 8006544:	08006791 	.word	0x08006791
 8006548:	08006791 	.word	0x08006791
 800654c:	0800662f 	.word	0x0800662f
 8006550:	080066e9 	.word	0x080066e9
 8006554:	0800675b 	.word	0x0800675b
      case HID_REQ_CONTROL_GET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 8006558:	79bb      	ldrb	r3, [r7, #6]
 800655a:	2b01      	cmp	r3, #1
 800655c:	f040 811c 	bne.w	8006798 <hidd_control_xfer_cb+0x3b8>
          uint8_t const report_type = tu_u16_high(request->wValue);
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	885b      	ldrh	r3, [r3, #2]
 8006564:	b29b      	uxth	r3, r3
 8006566:	82bb      	strh	r3, [r7, #20]
 8006568:	8abb      	ldrh	r3, [r7, #20]
 800656a:	0a1b      	lsrs	r3, r3, #8
 800656c:	b29b      	uxth	r3, r3
 800656e:	b2db      	uxtb	r3, r3
 8006570:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          uint8_t const report_id = tu_u16_low(request->wValue);
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	885b      	ldrh	r3, [r3, #2]
 8006578:	b29b      	uxth	r3, r3
 800657a:	82fb      	strh	r3, [r7, #22]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800657c:	8afb      	ldrh	r3, [r7, #22]
 800657e:	b2db      	uxtb	r3, r3
 8006580:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

          uint8_t* report_buf = p_epbuf->ctrl;
 8006584:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006586:	647b      	str	r3, [r7, #68]	@ 0x44
          uint16_t req_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	88db      	ldrh	r3, [r3, #6]
 800658c:	b29b      	uxth	r3, r3
 800658e:	837b      	strh	r3, [r7, #26]
 8006590:	2310      	movs	r3, #16
 8006592:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8006594:	8b7a      	ldrh	r2, [r7, #26]
 8006596:	8b3b      	ldrh	r3, [r7, #24]
 8006598:	4293      	cmp	r3, r2
 800659a:	bf28      	it	cs
 800659c:	4613      	movcs	r3, r2
 800659e:	b29b      	uxth	r3, r3
 80065a0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
          uint16_t xferlen = 0;
 80065a4:	2300      	movs	r3, #0
 80065a6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

          // If host request a specific Report ID, add ID to as 1 byte of response
          if ((report_id != HID_REPORT_TYPE_INVALID) && (req_len > 1)) {
 80065aa:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d013      	beq.n	80065da <hidd_control_xfer_cb+0x1fa>
 80065b2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80065b6:	2b01      	cmp	r3, #1
 80065b8:	d90f      	bls.n	80065da <hidd_control_xfer_cb+0x1fa>
            *report_buf++ = report_id;
 80065ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065bc:	1c5a      	adds	r2, r3, #1
 80065be:	647a      	str	r2, [r7, #68]	@ 0x44
 80065c0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80065c4:	701a      	strb	r2, [r3, #0]
            req_len--;
 80065c6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80065ca:	3b01      	subs	r3, #1
 80065cc:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
            xferlen++;
 80065d0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80065d4:	3301      	adds	r3, #1
 80065d6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          }

          xferlen += tud_hid_get_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, req_len);
 80065da:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80065de:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 80065e2:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 80065e6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80065ea:	9300      	str	r3, [sp, #0]
 80065ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065ee:	f7f9 fff5 	bl	80005dc <tud_hid_get_report_cb>
 80065f2:	4603      	mov	r3, r0
 80065f4:	461a      	mov	r2, r3
 80065f6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80065fa:	4413      	add	r3, r2
 80065fc:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
          TU_ASSERT(xferlen > 0);
 8006600:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8006604:	2b00      	cmp	r3, #0
 8006606:	d10a      	bne.n	800661e <hidd_control_xfer_cb+0x23e>
 8006608:	4b14      	ldr	r3, [pc, #80]	@ (800665c <hidd_control_xfer_cb+0x27c>)
 800660a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800660c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f003 0301 	and.w	r3, r3, #1
 8006614:	2b00      	cmp	r3, #0
 8006616:	d000      	beq.n	800661a <hidd_control_xfer_cb+0x23a>
 8006618:	be00      	bkpt	0x0000
 800661a:	2300      	movs	r3, #0
 800661c:	e0c8      	b.n	80067b0 <hidd_control_xfer_cb+0x3d0>

          tud_control_xfer(rhport, request, p_epbuf->ctrl, xferlen);
 800661e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006620:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8006624:	79f8      	ldrb	r0, [r7, #7]
 8006626:	6839      	ldr	r1, [r7, #0]
 8006628:	f004 fda0 	bl	800b16c <tud_control_xfer>
        }
        break;
 800662c:	e0b4      	b.n	8006798 <hidd_control_xfer_cb+0x3b8>

      case HID_REQ_CONTROL_SET_REPORT:
        if (stage == CONTROL_STAGE_SETUP) {
 800662e:	79bb      	ldrb	r3, [r7, #6]
 8006630:	2b01      	cmp	r3, #1
 8006632:	d115      	bne.n	8006660 <hidd_control_xfer_cb+0x280>
          TU_VERIFY(request->wLength <= CFG_TUD_HID_EP_BUFSIZE);
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	88db      	ldrh	r3, [r3, #6]
 8006638:	b29b      	uxth	r3, r3
 800663a:	2b10      	cmp	r3, #16
 800663c:	d901      	bls.n	8006642 <hidd_control_xfer_cb+0x262>
 800663e:	2300      	movs	r3, #0
 8006640:	e0b6      	b.n	80067b0 <hidd_control_xfer_cb+0x3d0>
          tud_control_xfer(rhport, request, p_epbuf->ctrl, request->wLength);
 8006642:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	88db      	ldrh	r3, [r3, #6]
 8006648:	b29b      	uxth	r3, r3
 800664a:	79f8      	ldrb	r0, [r7, #7]
 800664c:	6839      	ldr	r1, [r7, #0]
 800664e:	f004 fd8d 	bl	800b16c <tud_control_xfer>
            report_len--;
          }

          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
        }
        break;
 8006652:	e0a3      	b.n	800679c <hidd_control_xfer_cb+0x3bc>
 8006654:	20010894 	.word	0x20010894
 8006658:	200108a0 	.word	0x200108a0
 800665c:	e000edf0 	.word	0xe000edf0
        } else if (stage == CONTROL_STAGE_ACK) {
 8006660:	79bb      	ldrb	r3, [r7, #6]
 8006662:	2b03      	cmp	r3, #3
 8006664:	f040 809a 	bne.w	800679c <hidd_control_xfer_cb+0x3bc>
          uint8_t const report_type = tu_u16_high(request->wValue);
 8006668:	683b      	ldr	r3, [r7, #0]
 800666a:	885b      	ldrh	r3, [r3, #2]
 800666c:	b29b      	uxth	r3, r3
 800666e:	81bb      	strh	r3, [r7, #12]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 8006670:	89bb      	ldrh	r3, [r7, #12]
 8006672:	0a1b      	lsrs	r3, r3, #8
 8006674:	b29b      	uxth	r3, r3
 8006676:	b2db      	uxtb	r3, r3
 8006678:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          uint8_t const report_id = tu_u16_low(request->wValue);
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	885b      	ldrh	r3, [r3, #2]
 8006680:	b29b      	uxth	r3, r3
 8006682:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8006684:	89fb      	ldrh	r3, [r7, #14]
 8006686:	b2db      	uxtb	r3, r3
 8006688:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
          uint8_t const* report_buf = p_epbuf->ctrl;
 800668c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          uint16_t report_len = tu_min16(request->wLength, CFG_TUD_HID_EP_BUFSIZE);
 8006690:	683b      	ldr	r3, [r7, #0]
 8006692:	88db      	ldrh	r3, [r3, #6]
 8006694:	b29b      	uxth	r3, r3
 8006696:	827b      	strh	r3, [r7, #18]
 8006698:	2310      	movs	r3, #16
 800669a:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800669c:	8a7a      	ldrh	r2, [r7, #18]
 800669e:	8a3b      	ldrh	r3, [r7, #16]
 80066a0:	4293      	cmp	r3, r2
 80066a2:	bf28      	it	cs
 80066a4:	4613      	movcs	r3, r2
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	877b      	strh	r3, [r7, #58]	@ 0x3a
          if ((report_id != HID_REPORT_TYPE_INVALID) && (report_len > 1) && (report_id == report_buf[0])) {
 80066aa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d00e      	beq.n	80066d0 <hidd_control_xfer_cb+0x2f0>
 80066b2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	d90b      	bls.n	80066d0 <hidd_control_xfer_cb+0x2f0>
 80066b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066ba:	781b      	ldrb	r3, [r3, #0]
 80066bc:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d105      	bne.n	80066d0 <hidd_control_xfer_cb+0x2f0>
            report_buf++;
 80066c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066c6:	3301      	adds	r3, #1
 80066c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
            report_len--;
 80066ca:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80066cc:	3b01      	subs	r3, #1
 80066ce:	877b      	strh	r3, [r7, #58]	@ 0x3a
          tud_hid_set_report_cb(hid_itf, report_id, (hid_report_type_t) report_type, report_buf, report_len);
 80066d0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80066d4:	f897 102e 	ldrb.w	r1, [r7, #46]	@ 0x2e
 80066d8:	f897 0039 	ldrb.w	r0, [r7, #57]	@ 0x39
 80066dc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80066de:	9300      	str	r3, [sp, #0]
 80066e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066e2:	f7f9 ff6b 	bl	80005bc <tud_hid_set_report_cb>
        break;
 80066e6:	e059      	b.n	800679c <hidd_control_xfer_cb+0x3bc>

      case HID_REQ_CONTROL_SET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 80066e8:	79bb      	ldrb	r3, [r7, #6]
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d158      	bne.n	80067a0 <hidd_control_xfer_cb+0x3c0>
          p_hid->idle_rate = tu_u16_high(request->wValue);
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	885b      	ldrh	r3, [r3, #2]
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 80066f6:	897b      	ldrh	r3, [r7, #10]
 80066f8:	0a1b      	lsrs	r3, r3, #8
 80066fa:	b29b      	uxth	r3, r3
 80066fc:	b2da      	uxtb	r2, r3
 80066fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006700:	71da      	strb	r2, [r3, #7]
          TU_VERIFY(tud_hid_set_idle_cb(hid_itf, p_hid->idle_rate)); // stall if false
 8006702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006704:	79da      	ldrb	r2, [r3, #7]
 8006706:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800670a:	4611      	mov	r1, r2
 800670c:	4618      	mov	r0, r3
 800670e:	f7ff fd2f 	bl	8006170 <tud_hid_set_idle_cb>
 8006712:	4603      	mov	r3, r0
 8006714:	f083 0301 	eor.w	r3, r3, #1
 8006718:	b2db      	uxtb	r3, r3
 800671a:	2b00      	cmp	r3, #0
 800671c:	d001      	beq.n	8006722 <hidd_control_xfer_cb+0x342>
 800671e:	2300      	movs	r3, #0
 8006720:	e046      	b.n	80067b0 <hidd_control_xfer_cb+0x3d0>
          tud_control_status(rhport, request);
 8006722:	79fb      	ldrb	r3, [r7, #7]
 8006724:	6839      	ldr	r1, [r7, #0]
 8006726:	4618      	mov	r0, r3
 8006728:	f004 fc9c 	bl	800b064 <tud_control_status>
        }
        break;
 800672c:	e038      	b.n	80067a0 <hidd_control_xfer_cb+0x3c0>

      case HID_REQ_CONTROL_GET_IDLE:
        if (stage == CONTROL_STAGE_SETUP) {
 800672e:	79bb      	ldrb	r3, [r7, #6]
 8006730:	2b01      	cmp	r3, #1
 8006732:	d137      	bne.n	80067a4 <hidd_control_xfer_cb+0x3c4>
          // TODO idle rate of report
          tud_control_xfer(rhport, request, &p_hid->idle_rate, 1);
 8006734:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006736:	1dda      	adds	r2, r3, #7
 8006738:	79f8      	ldrb	r0, [r7, #7]
 800673a:	2301      	movs	r3, #1
 800673c:	6839      	ldr	r1, [r7, #0]
 800673e:	f004 fd15 	bl	800b16c <tud_control_xfer>
        }
        break;
 8006742:	e02f      	b.n	80067a4 <hidd_control_xfer_cb+0x3c4>

      case HID_REQ_CONTROL_GET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 8006744:	79bb      	ldrb	r3, [r7, #6]
 8006746:	2b01      	cmp	r3, #1
 8006748:	d12e      	bne.n	80067a8 <hidd_control_xfer_cb+0x3c8>
          tud_control_xfer(rhport, request, &p_hid->protocol_mode, 1);
 800674a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800674c:	1d9a      	adds	r2, r3, #6
 800674e:	79f8      	ldrb	r0, [r7, #7]
 8006750:	2301      	movs	r3, #1
 8006752:	6839      	ldr	r1, [r7, #0]
 8006754:	f004 fd0a 	bl	800b16c <tud_control_xfer>
        }
        break;
 8006758:	e026      	b.n	80067a8 <hidd_control_xfer_cb+0x3c8>

      case HID_REQ_CONTROL_SET_PROTOCOL:
        if (stage == CONTROL_STAGE_SETUP) {
 800675a:	79bb      	ldrb	r3, [r7, #6]
 800675c:	2b01      	cmp	r3, #1
 800675e:	d105      	bne.n	800676c <hidd_control_xfer_cb+0x38c>
          tud_control_status(rhport, request);
 8006760:	79fb      	ldrb	r3, [r7, #7]
 8006762:	6839      	ldr	r1, [r7, #0]
 8006764:	4618      	mov	r0, r3
 8006766:	f004 fc7d 	bl	800b064 <tud_control_status>
        } else if (stage == CONTROL_STAGE_ACK) {
          p_hid->protocol_mode = (uint8_t) request->wValue;
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
        }
        break;
 800676a:	e01f      	b.n	80067ac <hidd_control_xfer_cb+0x3cc>
        } else if (stage == CONTROL_STAGE_ACK) {
 800676c:	79bb      	ldrb	r3, [r7, #6]
 800676e:	2b03      	cmp	r3, #3
 8006770:	d11c      	bne.n	80067ac <hidd_control_xfer_cb+0x3cc>
          p_hid->protocol_mode = (uint8_t) request->wValue;
 8006772:	683b      	ldr	r3, [r7, #0]
 8006774:	885b      	ldrh	r3, [r3, #2]
 8006776:	b29b      	uxth	r3, r3
 8006778:	b2da      	uxtb	r2, r3
 800677a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800677c:	719a      	strb	r2, [r3, #6]
          tud_hid_set_protocol_cb(hid_itf, p_hid->protocol_mode);
 800677e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006780:	799a      	ldrb	r2, [r3, #6]
 8006782:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006786:	4611      	mov	r1, r2
 8006788:	4618      	mov	r0, r3
 800678a:	f7ff fce3 	bl	8006154 <tud_hid_set_protocol_cb>
        break;
 800678e:	e00d      	b.n	80067ac <hidd_control_xfer_cb+0x3cc>

      default:
        return false; // stall unsupported request
 8006790:	2300      	movs	r3, #0
 8006792:	e00d      	b.n	80067b0 <hidd_control_xfer_cb+0x3d0>
    }
  } else {
    return false; // stall unsupported request
 8006794:	2300      	movs	r3, #0
 8006796:	e00b      	b.n	80067b0 <hidd_control_xfer_cb+0x3d0>
        break;
 8006798:	bf00      	nop
 800679a:	e008      	b.n	80067ae <hidd_control_xfer_cb+0x3ce>
        break;
 800679c:	bf00      	nop
 800679e:	e006      	b.n	80067ae <hidd_control_xfer_cb+0x3ce>
        break;
 80067a0:	bf00      	nop
 80067a2:	e004      	b.n	80067ae <hidd_control_xfer_cb+0x3ce>
        break;
 80067a4:	bf00      	nop
 80067a6:	e002      	b.n	80067ae <hidd_control_xfer_cb+0x3ce>
        break;
 80067a8:	bf00      	nop
 80067aa:	e000      	b.n	80067ae <hidd_control_xfer_cb+0x3ce>
        break;
 80067ac:	bf00      	nop
  }

  return true;
 80067ae:	2301      	movs	r3, #1
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3748      	adds	r7, #72	@ 0x48
 80067b4:	46bd      	mov	sp, r7
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <hidd_xfer_cb>:

bool hidd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b08a      	sub	sp, #40	@ 0x28
 80067bc:	af02      	add	r7, sp, #8
 80067be:	603b      	str	r3, [r7, #0]
 80067c0:	4603      	mov	r3, r0
 80067c2:	71fb      	strb	r3, [r7, #7]
 80067c4:	460b      	mov	r3, r1
 80067c6:	71bb      	strb	r3, [r7, #6]
 80067c8:	4613      	mov	r3, r2
 80067ca:	717b      	strb	r3, [r7, #5]
  uint8_t instance;
  hidd_interface_t *p_hid;

  // Identify which interface to use
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 80067cc:	2300      	movs	r3, #0
 80067ce:	77fb      	strb	r3, [r7, #31]
 80067d0:	e014      	b.n	80067fc <hidd_xfer_cb+0x44>
    p_hid = &_hidd_itf[instance];
 80067d2:	7ffa      	ldrb	r2, [r7, #31]
 80067d4:	4613      	mov	r3, r2
 80067d6:	005b      	lsls	r3, r3, #1
 80067d8:	4413      	add	r3, r2
 80067da:	009b      	lsls	r3, r3, #2
 80067dc:	4a3f      	ldr	r2, [pc, #252]	@ (80068dc <hidd_xfer_cb+0x124>)
 80067de:	4413      	add	r3, r2
 80067e0:	61bb      	str	r3, [r7, #24]
    if ((ep_addr == p_hid->ep_out) || (ep_addr == p_hid->ep_in)) {
 80067e2:	69bb      	ldr	r3, [r7, #24]
 80067e4:	789b      	ldrb	r3, [r3, #2]
 80067e6:	79ba      	ldrb	r2, [r7, #6]
 80067e8:	429a      	cmp	r2, r3
 80067ea:	d00a      	beq.n	8006802 <hidd_xfer_cb+0x4a>
 80067ec:	69bb      	ldr	r3, [r7, #24]
 80067ee:	785b      	ldrb	r3, [r3, #1]
 80067f0:	79ba      	ldrb	r2, [r7, #6]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d005      	beq.n	8006802 <hidd_xfer_cb+0x4a>
  for (instance = 0; instance < CFG_TUD_HID; instance++) {
 80067f6:	7ffb      	ldrb	r3, [r7, #31]
 80067f8:	3301      	adds	r3, #1
 80067fa:	77fb      	strb	r3, [r7, #31]
 80067fc:	7ffb      	ldrb	r3, [r7, #31]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d0e7      	beq.n	80067d2 <hidd_xfer_cb+0x1a>
      break;
    }
  }
  TU_ASSERT(instance < CFG_TUD_HID);
 8006802:	7ffb      	ldrb	r3, [r7, #31]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00a      	beq.n	800681e <hidd_xfer_cb+0x66>
 8006808:	4b35      	ldr	r3, [pc, #212]	@ (80068e0 <hidd_xfer_cb+0x128>)
 800680a:	60fb      	str	r3, [r7, #12]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f003 0301 	and.w	r3, r3, #1
 8006814:	2b00      	cmp	r3, #0
 8006816:	d000      	beq.n	800681a <hidd_xfer_cb+0x62>
 8006818:	be00      	bkpt	0x0000
 800681a:	2300      	movs	r3, #0
 800681c:	e059      	b.n	80068d2 <hidd_xfer_cb+0x11a>
  hidd_epbuf_t *p_epbuf = &_hidd_epbuf[instance];
 800681e:	7ffa      	ldrb	r2, [r7, #31]
 8006820:	4613      	mov	r3, r2
 8006822:	005b      	lsls	r3, r3, #1
 8006824:	4413      	add	r3, r2
 8006826:	011b      	lsls	r3, r3, #4
 8006828:	4a2e      	ldr	r2, [pc, #184]	@ (80068e4 <hidd_xfer_cb+0x12c>)
 800682a:	4413      	add	r3, r2
 800682c:	617b      	str	r3, [r7, #20]

  if (ep_addr == p_hid->ep_in) {
 800682e:	69bb      	ldr	r3, [r7, #24]
 8006830:	785b      	ldrb	r3, [r3, #1]
 8006832:	79ba      	ldrb	r2, [r7, #6]
 8006834:	429a      	cmp	r2, r3
 8006836:	d116      	bne.n	8006866 <hidd_xfer_cb+0xae>
    // Input report
    if (XFER_RESULT_SUCCESS == result) {
 8006838:	797b      	ldrb	r3, [r7, #5]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d109      	bne.n	8006852 <hidd_xfer_cb+0x9a>
      tud_hid_report_complete_cb(instance, p_epbuf->epin, (uint16_t) xferred_bytes);
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	f103 0110 	add.w	r1, r3, #16
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	b29a      	uxth	r2, r3
 8006848:	7ffb      	ldrb	r3, [r7, #31]
 800684a:	4618      	mov	r0, r3
 800684c:	f7ff fc9f 	bl	800618e <tud_hid_report_complete_cb>
 8006850:	e03e      	b.n	80068d0 <hidd_xfer_cb+0x118>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_INPUT, p_epbuf->epin, (uint16_t) xferred_bytes);
 8006852:	697b      	ldr	r3, [r7, #20]
 8006854:	f103 0210 	add.w	r2, r3, #16
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	b29b      	uxth	r3, r3
 800685c:	7ff8      	ldrb	r0, [r7, #31]
 800685e:	2101      	movs	r1, #1
 8006860:	f7ff fca3 	bl	80061aa <tud_hid_report_failed_cb>
 8006864:	e034      	b.n	80068d0 <hidd_xfer_cb+0x118>
    }
  } else {
    // Output report
    if (XFER_RESULT_SUCCESS == result) {
 8006866:	797b      	ldrb	r3, [r7, #5]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d10c      	bne.n	8006886 <hidd_xfer_cb+0xce>
      tud_hid_set_report_cb(instance, 0, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t)xferred_bytes);
 800686c:	697b      	ldr	r3, [r7, #20]
 800686e:	f103 0220 	add.w	r2, r3, #32
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	b29b      	uxth	r3, r3
 8006876:	7ff8      	ldrb	r0, [r7, #31]
 8006878:	9300      	str	r3, [sp, #0]
 800687a:	4613      	mov	r3, r2
 800687c:	2202      	movs	r2, #2
 800687e:	2100      	movs	r1, #0
 8006880:	f7f9 fe9c 	bl	80005bc <tud_hid_set_report_cb>
 8006884:	e008      	b.n	8006898 <hidd_xfer_cb+0xe0>
    } else {
      tud_hid_report_failed_cb(instance, HID_REPORT_TYPE_OUTPUT, p_epbuf->epout, (uint16_t) xferred_bytes);
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	f103 0220 	add.w	r2, r3, #32
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	b29b      	uxth	r3, r3
 8006890:	7ff8      	ldrb	r0, [r7, #31]
 8006892:	2102      	movs	r1, #2
 8006894:	f7ff fc89 	bl	80061aa <tud_hid_report_failed_cb>
    }

    // prepare for new transfer
    TU_ASSERT(usbd_edpt_xfer(rhport, p_hid->ep_out, p_epbuf->epout, CFG_TUD_HID_EP_BUFSIZE, false));
 8006898:	69bb      	ldr	r3, [r7, #24]
 800689a:	7899      	ldrb	r1, [r3, #2]
 800689c:	697b      	ldr	r3, [r7, #20]
 800689e:	f103 0220 	add.w	r2, r3, #32
 80068a2:	79f8      	ldrb	r0, [r7, #7]
 80068a4:	2300      	movs	r3, #0
 80068a6:	9300      	str	r3, [sp, #0]
 80068a8:	2310      	movs	r3, #16
 80068aa:	f004 f9e5 	bl	800ac78 <usbd_edpt_xfer>
 80068ae:	4603      	mov	r3, r0
 80068b0:	f083 0301 	eor.w	r3, r3, #1
 80068b4:	b2db      	uxtb	r3, r3
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d00a      	beq.n	80068d0 <hidd_xfer_cb+0x118>
 80068ba:	4b09      	ldr	r3, [pc, #36]	@ (80068e0 <hidd_xfer_cb+0x128>)
 80068bc:	613b      	str	r3, [r7, #16]
 80068be:	693b      	ldr	r3, [r7, #16]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f003 0301 	and.w	r3, r3, #1
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d000      	beq.n	80068cc <hidd_xfer_cb+0x114>
 80068ca:	be00      	bkpt	0x0000
 80068cc:	2300      	movs	r3, #0
 80068ce:	e000      	b.n	80068d2 <hidd_xfer_cb+0x11a>
  }

  return true;
 80068d0:	2301      	movs	r3, #1
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3720      	adds	r7, #32
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	bf00      	nop
 80068dc:	20010894 	.word	0x20010894
 80068e0:	e000edf0 	.word	0xe000edf0
 80068e4:	200108a0 	.word	0x200108a0

080068e8 <tud_msc_inquiry2_cb>:
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4]) {
  (void) lun; (void) vendor_id; (void) product_id; (void) product_rev;
}
TU_ATTR_WEAK uint32_t tud_msc_inquiry2_cb(uint8_t lun, scsi_inquiry_resp_t *inquiry_resp, uint32_t bufsize) {
 80068e8:	b480      	push	{r7}
 80068ea:	b085      	sub	sp, #20
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	4603      	mov	r3, r0
 80068f0:	60b9      	str	r1, [r7, #8]
 80068f2:	607a      	str	r2, [r7, #4]
 80068f4:	73fb      	strb	r3, [r7, #15]
  (void) lun; (void) inquiry_resp; (void) bufsize;
  return 0;
 80068f6:	2300      	movs	r3, #0
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3714      	adds	r7, #20
 80068fc:	46bd      	mov	sp, r7
 80068fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006902:	4770      	bx	lr

08006904 <fail_scsi_op>:
  uint8_t rhport = p_msc->rhport;
  p_msc->stage = MSC_STAGE_CMD;
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
}

static void fail_scsi_op(mscd_interface_t* p_msc, uint8_t status) {
 8006904:	b580      	push	{r7, lr}
 8006906:	b088      	sub	sp, #32
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
 800690c:	460b      	mov	r3, r1
 800690e:	70fb      	strb	r3, [r7, #3]
  msc_cbw_t const * p_cbw = &p_msc->cbw;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	61fb      	str	r3, [r7, #28]
  msc_csw_t       * p_csw = &p_msc->csw;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	3320      	adds	r3, #32
 8006918:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	7fdb      	ldrb	r3, [r3, #31]
 800691e:	75fb      	strb	r3, [r7, #23]

  p_csw->status       = status;
 8006920:	69bb      	ldr	r3, [r7, #24]
 8006922:	78fa      	ldrb	r2, [r7, #3]
 8006924:	731a      	strb	r2, [r3, #12]
  p_csw->data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	689a      	ldr	r2, [r3, #8]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800692e:	1ad2      	subs	r2, r2, r3
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	609a      	str	r2, [r3, #8]
  p_msc->stage        = MSC_STAGE_STATUS;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2202      	movs	r2, #2
 8006938:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  // failed but sense key is not set: default to Illegal Request
  if (p_msc->sense_key == 0) {
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006942:	2b00      	cmp	r3, #0
 8006944:	d106      	bne.n	8006954 <fail_scsi_op+0x50>
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
 8006946:	69fb      	ldr	r3, [r7, #28]
 8006948:	7b58      	ldrb	r0, [r3, #13]
 800694a:	2300      	movs	r3, #0
 800694c:	2220      	movs	r2, #32
 800694e:	2105      	movs	r1, #5
 8006950:	f000 f984 	bl	8006c5c <tud_msc_set_sense>
  }

  // If there is data stage and not yet complete, stall it
  if (p_cbw->total_bytes && p_csw->data_residue) {
 8006954:	69fb      	ldr	r3, [r7, #28]
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d028      	beq.n	80069ae <fail_scsi_op+0xaa>
 800695c:	69bb      	ldr	r3, [r7, #24]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d024      	beq.n	80069ae <fail_scsi_op+0xaa>
    if (is_data_in(p_cbw->dir)) {
 8006964:	69fb      	ldr	r3, [r7, #28]
 8006966:	7b1b      	ldrb	r3, [r3, #12]
 8006968:	75bb      	strb	r3, [r7, #22]
  return tu_bit_test(dir, 7);
 800696a:	7dbb      	ldrb	r3, [r7, #22]
 800696c:	613b      	str	r3, [r7, #16]
 800696e:	2307      	movs	r3, #7
 8006970:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8006972:	7bfb      	ldrb	r3, [r7, #15]
 8006974:	693a      	ldr	r2, [r7, #16]
 8006976:	fa22 f303 	lsr.w	r3, r2, r3
 800697a:	f003 0301 	and.w	r3, r3, #1
 800697e:	2b00      	cmp	r3, #0
 8006980:	bf14      	ite	ne
 8006982:	2301      	movne	r3, #1
 8006984:	2300      	moveq	r3, #0
 8006986:	b2db      	uxtb	r3, r3
    if (is_data_in(p_cbw->dir)) {
 8006988:	2b00      	cmp	r3, #0
 800698a:	d008      	beq.n	800699e <fail_scsi_op+0x9a>
      usbd_edpt_stall(rhport, p_msc->ep_in);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8006992:	7dfb      	ldrb	r3, [r7, #23]
 8006994:	4611      	mov	r1, r2
 8006996:	4618      	mov	r0, r3
 8006998:	f004 fa90 	bl	800aebc <usbd_edpt_stall>
    } else {
      usbd_edpt_stall(rhport, p_msc->ep_out);
    }
  }
}
 800699c:	e007      	b.n	80069ae <fail_scsi_op+0xaa>
      usbd_edpt_stall(rhport, p_msc->ep_out);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 80069a4:	7dfb      	ldrb	r3, [r7, #23]
 80069a6:	4611      	mov	r1, r2
 80069a8:	4618      	mov	r0, r3
 80069aa:	f004 fa87 	bl	800aebc <usbd_edpt_stall>
}
 80069ae:	bf00      	nop
 80069b0:	3720      	adds	r7, #32
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <rdwr10_validate_cmd>:
    return 0; // invalid block count
  }
  return (uint16_t) (cbw->total_bytes / block_count);
}

static uint8_t rdwr10_validate_cmd(msc_cbw_t const* cbw) {
 80069b6:	b480      	push	{r7}
 80069b8:	b08b      	sub	sp, #44	@ 0x2c
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
  uint8_t status = MSC_CSW_STATUS_PASSED;
 80069be:	2300      	movs	r3, #0
 80069c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	623b      	str	r3, [r7, #32]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 80069c8:	6a3b      	ldr	r3, [r7, #32]
 80069ca:	330f      	adds	r3, #15
 80069cc:	3307      	adds	r3, #7
 80069ce:	61fb      	str	r3, [r7, #28]
  return *((uint16_t const *) mem);
 80069d0:	69fb      	ldr	r3, [r7, #28]
 80069d2:	881b      	ldrh	r3, [r3, #0]
 80069d4:	837b      	strh	r3, [r7, #26]
  return tu_ntohs(block_count);
 80069d6:	8b7b      	ldrh	r3, [r7, #26]
 80069d8:	ba5b      	rev16	r3, r3
 80069da:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 80069dc:	84bb      	strh	r3, [r7, #36]	@ 0x24

  if (cbw->total_bytes == 0) {
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d106      	bne.n	80069f4 <rdwr10_validate_cmd+0x3e>
    if (block_count > 0) {
 80069e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d04d      	beq.n	8006a88 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV("  SCSI case 2 (Hn < Di) or case 3 (Hn < Do) \r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 80069ec:	2302      	movs	r3, #2
 80069ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80069f2:	e049      	b.n	8006a88 <rdwr10_validate_cmd+0xd2>
    } else {
      // no data transfer, only exist in complaint test suite
    }
  } else {
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	7bdb      	ldrb	r3, [r3, #15]
 80069f8:	2b28      	cmp	r3, #40	@ 0x28
 80069fa:	d11a      	bne.n	8006a32 <rdwr10_validate_cmd+0x7c>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	7b1b      	ldrb	r3, [r3, #12]
 8006a00:	767b      	strb	r3, [r7, #25]
  return tu_bit_test(dir, 7);
 8006a02:	7e7b      	ldrb	r3, [r7, #25]
 8006a04:	617b      	str	r3, [r7, #20]
 8006a06:	2307      	movs	r3, #7
 8006a08:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8006a0a:	7cfb      	ldrb	r3, [r7, #19]
 8006a0c:	697a      	ldr	r2, [r7, #20]
 8006a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8006a12:	f003 0301 	and.w	r3, r3, #1
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	bf14      	ite	ne
 8006a1a:	2301      	movne	r3, #1
 8006a1c:	2300      	moveq	r3, #0
 8006a1e:	b2db      	uxtb	r3, r3
    if (SCSI_CMD_READ_10 == cbw->command[0] && !is_data_in(cbw->dir)) {
 8006a20:	f083 0301 	eor.w	r3, r3, #1
 8006a24:	b2db      	uxtb	r3, r3
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d003      	beq.n	8006a32 <rdwr10_validate_cmd+0x7c>
      TU_LOG_DRV("  SCSI case 10 (Ho <> Di)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8006a2a:	2302      	movs	r3, #2
 8006a2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006a30:	e02a      	b.n	8006a88 <rdwr10_validate_cmd+0xd2>
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	7bdb      	ldrb	r3, [r3, #15]
 8006a36:	2b2a      	cmp	r3, #42	@ 0x2a
 8006a38:	d117      	bne.n	8006a6a <rdwr10_validate_cmd+0xb4>
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	7b1b      	ldrb	r3, [r3, #12]
 8006a3e:	74bb      	strb	r3, [r7, #18]
  return tu_bit_test(dir, 7);
 8006a40:	7cbb      	ldrb	r3, [r7, #18]
 8006a42:	60fb      	str	r3, [r7, #12]
 8006a44:	2307      	movs	r3, #7
 8006a46:	72fb      	strb	r3, [r7, #11]
 8006a48:	7afb      	ldrb	r3, [r7, #11]
 8006a4a:	68fa      	ldr	r2, [r7, #12]
 8006a4c:	fa22 f303 	lsr.w	r3, r2, r3
 8006a50:	f003 0301 	and.w	r3, r3, #1
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	bf14      	ite	ne
 8006a58:	2301      	movne	r3, #1
 8006a5a:	2300      	moveq	r3, #0
 8006a5c:	b2db      	uxtb	r3, r3
    } else if (SCSI_CMD_WRITE_10 == cbw->command[0] && is_data_in(cbw->dir)) {
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d003      	beq.n	8006a6a <rdwr10_validate_cmd+0xb4>
      TU_LOG_DRV("  SCSI case 8 (Hi <> Do)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8006a62:	2302      	movs	r3, #2
 8006a64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006a68:	e00e      	b.n	8006a88 <rdwr10_validate_cmd+0xd2>
    } else if (0 == block_count) {
 8006a6a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d103      	bne.n	8006a78 <rdwr10_validate_cmd+0xc2>
      TU_LOG_DRV("  SCSI case 4 Hi > Dn (READ10) or case 9 Ho > Dn (WRITE10) \r\n");
      status = MSC_CSW_STATUS_FAILED;
 8006a70:	2301      	movs	r3, #1
 8006a72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8006a76:	e007      	b.n	8006a88 <rdwr10_validate_cmd+0xd2>
    } else if (cbw->total_bytes / block_count == 0) {
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	689a      	ldr	r2, [r3, #8]
 8006a7c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d202      	bcs.n	8006a88 <rdwr10_validate_cmd+0xd2>
      TU_LOG_DRV(" Computed block size = 0. SCSI case 7 Hi < Di (READ10) or case 13 Ho < Do (WRIT10)\r\n");
      status = MSC_CSW_STATUS_PHASE_ERROR;
 8006a82:	2302      	movs	r3, #2
 8006a84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    } else {
      // nothing to do
    }
  }

  return status;
 8006a88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	372c      	adds	r7, #44	@ 0x2c
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr

08006a98 <proc_stage_status>:

static bool proc_stage_status(mscd_interface_t *p_msc) {
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b08c      	sub	sp, #48	@ 0x30
 8006a9c:	af02      	add	r7, sp, #8
 8006a9e:	6078      	str	r0, [r7, #4]
  uint8_t rhport = p_msc->rhport;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	7fdb      	ldrb	r3, [r3, #31]
 8006aa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  msc_cbw_t const *p_cbw = &p_msc->cbw;
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	623b      	str	r3, [r7, #32]

  // skip status if epin is currently stalled, will do it when received Clear Stall request
  if (!usbd_edpt_stalled(rhport, p_msc->ep_in)) {
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8006ab2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006ab6:	4611      	mov	r1, r2
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f004 fa7b 	bl	800afb4 <usbd_edpt_stalled>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	f083 0301 	eor.w	r3, r3, #1
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d055      	beq.n	8006b76 <proc_stage_status+0xde>
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8006aca:	6a3b      	ldr	r3, [r7, #32]
 8006acc:	689a      	ldr	r2, [r3, #8]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	d91d      	bls.n	8006b12 <proc_stage_status+0x7a>
 8006ad6:	6a3b      	ldr	r3, [r7, #32]
 8006ad8:	7b1b      	ldrb	r3, [r3, #12]
 8006ada:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 8006adc:	7efb      	ldrb	r3, [r7, #27]
 8006ade:	617b      	str	r3, [r7, #20]
 8006ae0:	2307      	movs	r3, #7
 8006ae2:	74fb      	strb	r3, [r7, #19]
 8006ae4:	7cfb      	ldrb	r3, [r7, #19]
 8006ae6:	697a      	ldr	r2, [r7, #20]
 8006ae8:	fa22 f303 	lsr.w	r3, r2, r3
 8006aec:	f003 0301 	and.w	r3, r3, #1
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	bf14      	ite	ne
 8006af4:	2301      	movne	r3, #1
 8006af6:	2300      	moveq	r3, #0
 8006af8:	b2db      	uxtb	r3, r3
    if ((p_cbw->total_bytes > p_msc->xferred_len) && is_data_in(p_cbw->dir)) {
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d009      	beq.n	8006b12 <proc_stage_status+0x7a>
      // 6.7 The 13 Cases: case 5 (Hi > Di): STALL before status
      // TU_LOG_DRV("  SCSI case 5 (Hi > Di): %lu > %lu\r\n", p_cbw->total_bytes, p_msc->xferred_len);
      usbd_edpt_stall(rhport, p_msc->ep_in);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8006b04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006b08:	4611      	mov	r1, r2
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f004 f9d6 	bl	800aebc <usbd_edpt_stall>
 8006b10:	e031      	b.n	8006b76 <proc_stage_status+0xde>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	7fdb      	ldrb	r3, [r3, #31]
 8006b1a:	72fb      	strb	r3, [r7, #11]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	689a      	ldr	r2, [r3, #8]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b24:	1ad2      	subs	r2, r2, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	2203      	movs	r2, #3
 8006b2e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	3320      	adds	r3, #32
 8006b36:	220d      	movs	r2, #13
 8006b38:	4619      	mov	r1, r3
 8006b3a:	4811      	ldr	r0, [pc, #68]	@ (8006b80 <proc_stage_status+0xe8>)
 8006b3c:	f007 fca0 	bl	800e480 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8006b46:	7af8      	ldrb	r0, [r7, #11]
 8006b48:	2300      	movs	r3, #0
 8006b4a:	9300      	str	r3, [sp, #0]
 8006b4c:	230d      	movs	r3, #13
 8006b4e:	4a0c      	ldr	r2, [pc, #48]	@ (8006b80 <proc_stage_status+0xe8>)
 8006b50:	f004 f892 	bl	800ac78 <usbd_edpt_xfer>
 8006b54:	4603      	mov	r3, r0
    } else {
      TU_ASSERT(send_csw(p_msc));
 8006b56:	f083 0301 	eor.w	r3, r3, #1
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d00a      	beq.n	8006b76 <proc_stage_status+0xde>
 8006b60:	4b08      	ldr	r3, [pc, #32]	@ (8006b84 <proc_stage_status+0xec>)
 8006b62:	61fb      	str	r3, [r7, #28]
 8006b64:	69fb      	ldr	r3, [r7, #28]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f003 0301 	and.w	r3, r3, #1
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d000      	beq.n	8006b72 <proc_stage_status+0xda>
 8006b70:	be00      	bkpt	0x0000
 8006b72:	2300      	movs	r3, #0
 8006b74:	e000      	b.n	8006b78 <proc_stage_status+0xe0>
  if (usbd_edpt_stalled(rhport, p_msc->ep_in)) {
    usbd_edpt_clear_stall(rhport, p_msc->ep_in);
    send_csw(p_msc);
  }
  #endif
  return true;
 8006b76:	2301      	movs	r3, #1
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3728      	adds	r7, #40	@ 0x28
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}
 8006b80:	20010910 	.word	0x20010910
 8006b84:	e000edf0 	.word	0xe000edf0

08006b88 <tud_msc_read10_complete_cb>:

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_msc_read10_complete_cb(uint8_t lun) {
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	4603      	mov	r3, r0
 8006b90:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 8006b92:	bf00      	nop
 8006b94:	370c      	adds	r7, #12
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr

08006b9e <tud_msc_write10_complete_cb>:

TU_ATTR_WEAK void tud_msc_write10_complete_cb(uint8_t lun) {
 8006b9e:	b480      	push	{r7}
 8006ba0:	b083      	sub	sp, #12
 8006ba2:	af00      	add	r7, sp, #0
 8006ba4:	4603      	mov	r3, r0
 8006ba6:	71fb      	strb	r3, [r7, #7]
  (void) lun;
}
 8006ba8:	bf00      	nop
 8006baa:	370c      	adds	r7, #12
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr

08006bb4 <tud_msc_scsi_complete_cb>:

TU_ATTR_WEAK void tud_msc_scsi_complete_cb(uint8_t lun, uint8_t const scsi_cmd[16]) {
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	4603      	mov	r3, r0
 8006bbc:	6039      	str	r1, [r7, #0]
 8006bbe:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  (void) scsi_cmd;
}
 8006bc0:	bf00      	nop
 8006bc2:	370c      	adds	r7, #12
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bca:	4770      	bx	lr

08006bcc <tud_msc_get_maxlun_cb>:

TU_ATTR_WEAK uint8_t tud_msc_get_maxlun_cb(void) {
 8006bcc:	b480      	push	{r7}
 8006bce:	af00      	add	r7, sp, #0
  return 1;
 8006bd0:	2301      	movs	r3, #1
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <tud_msc_start_stop_cb>:

TU_ATTR_WEAK bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject) {
 8006bdc:	b490      	push	{r4, r7}
 8006bde:	b082      	sub	sp, #8
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	4604      	mov	r4, r0
 8006be4:	4608      	mov	r0, r1
 8006be6:	4611      	mov	r1, r2
 8006be8:	461a      	mov	r2, r3
 8006bea:	4623      	mov	r3, r4
 8006bec:	71fb      	strb	r3, [r7, #7]
 8006bee:	4603      	mov	r3, r0
 8006bf0:	71bb      	strb	r3, [r7, #6]
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	717b      	strb	r3, [r7, #5]
 8006bf6:	4613      	mov	r3, r2
 8006bf8:	713b      	strb	r3, [r7, #4]
  (void) lun;
  (void) power_condition;
  (void) start;
  (void) load_eject;
  return true;
 8006bfa:	2301      	movs	r3, #1
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3708      	adds	r7, #8
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bc90      	pop	{r4, r7}
 8006c04:	4770      	bx	lr

08006c06 <tud_msc_prevent_allow_medium_removal_cb>:

TU_ATTR_WEAK bool tud_msc_prevent_allow_medium_removal_cb(uint8_t lun, uint8_t prohibit_removal, uint8_t control) {
 8006c06:	b480      	push	{r7}
 8006c08:	b083      	sub	sp, #12
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	71fb      	strb	r3, [r7, #7]
 8006c10:	460b      	mov	r3, r1
 8006c12:	71bb      	strb	r3, [r7, #6]
 8006c14:	4613      	mov	r3, r2
 8006c16:	717b      	strb	r3, [r7, #5]
  (void) lun;
  (void) prohibit_removal;
  (void) control;
  return true;
 8006c18:	2301      	movs	r3, #1
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	370c      	adds	r7, #12
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c24:	4770      	bx	lr

08006c26 <tud_msc_request_sense_cb>:

TU_ATTR_WEAK int32_t tud_msc_request_sense_cb(uint8_t lun, void* buffer, uint16_t bufsize) {
 8006c26:	b480      	push	{r7}
 8006c28:	b083      	sub	sp, #12
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	6039      	str	r1, [r7, #0]
 8006c30:	71fb      	strb	r3, [r7, #7]
 8006c32:	4613      	mov	r3, r2
 8006c34:	80bb      	strh	r3, [r7, #4]
  (void) lun;
  (void) buffer;
  (void) bufsize;
  return sizeof(scsi_sense_fixed_resp_t);
 8006c36:	2312      	movs	r3, #18
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	370c      	adds	r7, #12
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr

08006c44 <tud_msc_is_writable_cb>:

TU_ATTR_WEAK bool tud_msc_is_writable_cb(uint8_t lun) {
 8006c44:	b480      	push	{r7}
 8006c46:	b083      	sub	sp, #12
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	71fb      	strb	r3, [r7, #7]
  (void) lun;
  return true;
 8006c4e:	2301      	movs	r3, #1
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	370c      	adds	r7, #12
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <tud_msc_set_sense>:
#endif

//--------------------------------------------------------------------+
// APPLICATION API
//--------------------------------------------------------------------+
bool tud_msc_set_sense(uint8_t lun, uint8_t sense_key, uint8_t add_sense_code, uint8_t add_sense_qualifier) {
 8006c5c:	b490      	push	{r4, r7}
 8006c5e:	b082      	sub	sp, #8
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	4604      	mov	r4, r0
 8006c64:	4608      	mov	r0, r1
 8006c66:	4611      	mov	r1, r2
 8006c68:	461a      	mov	r2, r3
 8006c6a:	4623      	mov	r3, r4
 8006c6c:	71fb      	strb	r3, [r7, #7]
 8006c6e:	4603      	mov	r3, r0
 8006c70:	71bb      	strb	r3, [r7, #6]
 8006c72:	460b      	mov	r3, r1
 8006c74:	717b      	strb	r3, [r7, #5]
 8006c76:	4613      	mov	r3, r2
 8006c78:	713b      	strb	r3, [r7, #4]
  (void) lun;
  _mscd_itf.sense_key           = sense_key;
 8006c7a:	4a09      	ldr	r2, [pc, #36]	@ (8006ca0 <tud_msc_set_sense+0x44>)
 8006c7c:	79bb      	ldrb	r3, [r7, #6]
 8006c7e:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
  _mscd_itf.add_sense_code      = add_sense_code;
 8006c82:	4a07      	ldr	r2, [pc, #28]	@ (8006ca0 <tud_msc_set_sense+0x44>)
 8006c84:	797b      	ldrb	r3, [r7, #5]
 8006c86:	f882 303a 	strb.w	r3, [r2, #58]	@ 0x3a
  _mscd_itf.add_sense_qualifier = add_sense_qualifier;
 8006c8a:	4a05      	ldr	r2, [pc, #20]	@ (8006ca0 <tud_msc_set_sense+0x44>)
 8006c8c:	793b      	ldrb	r3, [r7, #4]
 8006c8e:	f882 303b 	strb.w	r3, [r2, #59]	@ 0x3b
  return true;
 8006c92:	2301      	movs	r3, #1
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	3708      	adds	r7, #8
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bc90      	pop	{r4, r7}
 8006c9c:	4770      	bx	lr
 8006c9e:	bf00      	nop
 8006ca0:	200108d0 	.word	0x200108d0

08006ca4 <mscd_init>:
}

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void mscd_init(void) {
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	af00      	add	r7, sp, #0
  TU_LOG_INT(CFG_TUD_MSC_LOG_LEVEL, sizeof(mscd_interface_t));
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8006ca8:	2240      	movs	r2, #64	@ 0x40
 8006caa:	2100      	movs	r1, #0
 8006cac:	4802      	ldr	r0, [pc, #8]	@ (8006cb8 <mscd_init+0x14>)
 8006cae:	f007 fb8b 	bl	800e3c8 <memset>
}
 8006cb2:	bf00      	nop
 8006cb4:	bd80      	pop	{r7, pc}
 8006cb6:	bf00      	nop
 8006cb8:	200108d0 	.word	0x200108d0

08006cbc <mscd_reset>:

bool mscd_deinit(void) {
  return true; // nothing to do
}

void mscd_reset(uint8_t rhport) {
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b082      	sub	sp, #8
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	4603      	mov	r3, r0
 8006cc4:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  tu_memclr(&_mscd_itf, sizeof(mscd_interface_t));
 8006cc6:	2240      	movs	r2, #64	@ 0x40
 8006cc8:	2100      	movs	r1, #0
 8006cca:	4803      	ldr	r0, [pc, #12]	@ (8006cd8 <mscd_reset+0x1c>)
 8006ccc:	f007 fb7c 	bl	800e3c8 <memset>
}
 8006cd0:	bf00      	nop
 8006cd2:	3708      	adds	r7, #8
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	bd80      	pop	{r7, pc}
 8006cd8:	200108d0 	.word	0x200108d0

08006cdc <mscd_open>:

uint16_t mscd_open(uint8_t rhport, tusb_desc_interface_t const * itf_desc, uint16_t max_len) {
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b08e      	sub	sp, #56	@ 0x38
 8006ce0:	af02      	add	r7, sp, #8
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	6039      	str	r1, [r7, #0]
 8006ce6:	71fb      	strb	r3, [r7, #7]
 8006ce8:	4613      	mov	r3, r2
 8006cea:	80bb      	strh	r3, [r7, #4]
  // only support SCSI's BOT protocol
  TU_VERIFY(TUSB_CLASS_MSC    == itf_desc->bInterfaceClass &&
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	795b      	ldrb	r3, [r3, #5]
 8006cf0:	2b08      	cmp	r3, #8
 8006cf2:	d107      	bne.n	8006d04 <mscd_open+0x28>
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	799b      	ldrb	r3, [r3, #6]
 8006cf8:	2b06      	cmp	r3, #6
 8006cfa:	d103      	bne.n	8006d04 <mscd_open+0x28>
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	79db      	ldrb	r3, [r3, #7]
 8006d00:	2b50      	cmp	r3, #80	@ 0x50
 8006d02:	d001      	beq.n	8006d08 <mscd_open+0x2c>
 8006d04:	2300      	movs	r3, #0
 8006d06:	e064      	b.n	8006dd2 <mscd_open+0xf6>
            MSC_SUBCLASS_SCSI == itf_desc->bInterfaceSubClass &&
            MSC_PROTOCOL_BOT  == itf_desc->bInterfaceProtocol, 0);
  uint16_t const drv_len = sizeof(tusb_desc_interface_t) + 2*sizeof(tusb_desc_endpoint_t);
 8006d08:	2317      	movs	r3, #23
 8006d0a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  TU_ASSERT(max_len >= drv_len, 0); // Max length must be at least 1 interface + 2 endpoints
 8006d0c:	88ba      	ldrh	r2, [r7, #4]
 8006d0e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d20a      	bcs.n	8006d2a <mscd_open+0x4e>
 8006d14:	4b31      	ldr	r3, [pc, #196]	@ (8006ddc <mscd_open+0x100>)
 8006d16:	61fb      	str	r3, [r7, #28]
 8006d18:	69fb      	ldr	r3, [r7, #28]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f003 0301 	and.w	r3, r3, #1
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d000      	beq.n	8006d26 <mscd_open+0x4a>
 8006d24:	be00      	bkpt	0x0000
 8006d26:	2300      	movs	r3, #0
 8006d28:	e053      	b.n	8006dd2 <mscd_open+0xf6>

  mscd_interface_t * p_msc = &_mscd_itf;
 8006d2a:	4b2d      	ldr	r3, [pc, #180]	@ (8006de0 <mscd_open+0x104>)
 8006d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  p_msc->itf_num = itf_desc->bInterfaceNumber;
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	789a      	ldrb	r2, [r3, #2]
 8006d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d34:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  p_msc->rhport = rhport;
 8006d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3a:	79fa      	ldrb	r2, [r7, #7]
 8006d3c:	77da      	strb	r2, [r3, #31]
 8006d3e:	683b      	ldr	r3, [r7, #0]
 8006d40:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8006d42:	69bb      	ldr	r3, [r7, #24]
 8006d44:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	781b      	ldrb	r3, [r3, #0]
 8006d4a:	461a      	mov	r2, r3
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	1899      	adds	r1, r3, r2

  // Open endpoint pair
  TU_ASSERT(usbd_open_edpt_pair(rhport, tu_desc_next(itf_desc), 2, TUSB_XFER_BULK, &p_msc->ep_out, &p_msc->ep_in), 0);
 8006d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d52:	332f      	adds	r3, #47	@ 0x2f
 8006d54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d56:	322e      	adds	r2, #46	@ 0x2e
 8006d58:	79f8      	ldrb	r0, [r7, #7]
 8006d5a:	9201      	str	r2, [sp, #4]
 8006d5c:	9300      	str	r3, [sp, #0]
 8006d5e:	2302      	movs	r3, #2
 8006d60:	2202      	movs	r2, #2
 8006d62:	f003 fe8b 	bl	800aa7c <usbd_open_edpt_pair>
 8006d66:	4603      	mov	r3, r0
 8006d68:	f083 0301 	eor.w	r3, r3, #1
 8006d6c:	b2db      	uxtb	r3, r3
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d00a      	beq.n	8006d88 <mscd_open+0xac>
 8006d72:	4b1a      	ldr	r3, [pc, #104]	@ (8006ddc <mscd_open+0x100>)
 8006d74:	623b      	str	r3, [r7, #32]
 8006d76:	6a3b      	ldr	r3, [r7, #32]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f003 0301 	and.w	r3, r3, #1
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d000      	beq.n	8006d84 <mscd_open+0xa8>
 8006d82:	be00      	bkpt	0x0000
 8006d84:	2300      	movs	r3, #0
 8006d86:	e024      	b.n	8006dd2 <mscd_open+0xf6>
 8006d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d8a:	613b      	str	r3, [r7, #16]
  uint8_t rhport = p_msc->rhport;
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	7fdb      	ldrb	r3, [r3, #31]
 8006d90:	73fb      	strb	r3, [r7, #15]
  p_msc->stage = MSC_STAGE_CMD;
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	2200      	movs	r2, #0
 8006d96:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8006da0:	7bf8      	ldrb	r0, [r7, #15]
 8006da2:	2300      	movs	r3, #0
 8006da4:	9300      	str	r3, [sp, #0]
 8006da6:	231f      	movs	r3, #31
 8006da8:	4a0e      	ldr	r2, [pc, #56]	@ (8006de4 <mscd_open+0x108>)
 8006daa:	f003 ff65 	bl	800ac78 <usbd_edpt_xfer>
 8006dae:	4603      	mov	r3, r0

  // Prepare for Command Block Wrapper
  TU_ASSERT(prepare_cbw(p_msc), drv_len);
 8006db0:	f083 0301 	eor.w	r3, r3, #1
 8006db4:	b2db      	uxtb	r3, r3
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d00a      	beq.n	8006dd0 <mscd_open+0xf4>
 8006dba:	4b08      	ldr	r3, [pc, #32]	@ (8006ddc <mscd_open+0x100>)
 8006dbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f003 0301 	and.w	r3, r3, #1
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d000      	beq.n	8006dcc <mscd_open+0xf0>
 8006dca:	be00      	bkpt	0x0000
 8006dcc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006dce:	e000      	b.n	8006dd2 <mscd_open+0xf6>

  return drv_len;
 8006dd0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3730      	adds	r7, #48	@ 0x30
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
 8006dda:	bf00      	nop
 8006ddc:	e000edf0 	.word	0xe000edf0
 8006de0:	200108d0 	.word	0x200108d0
 8006de4:	20010910 	.word	0x20010910

08006de8 <proc_bot_reset>:

static void proc_bot_reset(mscd_interface_t* p_msc) {
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
  p_msc->stage       = MSC_STAGE_CMD;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2200      	movs	r2, #0
 8006df4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  p_msc->total_len   = 0;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	631a      	str	r2, [r3, #48]	@ 0x30
  p_msc->xferred_len = 0;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2200      	movs	r2, #0
 8006e02:	635a      	str	r2, [r3, #52]	@ 0x34
  p_msc->sense_key           = 0;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2200      	movs	r2, #0
 8006e08:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  p_msc->add_sense_code      = 0;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
  p_msc->add_sense_qualifier = 0;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2200      	movs	r2, #0
 8006e18:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
}
 8006e1c:	bf00      	nop
 8006e1e:	370c      	adds	r7, #12
 8006e20:	46bd      	mov	sp, r7
 8006e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e26:	4770      	bx	lr

08006e28 <mscd_control_xfer_cb>:

// Invoked when a control transfer occurred on an interface of this class
// Driver response accordingly to the request and the transfer stage (setup/data/ack)
// return false to stall control endpoint (e.g unsupported request)
bool mscd_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const * request) {
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b08e      	sub	sp, #56	@ 0x38
 8006e2c:	af02      	add	r7, sp, #8
 8006e2e:	4603      	mov	r3, r0
 8006e30:	603a      	str	r2, [r7, #0]
 8006e32:	71fb      	strb	r3, [r7, #7]
 8006e34:	460b      	mov	r3, r1
 8006e36:	71bb      	strb	r3, [r7, #6]
  if (stage != CONTROL_STAGE_SETUP) {
 8006e38:	79bb      	ldrb	r3, [r7, #6]
 8006e3a:	2b01      	cmp	r3, #1
 8006e3c:	d001      	beq.n	8006e42 <mscd_control_xfer_cb+0x1a>
    return true; // nothing to do with DATA & ACK stage
 8006e3e:	2301      	movs	r3, #1
 8006e40:	e115      	b.n	800706e <mscd_control_xfer_cb+0x246>
  }

  mscd_interface_t* p_msc = &_mscd_itf;
 8006e42:	4b8d      	ldr	r3, [pc, #564]	@ (8007078 <mscd_control_xfer_cb+0x250>)
 8006e44:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Clear Endpoint Feature (stall) for recovery
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	781b      	ldrb	r3, [r3, #0]
 8006e4a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	f040 80c4 	bne.w	8006fde <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	781b      	ldrb	r3, [r3, #0]
 8006e5a:	f003 031f 	and.w	r3, r3, #31
 8006e5e:	b2db      	uxtb	r3, r3
  if ( TUSB_REQ_TYPE_STANDARD     == request->bmRequestType_bit.type      &&
 8006e60:	2b02      	cmp	r3, #2
 8006e62:	f040 80bc 	bne.w	8006fde <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	785b      	ldrb	r3, [r3, #1]
       TUSB_REQ_RCPT_ENDPOINT     == request->bmRequestType_bit.recipient &&
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	f040 80b7 	bne.w	8006fde <mscd_control_xfer_cb+0x1b6>
       TUSB_REQ_FEATURE_EDPT_HALT == request->wValue ) {
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	885b      	ldrh	r3, [r3, #2]
 8006e74:	b29b      	uxth	r3, r3
       TUSB_REQ_CLEAR_FEATURE     == request->bRequest                    &&
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	f040 80b1 	bne.w	8006fde <mscd_control_xfer_cb+0x1b6>
    uint8_t const ep_addr = tu_u16_low(request->wIndex);
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	889b      	ldrh	r3, [r3, #4]
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	83fb      	strh	r3, [r7, #30]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8006e84:	8bfb      	ldrh	r3, [r7, #30]
 8006e86:	b2db      	uxtb	r3, r3
 8006e88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if (p_msc->stage == MSC_STAGE_NEED_RESET) {
 8006e8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e8e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006e92:	2b04      	cmp	r3, #4
 8006e94:	d107      	bne.n	8006ea6 <mscd_control_xfer_cb+0x7e>
      // reset recovery is required to recover from this stage
      // Clear Stall request cannot resolve this -> continue to stall endpoint
      usbd_edpt_stall(rhport, ep_addr);
 8006e96:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8006e9a:	79fb      	ldrb	r3, [r7, #7]
 8006e9c:	4611      	mov	r1, r2
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f004 f80c 	bl	800aebc <usbd_edpt_stall>
 8006ea4:	e099      	b.n	8006fda <mscd_control_xfer_cb+0x1b2>
    } else {
      if (ep_addr == p_msc->ep_in) {
 8006ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ea8:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8006eac:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d137      	bne.n	8006f24 <mscd_control_xfer_cb+0xfc>
        if (p_msc->stage == MSC_STAGE_STATUS) {
 8006eb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eb6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006eba:	2b02      	cmp	r3, #2
 8006ebc:	f040 808d 	bne.w	8006fda <mscd_control_xfer_cb+0x1b2>
 8006ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ec2:	61bb      	str	r3, [r7, #24]
  uint8_t rhport = p_msc->rhport;
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	7fdb      	ldrb	r3, [r3, #31]
 8006ec8:	75fb      	strb	r3, [r7, #23]
  p_msc->csw.data_residue = p_msc->cbw.total_bytes - p_msc->xferred_len;
 8006eca:	69bb      	ldr	r3, [r7, #24]
 8006ecc:	689a      	ldr	r2, [r3, #8]
 8006ece:	69bb      	ldr	r3, [r7, #24]
 8006ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ed2:	1ad2      	subs	r2, r2, r3
 8006ed4:	69bb      	ldr	r3, [r7, #24]
 8006ed6:	629a      	str	r2, [r3, #40]	@ 0x28
  p_msc->stage = MSC_STAGE_STATUS_SENT;
 8006ed8:	69bb      	ldr	r3, [r7, #24]
 8006eda:	2203      	movs	r2, #3
 8006edc:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  memcpy(_mscd_epbuf.buf, &p_msc->csw, sizeof(msc_csw_t)); //-V1086
 8006ee0:	69bb      	ldr	r3, [r7, #24]
 8006ee2:	3320      	adds	r3, #32
 8006ee4:	220d      	movs	r2, #13
 8006ee6:	4619      	mov	r1, r3
 8006ee8:	4864      	ldr	r0, [pc, #400]	@ (800707c <mscd_control_xfer_cb+0x254>)
 8006eea:	f007 fac9 	bl	800e480 <memcpy>
  return usbd_edpt_xfer(rhport, p_msc->ep_in , _mscd_epbuf.buf, sizeof(msc_csw_t), false);
 8006eee:	69bb      	ldr	r3, [r7, #24]
 8006ef0:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8006ef4:	7df8      	ldrb	r0, [r7, #23]
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	9300      	str	r3, [sp, #0]
 8006efa:	230d      	movs	r3, #13
 8006efc:	4a5f      	ldr	r2, [pc, #380]	@ (800707c <mscd_control_xfer_cb+0x254>)
 8006efe:	f003 febb 	bl	800ac78 <usbd_edpt_xfer>
 8006f02:	4603      	mov	r3, r0
          // resume sending SCSI status if we are in this stage previously before stalled
          TU_ASSERT(send_csw(p_msc));
 8006f04:	f083 0301 	eor.w	r3, r3, #1
 8006f08:	b2db      	uxtb	r3, r3
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d065      	beq.n	8006fda <mscd_control_xfer_cb+0x1b2>
 8006f0e:	4b5c      	ldr	r3, [pc, #368]	@ (8007080 <mscd_control_xfer_cb+0x258>)
 8006f10:	623b      	str	r3, [r7, #32]
 8006f12:	6a3b      	ldr	r3, [r7, #32]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f003 0301 	and.w	r3, r3, #1
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d000      	beq.n	8006f20 <mscd_control_xfer_cb+0xf8>
 8006f1e:	be00      	bkpt	0x0000
 8006f20:	2300      	movs	r3, #0
 8006f22:	e0a4      	b.n	800706e <mscd_control_xfer_cb+0x246>
        }
      } else if (ep_addr == p_msc->ep_out) {
 8006f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f26:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006f2a:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8006f2e:	429a      	cmp	r2, r3
 8006f30:	d153      	bne.n	8006fda <mscd_control_xfer_cb+0x1b2>
        if (p_msc->stage == MSC_STAGE_CMD) {
 8006f32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f34:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d14e      	bne.n	8006fda <mscd_control_xfer_cb+0x1b2>
          // part of reset recovery (probably due to invalid CBW) -> prepare for new command
          // Note: skip if already queued previously
          if (usbd_edpt_ready(rhport, p_msc->ep_out)) {
 8006f3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f3e:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 8006f42:	79fb      	ldrb	r3, [r7, #7]
 8006f44:	75bb      	strb	r3, [r7, #22]
 8006f46:	4613      	mov	r3, r2
 8006f48:	757b      	strb	r3, [r7, #21]
bool usbd_edpt_iso_activate(uint8_t rhport,  tusb_desc_endpoint_t const * p_endpoint_desc);

// Check if endpoint is ready (not busy and not stalled)
TU_ATTR_ALWAYS_INLINE static inline
bool usbd_edpt_ready(uint8_t rhport, uint8_t ep_addr) {
  const bool is_busy = usbd_edpt_busy(rhport, ep_addr);
 8006f4a:	7d7a      	ldrb	r2, [r7, #21]
 8006f4c:	7dbb      	ldrb	r3, [r7, #22]
 8006f4e:	4611      	mov	r1, r2
 8006f50:	4618      	mov	r0, r3
 8006f52:	f003 ff85 	bl	800ae60 <usbd_edpt_busy>
 8006f56:	4603      	mov	r3, r0
 8006f58:	753b      	strb	r3, [r7, #20]
  const bool is_stalled = usbd_edpt_stalled(rhport, ep_addr);
 8006f5a:	7d7a      	ldrb	r2, [r7, #21]
 8006f5c:	7dbb      	ldrb	r3, [r7, #22]
 8006f5e:	4611      	mov	r1, r2
 8006f60:	4618      	mov	r0, r3
 8006f62:	f004 f827 	bl	800afb4 <usbd_edpt_stalled>
 8006f66:	4603      	mov	r3, r0
 8006f68:	74fb      	strb	r3, [r7, #19]
  return !is_busy && !is_stalled;
 8006f6a:	7d3b      	ldrb	r3, [r7, #20]
 8006f6c:	f083 0301 	eor.w	r3, r3, #1
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d007      	beq.n	8006f86 <mscd_control_xfer_cb+0x15e>
 8006f76:	7cfb      	ldrb	r3, [r7, #19]
 8006f78:	f083 0301 	eor.w	r3, r3, #1
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d001      	beq.n	8006f86 <mscd_control_xfer_cb+0x15e>
 8006f82:	2301      	movs	r3, #1
 8006f84:	e000      	b.n	8006f88 <mscd_control_xfer_cb+0x160>
 8006f86:	2300      	movs	r3, #0
 8006f88:	f003 0301 	and.w	r3, r3, #1
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d023      	beq.n	8006fda <mscd_control_xfer_cb+0x1b2>
 8006f92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f94:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	7fdb      	ldrb	r3, [r3, #31]
 8006f9a:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8006faa:	7af8      	ldrb	r0, [r7, #11]
 8006fac:	2300      	movs	r3, #0
 8006fae:	9300      	str	r3, [sp, #0]
 8006fb0:	231f      	movs	r3, #31
 8006fb2:	4a32      	ldr	r2, [pc, #200]	@ (800707c <mscd_control_xfer_cb+0x254>)
 8006fb4:	f003 fe60 	bl	800ac78 <usbd_edpt_xfer>
 8006fb8:	4603      	mov	r3, r0
            TU_ASSERT(prepare_cbw(p_msc));
 8006fba:	f083 0301 	eor.w	r3, r3, #1
 8006fbe:	b2db      	uxtb	r3, r3
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d00a      	beq.n	8006fda <mscd_control_xfer_cb+0x1b2>
 8006fc4:	4b2e      	ldr	r3, [pc, #184]	@ (8007080 <mscd_control_xfer_cb+0x258>)
 8006fc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	f003 0301 	and.w	r3, r3, #1
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d000      	beq.n	8006fd6 <mscd_control_xfer_cb+0x1ae>
 8006fd4:	be00      	bkpt	0x0000
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	e049      	b.n	800706e <mscd_control_xfer_cb+0x246>
      } else {
        // nothing to do
      }
    }

    return true;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e047      	b.n	800706e <mscd_control_xfer_cb+0x246>
  }

  // From this point only handle class request only
  TU_VERIFY(request->bmRequestType_bit.type == TUSB_REQ_TYPE_CLASS);
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	781b      	ldrb	r3, [r3, #0]
 8006fe2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	2b20      	cmp	r3, #32
 8006fea:	d001      	beq.n	8006ff0 <mscd_control_xfer_cb+0x1c8>
 8006fec:	2300      	movs	r3, #0
 8006fee:	e03e      	b.n	800706e <mscd_control_xfer_cb+0x246>

  switch ( request->bRequest ) {
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	785b      	ldrb	r3, [r3, #1]
 8006ff4:	2bfe      	cmp	r3, #254	@ 0xfe
 8006ff6:	d016      	beq.n	8007026 <mscd_control_xfer_cb+0x1fe>
 8006ff8:	2bff      	cmp	r3, #255	@ 0xff
 8006ffa:	d135      	bne.n	8007068 <mscd_control_xfer_cb+0x240>
    case MSC_REQ_RESET:
      TU_LOG_DRV("  MSC BOT Reset\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 0);
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	885b      	ldrh	r3, [r3, #2]
 8007000:	b29b      	uxth	r3, r3
 8007002:	2b00      	cmp	r3, #0
 8007004:	d104      	bne.n	8007010 <mscd_control_xfer_cb+0x1e8>
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	88db      	ldrh	r3, [r3, #6]
 800700a:	b29b      	uxth	r3, r3
 800700c:	2b00      	cmp	r3, #0
 800700e:	d001      	beq.n	8007014 <mscd_control_xfer_cb+0x1ec>
 8007010:	2300      	movs	r3, #0
 8007012:	e02c      	b.n	800706e <mscd_control_xfer_cb+0x246>
      proc_bot_reset(p_msc); // driver state reset
 8007014:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007016:	f7ff fee7 	bl	8006de8 <proc_bot_reset>
      tud_control_status(rhport, request);
 800701a:	79fb      	ldrb	r3, [r7, #7]
 800701c:	6839      	ldr	r1, [r7, #0]
 800701e:	4618      	mov	r0, r3
 8007020:	f004 f820 	bl	800b064 <tud_control_status>
    break;
 8007024:	e022      	b.n	800706c <mscd_control_xfer_cb+0x244>

    case MSC_REQ_GET_MAX_LUN: {
      TU_LOG_DRV("  MSC Get Max Lun\r\n");
      TU_VERIFY(request->wValue == 0 && request->wLength == 1);
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	885b      	ldrh	r3, [r3, #2]
 800702a:	b29b      	uxth	r3, r3
 800702c:	2b00      	cmp	r3, #0
 800702e:	d104      	bne.n	800703a <mscd_control_xfer_cb+0x212>
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	88db      	ldrh	r3, [r3, #6]
 8007034:	b29b      	uxth	r3, r3
 8007036:	2b01      	cmp	r3, #1
 8007038:	d001      	beq.n	800703e <mscd_control_xfer_cb+0x216>
 800703a:	2300      	movs	r3, #0
 800703c:	e017      	b.n	800706e <mscd_control_xfer_cb+0x246>

      uint8_t maxlun = tud_msc_get_maxlun_cb();
 800703e:	f7ff fdc5 	bl	8006bcc <tud_msc_get_maxlun_cb>
 8007042:	4603      	mov	r3, r0
 8007044:	72bb      	strb	r3, [r7, #10]
      TU_VERIFY(maxlun != 0);
 8007046:	7abb      	ldrb	r3, [r7, #10]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d101      	bne.n	8007050 <mscd_control_xfer_cb+0x228>
 800704c:	2300      	movs	r3, #0
 800704e:	e00e      	b.n	800706e <mscd_control_xfer_cb+0x246>
      maxlun--; // MAX LUN is minus 1 by specs
 8007050:	7abb      	ldrb	r3, [r7, #10]
 8007052:	3b01      	subs	r3, #1
 8007054:	b2db      	uxtb	r3, r3
 8007056:	72bb      	strb	r3, [r7, #10]
      tud_control_xfer(rhport, request, &maxlun, 1);
 8007058:	f107 020a 	add.w	r2, r7, #10
 800705c:	79f8      	ldrb	r0, [r7, #7]
 800705e:	2301      	movs	r3, #1
 8007060:	6839      	ldr	r1, [r7, #0]
 8007062:	f004 f883 	bl	800b16c <tud_control_xfer>
 8007066:	e001      	b.n	800706c <mscd_control_xfer_cb+0x244>
      break;
    }

    default: return false; // stall unsupported request
 8007068:	2300      	movs	r3, #0
 800706a:	e000      	b.n	800706e <mscd_control_xfer_cb+0x246>
  }

  return true;
 800706c:	2301      	movs	r3, #1
}
 800706e:	4618      	mov	r0, r3
 8007070:	3730      	adds	r7, #48	@ 0x30
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}
 8007076:	bf00      	nop
 8007078:	200108d0 	.word	0x200108d0
 800707c:	20010910 	.word	0x20010910
 8007080:	e000edf0 	.word	0xe000edf0

08007084 <mscd_xfer_cb>:

bool mscd_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes) {
 8007084:	b580      	push	{r7, lr}
 8007086:	b09c      	sub	sp, #112	@ 0x70
 8007088:	af02      	add	r7, sp, #8
 800708a:	603b      	str	r3, [r7, #0]
 800708c:	4603      	mov	r3, r0
 800708e:	71fb      	strb	r3, [r7, #7]
 8007090:	460b      	mov	r3, r1
 8007092:	71bb      	strb	r3, [r7, #6]
 8007094:	4613      	mov	r3, r2
 8007096:	717b      	strb	r3, [r7, #5]
  (void) event;

  mscd_interface_t* p_msc = &_mscd_itf;
 8007098:	4b93      	ldr	r3, [pc, #588]	@ (80072e8 <mscd_xfer_cb+0x264>)
 800709a:	663b      	str	r3, [r7, #96]	@ 0x60
  msc_cbw_t * p_cbw = &p_msc->cbw;
 800709c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800709e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  msc_csw_t * p_csw = &p_msc->csw;
 80070a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070a2:	3320      	adds	r3, #32
 80070a4:	65bb      	str	r3, [r7, #88]	@ 0x58

  switch (p_msc->stage) {
 80070a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070a8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80070ac:	2b03      	cmp	r3, #3
 80070ae:	f200 820e 	bhi.w	80074ce <mscd_xfer_cb+0x44a>
 80070b2:	a201      	add	r2, pc, #4	@ (adr r2, 80070b8 <mscd_xfer_cb+0x34>)
 80070b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070b8:	080070c9 	.word	0x080070c9
 80070bc:	08007351 	.word	0x08007351
 80070c0:	080074cf 	.word	0x080074cf
 80070c4:	0800743d 	.word	0x0800743d
    case MSC_STAGE_CMD: {
      //------------- new CBW received -------------//
      // Complete IN while waiting for CMD is usually Status of previous SCSI op, ignore it
      if (ep_addr != p_msc->ep_out) {
 80070c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070ca:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80070ce:	79ba      	ldrb	r2, [r7, #6]
 80070d0:	429a      	cmp	r2, r3
 80070d2:	d001      	beq.n	80070d8 <mscd_xfer_cb+0x54>
        return true;
 80070d4:	2301      	movs	r3, #1
 80070d6:	e21b      	b.n	8007510 <mscd_xfer_cb+0x48c>
 80070d8:	4b84      	ldr	r3, [pc, #528]	@ (80072ec <mscd_xfer_cb+0x268>)
 80070da:	633b      	str	r3, [r7, #48]	@ 0x30
  return *((uint32_t const *) mem);
 80070dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070de:	681b      	ldr	r3, [r3, #0]
      }

      const uint32_t signature = tu_le32toh(tu_unaligned_read32(_mscd_epbuf.buf));
 80070e0:	647b      	str	r3, [r7, #68]	@ 0x44

      if (!(xferred_bytes == sizeof(msc_cbw_t) && signature == MSC_CBW_SIGNATURE)) {
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	2b1f      	cmp	r3, #31
 80070e6:	d103      	bne.n	80070f0 <mscd_xfer_cb+0x6c>
 80070e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070ea:	4a81      	ldr	r2, [pc, #516]	@ (80072f0 <mscd_xfer_cb+0x26c>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d015      	beq.n	800711c <mscd_xfer_cb+0x98>
        // BOT 6.6.1 If CBW is not valid stall both endpoints until reset recovery
        TU_LOG_DRV("  SCSI CBW is not valid\r\n");
        p_msc->stage = MSC_STAGE_NEED_RESET;
 80070f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070f2:	2204      	movs	r2, #4
 80070f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        usbd_edpt_stall(rhport, p_msc->ep_in);
 80070f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80070fa:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 80070fe:	79fb      	ldrb	r3, [r7, #7]
 8007100:	4611      	mov	r1, r2
 8007102:	4618      	mov	r0, r3
 8007104:	f003 feda 	bl	800aebc <usbd_edpt_stall>
        usbd_edpt_stall(rhport, p_msc->ep_out);
 8007108:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800710a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800710e:	79fb      	ldrb	r3, [r7, #7]
 8007110:	4611      	mov	r1, r2
 8007112:	4618      	mov	r0, r3
 8007114:	f003 fed2 	bl	800aebc <usbd_edpt_stall>
        return false;
 8007118:	2300      	movs	r3, #0
 800711a:	e1f9      	b.n	8007510 <mscd_xfer_cb+0x48c>
      }

      memcpy(p_cbw, _mscd_epbuf.buf, sizeof(msc_cbw_t));
 800711c:	221f      	movs	r2, #31
 800711e:	4973      	ldr	r1, [pc, #460]	@ (80072ec <mscd_xfer_cb+0x268>)
 8007120:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8007122:	f007 f9ad 	bl	800e480 <memcpy>

      TU_LOG_DRV("  SCSI Command [Lun%u]: %s\r\n", p_cbw->lun, tu_lookup_find(&_msc_scsi_cmd_table, p_cbw->command[0]));
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_cbw, xferred_bytes, 2);

      p_csw->signature    = MSC_CSW_SIGNATURE;
 8007126:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007128:	2200      	movs	r2, #0
 800712a:	f042 0255 	orr.w	r2, r2, #85	@ 0x55
 800712e:	701a      	strb	r2, [r3, #0]
 8007130:	2200      	movs	r2, #0
 8007132:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 8007136:	705a      	strb	r2, [r3, #1]
 8007138:	2200      	movs	r2, #0
 800713a:	f042 0242 	orr.w	r2, r2, #66	@ 0x42
 800713e:	709a      	strb	r2, [r3, #2]
 8007140:	2200      	movs	r2, #0
 8007142:	f042 0253 	orr.w	r2, r2, #83	@ 0x53
 8007146:	70da      	strb	r2, [r3, #3]
      p_csw->tag          = p_cbw->tag;
 8007148:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800714a:	685a      	ldr	r2, [r3, #4]
 800714c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800714e:	605a      	str	r2, [r3, #4]
      p_csw->data_residue = 0;
 8007150:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007152:	2200      	movs	r2, #0
 8007154:	721a      	strb	r2, [r3, #8]
 8007156:	2200      	movs	r2, #0
 8007158:	725a      	strb	r2, [r3, #9]
 800715a:	2200      	movs	r2, #0
 800715c:	729a      	strb	r2, [r3, #10]
 800715e:	2200      	movs	r2, #0
 8007160:	72da      	strb	r2, [r3, #11]
      p_csw->status       = MSC_CSW_STATUS_PASSED;
 8007162:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007164:	2200      	movs	r2, #0
 8007166:	731a      	strb	r2, [r3, #12]

      /*------------- Parse command and prepare DATA -------------*/
      p_msc->stage = MSC_STAGE_DATA;
 8007168:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800716a:	2201      	movs	r2, #1
 800716c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      p_msc->total_len = p_cbw->total_bytes;
 8007170:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007172:	689a      	ldr	r2, [r3, #8]
 8007174:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007176:	631a      	str	r2, [r3, #48]	@ 0x30
      p_msc->xferred_len = 0;
 8007178:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800717a:	2200      	movs	r2, #0
 800717c:	635a      	str	r2, [r3, #52]	@ 0x34

      // Read10 or Write10
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 800717e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007180:	7bdb      	ldrb	r3, [r3, #15]
 8007182:	2b28      	cmp	r3, #40	@ 0x28
 8007184:	d003      	beq.n	800718e <mscd_xfer_cb+0x10a>
 8007186:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007188:	7bdb      	ldrb	r3, [r3, #15]
 800718a:	2b2a      	cmp	r3, #42	@ 0x2a
 800718c:	d125      	bne.n	80071da <mscd_xfer_cb+0x156>
        uint8_t const status = rdwr10_validate_cmd(p_cbw);
 800718e:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8007190:	f7ff fc11 	bl	80069b6 <rdwr10_validate_cmd>
 8007194:	4603      	mov	r3, r0
 8007196:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

        if (status != MSC_CSW_STATUS_PASSED) {
 800719a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d006      	beq.n	80071b0 <mscd_xfer_cb+0x12c>
          fail_scsi_op(p_msc, status);
 80071a2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80071a6:	4619      	mov	r1, r3
 80071a8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80071aa:	f7ff fbab 	bl	8006904 <fail_scsi_op>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 80071ae:	e0ce      	b.n	800734e <mscd_xfer_cb+0x2ca>
        } else if (p_cbw->total_bytes > 0) {
 80071b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d00b      	beq.n	80071d0 <mscd_xfer_cb+0x14c>
          if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 80071b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071ba:	7bdb      	ldrb	r3, [r3, #15]
 80071bc:	2b28      	cmp	r3, #40	@ 0x28
 80071be:	d103      	bne.n	80071c8 <mscd_xfer_cb+0x144>
            proc_read10_cmd(p_msc);
 80071c0:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80071c2:	f000 fc99 	bl	8007af8 <proc_read10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 80071c6:	e0c2      	b.n	800734e <mscd_xfer_cb+0x2ca>
          } else {
            proc_write10_cmd(p_msc);
 80071c8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80071ca:	f000 fd6b 	bl	8007ca4 <proc_write10_cmd>
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 80071ce:	e0be      	b.n	800734e <mscd_xfer_cb+0x2ca>
          }
        } else {
          // no data transfer, only exist in complaint test suite
          p_msc->stage = MSC_STAGE_STATUS;
 80071d0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071d2:	2202      	movs	r2, #2
 80071d4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      if ((SCSI_CMD_READ_10 == p_cbw->command[0]) || (SCSI_CMD_WRITE_10 == p_cbw->command[0])) {
 80071d8:	e0b9      	b.n	800734e <mscd_xfer_cb+0x2ca>
        }
      } else {
        // For other SCSI commands
        // 1. OUT : queue transfer (invoke app callback after done)
        // 2. IN & Zero: Process if is built-in, else Invoke app callback. Skip DATA if zero length
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 80071da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d041      	beq.n	8007266 <mscd_xfer_cb+0x1e2>
 80071e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071e4:	7b1b      	ldrb	r3, [r3, #12]
 80071e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return tu_bit_test(dir, 7);
 80071ea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80071ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80071f0:	2307      	movs	r3, #7
 80071f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80071f6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80071fa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80071fc:	fa22 f303 	lsr.w	r3, r2, r3
 8007200:	f003 0301 	and.w	r3, r3, #1
 8007204:	2b00      	cmp	r3, #0
 8007206:	bf14      	ite	ne
 8007208:	2301      	movne	r3, #1
 800720a:	2300      	moveq	r3, #0
 800720c:	b2db      	uxtb	r3, r3
        if ((p_cbw->total_bytes > 0) && !is_data_in(p_cbw->dir)) {
 800720e:	f083 0301 	eor.w	r3, r3, #1
 8007212:	b2db      	uxtb	r3, r3
 8007214:	2b00      	cmp	r3, #0
 8007216:	d026      	beq.n	8007266 <mscd_xfer_cb+0x1e2>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 8007218:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007220:	d904      	bls.n	800722c <mscd_xfer_cb+0x1a8>
            TU_LOG_DRV("  SCSI reject non READ10/WRITE10 with large data\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8007222:	2101      	movs	r1, #1
 8007224:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8007226:	f7ff fb6d 	bl	8006904 <fail_scsi_op>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800722a:	e08f      	b.n	800734c <mscd_xfer_cb+0x2c8>
          } else {
            // Didn't check for case 9 (Ho > Dn), which requires examining scsi command first
            // but it is OK to just receive data then responded with failed status
            TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_out, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 800722c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800722e:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8007232:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007236:	b29b      	uxth	r3, r3
 8007238:	79f8      	ldrb	r0, [r7, #7]
 800723a:	2200      	movs	r2, #0
 800723c:	9200      	str	r2, [sp, #0]
 800723e:	4a2b      	ldr	r2, [pc, #172]	@ (80072ec <mscd_xfer_cb+0x268>)
 8007240:	f003 fd1a 	bl	800ac78 <usbd_edpt_xfer>
 8007244:	4603      	mov	r3, r0
 8007246:	f083 0301 	eor.w	r3, r3, #1
 800724a:	b2db      	uxtb	r3, r3
 800724c:	2b00      	cmp	r3, #0
 800724e:	d07d      	beq.n	800734c <mscd_xfer_cb+0x2c8>
 8007250:	4b28      	ldr	r3, [pc, #160]	@ (80072f4 <mscd_xfer_cb+0x270>)
 8007252:	643b      	str	r3, [r7, #64]	@ 0x40
 8007254:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f003 0301 	and.w	r3, r3, #1
 800725c:	2b00      	cmp	r3, #0
 800725e:	d000      	beq.n	8007262 <mscd_xfer_cb+0x1de>
 8007260:	be00      	bkpt	0x0000
 8007262:	2300      	movs	r3, #0
 8007264:	e154      	b.n	8007510 <mscd_xfer_cb+0x48c>
          }
        } else {
          // First process if it is a built-in commands
          int32_t resplen = proc_builtin_scsi(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, CFG_TUD_MSC_EP_BUFSIZE);
 8007266:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007268:	7b58      	ldrb	r0, [r3, #13]
 800726a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800726c:	f103 010f 	add.w	r1, r3, #15
 8007270:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007274:	4a1d      	ldr	r2, [pc, #116]	@ (80072ec <mscd_xfer_cb+0x268>)
 8007276:	f000 f953 	bl	8007520 <proc_builtin_scsi>
 800727a:	6678      	str	r0, [r7, #100]	@ 0x64

          // Invoke user callback if not built-in
          if ((resplen < 0) && (p_msc->sense_key == 0)) {
 800727c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800727e:	2b00      	cmp	r3, #0
 8007280:	da10      	bge.n	80072a4 <mscd_xfer_cb+0x220>
 8007282:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007284:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007288:	2b00      	cmp	r3, #0
 800728a:	d10b      	bne.n	80072a4 <mscd_xfer_cb+0x220>
            resplen = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t)p_msc->total_len);
 800728c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800728e:	7b58      	ldrb	r0, [r3, #13]
 8007290:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007292:	f103 010f 	add.w	r1, r3, #15
 8007296:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800729a:	b29b      	uxth	r3, r3
 800729c:	4a13      	ldr	r2, [pc, #76]	@ (80072ec <mscd_xfer_cb+0x268>)
 800729e:	f7f9 fdfb 	bl	8000e98 <tud_msc_scsi_cb>
 80072a2:	6678      	str	r0, [r7, #100]	@ 0x64
          }

          if (resplen < 0) {
 80072a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	da04      	bge.n	80072b4 <mscd_xfer_cb+0x230>
            // unsupported command
            TU_LOG_DRV("  SCSI unsupported or failed command\r\n");
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80072aa:	2101      	movs	r1, #1
 80072ac:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80072ae:	f7ff fb29 	bl	8006904 <fail_scsi_op>
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
            }
          }
        }
      }
      break;
 80072b2:	e10e      	b.n	80074d2 <mscd_xfer_cb+0x44e>
          } else if (resplen == 0) {
 80072b4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d10d      	bne.n	80072d6 <mscd_xfer_cb+0x252>
            if (p_cbw->total_bytes > 0) {
 80072ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072bc:	689b      	ldr	r3, [r3, #8]
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d004      	beq.n	80072cc <mscd_xfer_cb+0x248>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80072c2:	2101      	movs	r1, #1
 80072c4:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80072c6:	f7ff fb1d 	bl	8006904 <fail_scsi_op>
      break;
 80072ca:	e102      	b.n	80074d2 <mscd_xfer_cb+0x44e>
              p_msc->stage = MSC_STAGE_STATUS;
 80072cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80072ce:	2202      	movs	r2, #2
 80072d0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
      break;
 80072d4:	e0fd      	b.n	80074d2 <mscd_xfer_cb+0x44e>
            if (p_cbw->total_bytes == 0) {
 80072d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072d8:	689b      	ldr	r3, [r3, #8]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d10c      	bne.n	80072f8 <mscd_xfer_cb+0x274>
              fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 80072de:	2101      	movs	r1, #1
 80072e0:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80072e2:	f7ff fb0f 	bl	8006904 <fail_scsi_op>
      break;
 80072e6:	e0f4      	b.n	80074d2 <mscd_xfer_cb+0x44e>
 80072e8:	200108d0 	.word	0x200108d0
 80072ec:	20010910 	.word	0x20010910
 80072f0:	43425355 	.word	0x43425355
 80072f4:	e000edf0 	.word	0xe000edf0
              p_msc->total_len = tu_min32((uint32_t)resplen, p_cbw->total_bytes);
 80072f8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80072fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	623a      	str	r2, [r7, #32]
 8007300:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8007302:	6a3a      	ldr	r2, [r7, #32]
 8007304:	69fb      	ldr	r3, [r7, #28]
 8007306:	429a      	cmp	r2, r3
 8007308:	bf28      	it	cs
 800730a:	461a      	movcs	r2, r3
 800730c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800730e:	631a      	str	r2, [r3, #48]	@ 0x30
              TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) p_msc->total_len, false));
 8007310:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007312:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8007316:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800731a:	b29b      	uxth	r3, r3
 800731c:	79f8      	ldrb	r0, [r7, #7]
 800731e:	2200      	movs	r2, #0
 8007320:	9200      	str	r2, [sp, #0]
 8007322:	4a7d      	ldr	r2, [pc, #500]	@ (8007518 <mscd_xfer_cb+0x494>)
 8007324:	f003 fca8 	bl	800ac78 <usbd_edpt_xfer>
 8007328:	4603      	mov	r3, r0
 800732a:	f083 0301 	eor.w	r3, r3, #1
 800732e:	b2db      	uxtb	r3, r3
 8007330:	2b00      	cmp	r3, #0
 8007332:	f000 80ce 	beq.w	80074d2 <mscd_xfer_cb+0x44e>
 8007336:	4b79      	ldr	r3, [pc, #484]	@ (800751c <mscd_xfer_cb+0x498>)
 8007338:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800733a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f003 0301 	and.w	r3, r3, #1
 8007342:	2b00      	cmp	r3, #0
 8007344:	d000      	beq.n	8007348 <mscd_xfer_cb+0x2c4>
 8007346:	be00      	bkpt	0x0000
 8007348:	2300      	movs	r3, #0
 800734a:	e0e1      	b.n	8007510 <mscd_xfer_cb+0x48c>
          if (p_cbw->total_bytes > CFG_TUD_MSC_EP_BUFSIZE) {
 800734c:	bf00      	nop
      break;
 800734e:	e0c0      	b.n	80074d2 <mscd_xfer_cb+0x44e>
    }

    case MSC_STAGE_DATA:
      TU_LOG_DRV("  SCSI Data [Lun%u]\r\n", p_cbw->lun);
      TU_ASSERT(xferred_bytes <= CFG_TUD_MSC_EP_BUFSIZE); // sanity check to avoid buffer overflow
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007356:	d90a      	bls.n	800736e <mscd_xfer_cb+0x2ea>
 8007358:	4b70      	ldr	r3, [pc, #448]	@ (800751c <mscd_xfer_cb+0x498>)
 800735a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800735c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 0301 	and.w	r3, r3, #1
 8007364:	2b00      	cmp	r3, #0
 8007366:	d000      	beq.n	800736a <mscd_xfer_cb+0x2e6>
 8007368:	be00      	bkpt	0x0000
 800736a:	2300      	movs	r3, #0
 800736c:	e0d0      	b.n	8007510 <mscd_xfer_cb+0x48c>
      // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, _mscd_epbuf.buf, xferred_bytes, 2);

      if (SCSI_CMD_READ_10 == p_cbw->command[0]) {
 800736e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007370:	7bdb      	ldrb	r3, [r3, #15]
 8007372:	2b28      	cmp	r3, #40	@ 0x28
 8007374:	d114      	bne.n	80073a0 <mscd_xfer_cb+0x31c>
        p_msc->xferred_len += xferred_bytes;
 8007376:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007378:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800737a:	683b      	ldr	r3, [r7, #0]
 800737c:	441a      	add	r2, r3
 800737e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007380:	635a      	str	r2, [r3, #52]	@ 0x34

        if ( p_msc->xferred_len >= p_msc->total_len ) {
 8007382:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007384:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007386:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800738a:	429a      	cmp	r2, r3
 800738c:	d304      	bcc.n	8007398 <mscd_xfer_cb+0x314>
          // Data Stage is complete
          p_msc->stage = MSC_STAGE_STATUS;
 800738e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007390:	2202      	movs	r2, #2
 8007392:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        } else {
          // This scenario with command that take more than one transfer is already rejected at Command stage
          TU_BREAKPOINT();
        }
      }
    break;
 8007396:	e09e      	b.n	80074d6 <mscd_xfer_cb+0x452>
          proc_read10_cmd(p_msc);
 8007398:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800739a:	f000 fbad 	bl	8007af8 <proc_read10_cmd>
    break;
 800739e:	e09a      	b.n	80074d6 <mscd_xfer_cb+0x452>
      } else if (SCSI_CMD_WRITE_10 == p_cbw->command[0]) {
 80073a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073a2:	7bdb      	ldrb	r3, [r3, #15]
 80073a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80073a6:	d104      	bne.n	80073b2 <mscd_xfer_cb+0x32e>
        proc_write10_host_data(p_msc, xferred_bytes);
 80073a8:	6839      	ldr	r1, [r7, #0]
 80073aa:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80073ac:	f000 fcca 	bl	8007d44 <proc_write10_host_data>
    break;
 80073b0:	e091      	b.n	80074d6 <mscd_xfer_cb+0x452>
        p_msc->xferred_len += xferred_bytes;
 80073b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80073b6:	683b      	ldr	r3, [r7, #0]
 80073b8:	441a      	add	r2, r3
 80073ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073bc:	635a      	str	r2, [r3, #52]	@ 0x34
        if ( !is_data_in(p_cbw->dir) ) {
 80073be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073c0:	7b1b      	ldrb	r3, [r3, #12]
 80073c2:	76fb      	strb	r3, [r7, #27]
  return tu_bit_test(dir, 7);
 80073c4:	7efb      	ldrb	r3, [r7, #27]
 80073c6:	617b      	str	r3, [r7, #20]
 80073c8:	2307      	movs	r3, #7
 80073ca:	74fb      	strb	r3, [r7, #19]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 80073cc:	7cfb      	ldrb	r3, [r7, #19]
 80073ce:	697a      	ldr	r2, [r7, #20]
 80073d0:	fa22 f303 	lsr.w	r3, r2, r3
 80073d4:	f003 0301 	and.w	r3, r3, #1
 80073d8:	2b00      	cmp	r3, #0
 80073da:	bf14      	ite	ne
 80073dc:	2301      	movne	r3, #1
 80073de:	2300      	moveq	r3, #0
 80073e0:	b2db      	uxtb	r3, r3
        if ( !is_data_in(p_cbw->dir) ) {
 80073e2:	f083 0301 	eor.w	r3, r3, #1
 80073e6:	b2db      	uxtb	r3, r3
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d012      	beq.n	8007412 <mscd_xfer_cb+0x38e>
          int32_t cb_result = tud_msc_scsi_cb(p_cbw->lun, p_cbw->command, _mscd_epbuf.buf, (uint16_t) p_msc->total_len);
 80073ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073ee:	7b58      	ldrb	r0, [r3, #13]
 80073f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80073f2:	f103 010f 	add.w	r1, r3, #15
 80073f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	4a46      	ldr	r2, [pc, #280]	@ (8007518 <mscd_xfer_cb+0x494>)
 80073fe:	f7f9 fd4b 	bl	8000e98 <tud_msc_scsi_cb>
 8007402:	6538      	str	r0, [r7, #80]	@ 0x50
          if ( cb_result < 0 ) {
 8007404:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007406:	2b00      	cmp	r3, #0
 8007408:	da03      	bge.n	8007412 <mscd_xfer_cb+0x38e>
            fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 800740a:	2101      	movs	r1, #1
 800740c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800740e:	f7ff fa79 	bl	8006904 <fail_scsi_op>
        if ( p_msc->xferred_len >= p_msc->total_len ) {
 8007412:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007414:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007416:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800741a:	429a      	cmp	r2, r3
 800741c:	d304      	bcc.n	8007428 <mscd_xfer_cb+0x3a4>
          p_msc->stage = MSC_STAGE_STATUS;
 800741e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007420:	2202      	movs	r2, #2
 8007422:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    break;
 8007426:	e056      	b.n	80074d6 <mscd_xfer_cb+0x452>
          TU_BREAKPOINT();
 8007428:	4b3c      	ldr	r3, [pc, #240]	@ (800751c <mscd_xfer_cb+0x498>)
 800742a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800742c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f003 0301 	and.w	r3, r3, #1
 8007434:	2b00      	cmp	r3, #0
 8007436:	d04e      	beq.n	80074d6 <mscd_xfer_cb+0x452>
 8007438:	be00      	bkpt	0x0000
    break;
 800743a:	e04c      	b.n	80074d6 <mscd_xfer_cb+0x452>
      // processed immediately after this switch, supposedly to be empty
    break;

    case MSC_STAGE_STATUS_SENT:
      // Status phase is complete
      if ((ep_addr == p_msc->ep_in) && (xferred_bytes == sizeof(msc_csw_t))) {
 800743c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800743e:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8007442:	79ba      	ldrb	r2, [r7, #6]
 8007444:	429a      	cmp	r2, r3
 8007446:	d148      	bne.n	80074da <mscd_xfer_cb+0x456>
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	2b0d      	cmp	r3, #13
 800744c:	d145      	bne.n	80074da <mscd_xfer_cb+0x456>
        // TU_LOG_MEM(CFG_TUD_MSC_LOG_LEVEL, p_csw, xferred_bytes, 2);

        // Invoke complete callback if defined
        // Note: There is racing issue with samd51 + qspi flash testing with arduino
        // if complete_cb() is invoked after queuing the status.
        switch (p_cbw->command[0]) {
 800744e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007450:	7bdb      	ldrb	r3, [r3, #15]
 8007452:	2b28      	cmp	r3, #40	@ 0x28
 8007454:	d002      	beq.n	800745c <mscd_xfer_cb+0x3d8>
 8007456:	2b2a      	cmp	r3, #42	@ 0x2a
 8007458:	d006      	beq.n	8007468 <mscd_xfer_cb+0x3e4>
 800745a:	e00b      	b.n	8007474 <mscd_xfer_cb+0x3f0>
          case SCSI_CMD_READ_10:
            tud_msc_read10_complete_cb(p_cbw->lun);
 800745c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800745e:	7b5b      	ldrb	r3, [r3, #13]
 8007460:	4618      	mov	r0, r3
 8007462:	f7ff fb91 	bl	8006b88 <tud_msc_read10_complete_cb>
            break;
 8007466:	e00e      	b.n	8007486 <mscd_xfer_cb+0x402>

          case SCSI_CMD_WRITE_10:
            tud_msc_write10_complete_cb(p_cbw->lun);
 8007468:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800746a:	7b5b      	ldrb	r3, [r3, #13]
 800746c:	4618      	mov	r0, r3
 800746e:	f7ff fb96 	bl	8006b9e <tud_msc_write10_complete_cb>
            break;
 8007472:	e008      	b.n	8007486 <mscd_xfer_cb+0x402>

          default:
            tud_msc_scsi_complete_cb(p_cbw->lun, p_cbw->command);
 8007474:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007476:	7b5a      	ldrb	r2, [r3, #13]
 8007478:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800747a:	330f      	adds	r3, #15
 800747c:	4619      	mov	r1, r3
 800747e:	4610      	mov	r0, r2
 8007480:	f7ff fb98 	bl	8006bb4 <tud_msc_scsi_complete_cb>
            break;
 8007484:	bf00      	nop
 8007486:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007488:	60fb      	str	r3, [r7, #12]
  uint8_t rhport = p_msc->rhport;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	7fdb      	ldrb	r3, [r3, #31]
 800748e:	72fb      	strb	r3, [r7, #11]
  p_msc->stage = MSC_STAGE_CMD;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2200      	movs	r2, #0
 8007494:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  return usbd_edpt_xfer(rhport, p_msc->ep_out,  _mscd_epbuf.buf, sizeof(msc_cbw_t), false);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 800749e:	7af8      	ldrb	r0, [r7, #11]
 80074a0:	2300      	movs	r3, #0
 80074a2:	9300      	str	r3, [sp, #0]
 80074a4:	231f      	movs	r3, #31
 80074a6:	4a1c      	ldr	r2, [pc, #112]	@ (8007518 <mscd_xfer_cb+0x494>)
 80074a8:	f003 fbe6 	bl	800ac78 <usbd_edpt_xfer>
 80074ac:	4603      	mov	r3, r0
        }

        TU_ASSERT(prepare_cbw(p_msc));
 80074ae:	f083 0301 	eor.w	r3, r3, #1
 80074b2:	b2db      	uxtb	r3, r3
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d010      	beq.n	80074da <mscd_xfer_cb+0x456>
 80074b8:	4b18      	ldr	r3, [pc, #96]	@ (800751c <mscd_xfer_cb+0x498>)
 80074ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80074bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f003 0301 	and.w	r3, r3, #1
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d000      	beq.n	80074ca <mscd_xfer_cb+0x446>
 80074c8:	be00      	bkpt	0x0000
 80074ca:	2300      	movs	r3, #0
 80074cc:	e020      	b.n	8007510 <mscd_xfer_cb+0x48c>
        // Any xfer ended here is considered unknown error, ignore it
        TU_LOG1("  Warning expect SCSI Status but received unknown data\r\n");
      }
      break;

    default: break; // nothing to do
 80074ce:	bf00      	nop
 80074d0:	e004      	b.n	80074dc <mscd_xfer_cb+0x458>
      break;
 80074d2:	bf00      	nop
 80074d4:	e002      	b.n	80074dc <mscd_xfer_cb+0x458>
    break;
 80074d6:	bf00      	nop
 80074d8:	e000      	b.n	80074dc <mscd_xfer_cb+0x458>
      break;
 80074da:	bf00      	nop
  }

  if (p_msc->stage == MSC_STAGE_STATUS) {
 80074dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80074de:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80074e2:	2b02      	cmp	r3, #2
 80074e4:	d113      	bne.n	800750e <mscd_xfer_cb+0x48a>
    TU_ASSERT(proc_stage_status(p_msc));
 80074e6:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80074e8:	f7ff fad6 	bl	8006a98 <proc_stage_status>
 80074ec:	4603      	mov	r3, r0
 80074ee:	f083 0301 	eor.w	r3, r3, #1
 80074f2:	b2db      	uxtb	r3, r3
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d00a      	beq.n	800750e <mscd_xfer_cb+0x48a>
 80074f8:	4b08      	ldr	r3, [pc, #32]	@ (800751c <mscd_xfer_cb+0x498>)
 80074fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80074fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f003 0301 	and.w	r3, r3, #1
 8007504:	2b00      	cmp	r3, #0
 8007506:	d000      	beq.n	800750a <mscd_xfer_cb+0x486>
 8007508:	be00      	bkpt	0x0000
 800750a:	2300      	movs	r3, #0
 800750c:	e000      	b.n	8007510 <mscd_xfer_cb+0x48c>
  }

  return true;
 800750e:	2301      	movs	r3, #1
}
 8007510:	4618      	mov	r0, r3
 8007512:	3768      	adds	r7, #104	@ 0x68
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}
 8007518:	20010910 	.word	0x20010910
 800751c:	e000edf0 	.word	0xe000edf0

08007520 <proc_builtin_scsi>:
/* SCSI Command Process
 *------------------------------------------------------------------*/

// return response's length (copied to buffer). Negative if it is not an built-in command or indicate Failed status (CSW)
// In case of a failed status, sense key must be set for reason of failure
static int32_t proc_builtin_scsi(uint8_t lun, uint8_t const scsi_cmd[16], uint8_t* buffer, uint32_t bufsize) {
 8007520:	b580      	push	{r7, lr}
 8007522:	b0ac      	sub	sp, #176	@ 0xb0
 8007524:	af00      	add	r7, sp, #0
 8007526:	60b9      	str	r1, [r7, #8]
 8007528:	607a      	str	r2, [r7, #4]
 800752a:	603b      	str	r3, [r7, #0]
 800752c:	4603      	mov	r3, r0
 800752e:	73fb      	strb	r3, [r7, #15]
  (void)bufsize; // TODO refractor later
  int32_t resplen;

  mscd_interface_t* p_msc = &_mscd_itf;
 8007530:	4bc6      	ldr	r3, [pc, #792]	@ (800784c <proc_builtin_scsi+0x32c>)
 8007532:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  switch (scsi_cmd[0]) {
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	781b      	ldrb	r3, [r3, #0]
 800753a:	2b25      	cmp	r3, #37	@ 0x25
 800753c:	f200 82c3 	bhi.w	8007ac6 <proc_builtin_scsi+0x5a6>
 8007540:	a201      	add	r2, pc, #4	@ (adr r2, 8007548 <proc_builtin_scsi+0x28>)
 8007542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007546:	bf00      	nop
 8007548:	080075e1 	.word	0x080075e1
 800754c:	08007ac7 	.word	0x08007ac7
 8007550:	08007ac7 	.word	0x08007ac7
 8007554:	080079f9 	.word	0x080079f9
 8007558:	08007ac7 	.word	0x08007ac7
 800755c:	08007ac7 	.word	0x08007ac7
 8007560:	08007ac7 	.word	0x08007ac7
 8007564:	08007ac7 	.word	0x08007ac7
 8007568:	08007ac7 	.word	0x08007ac7
 800756c:	08007ac7 	.word	0x08007ac7
 8007570:	08007ac7 	.word	0x08007ac7
 8007574:	08007ac7 	.word	0x08007ac7
 8007578:	08007ac7 	.word	0x08007ac7
 800757c:	08007ac7 	.word	0x08007ac7
 8007580:	08007ac7 	.word	0x08007ac7
 8007584:	08007ac7 	.word	0x08007ac7
 8007588:	08007ac7 	.word	0x08007ac7
 800758c:	08007ac7 	.word	0x08007ac7
 8007590:	080078bf 	.word	0x080078bf
 8007594:	08007ac7 	.word	0x08007ac7
 8007598:	08007ac7 	.word	0x08007ac7
 800759c:	08007ac7 	.word	0x08007ac7
 80075a0:	08007ac7 	.word	0x08007ac7
 80075a4:	08007ac7 	.word	0x08007ac7
 80075a8:	08007ac7 	.word	0x08007ac7
 80075ac:	08007ac7 	.word	0x08007ac7
 80075b0:	0800793d 	.word	0x0800793d
 80075b4:	0800762b 	.word	0x0800762b
 80075b8:	08007ac7 	.word	0x08007ac7
 80075bc:	08007ac7 	.word	0x08007ac7
 80075c0:	080076b3 	.word	0x080076b3
 80075c4:	08007ac7 	.word	0x08007ac7
 80075c8:	08007ac7 	.word	0x08007ac7
 80075cc:	08007ac7 	.word	0x08007ac7
 80075d0:	08007ac7 	.word	0x08007ac7
 80075d4:	080077eb 	.word	0x080077eb
 80075d8:	08007ac7 	.word	0x08007ac7
 80075dc:	0800770f 	.word	0x0800770f
    case SCSI_CMD_TEST_UNIT_READY:
      resplen = 0;
 80075e0:	2300      	movs	r3, #0
 80075e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (!tud_msc_test_unit_ready_cb(lun)) {
 80075e6:	7bfb      	ldrb	r3, [r7, #15]
 80075e8:	4618      	mov	r0, r3
 80075ea:	f7f9 fbc7 	bl	8000d7c <tud_msc_test_unit_ready_cb>
 80075ee:	4603      	mov	r3, r0
 80075f0:	f083 0301 	eor.w	r3, r3, #1
 80075f4:	b2db      	uxtb	r3, r3
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	f000 826a 	beq.w	8007ad0 <proc_builtin_scsi+0x5b0>
        // Failed status response
        resplen = -1;
 80075fc:	f04f 33ff 	mov.w	r3, #4294967295
 8007600:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8007604:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007608:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800760c:	2b00      	cmp	r3, #0
 800760e:	f040 825f 	bne.w	8007ad0 <proc_builtin_scsi+0x5b0>
 8007612:	7bfb      	ldrb	r3, [r7, #15]
 8007614:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8007618:	f897 0093 	ldrb.w	r0, [r7, #147]	@ 0x93
 800761c:	2300      	movs	r3, #0
 800761e:	223a      	movs	r2, #58	@ 0x3a
 8007620:	2102      	movs	r1, #2
 8007622:	f7ff fb1b 	bl	8006c5c <tud_msc_set_sense>
}
 8007626:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 8007628:	e252      	b.n	8007ad0 <proc_builtin_scsi+0x5b0>

    case SCSI_CMD_START_STOP_UNIT: {
      resplen = 0;
 800762a:	2300      	movs	r3, #0
 800762c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_start_stop_unit_t const* start_stop = (scsi_start_stop_unit_t const*)scsi_cmd;
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
      if (!tud_msc_start_stop_cb(lun, start_stop->power_condition, start_stop->start, start_stop->load_eject)) {
 8007636:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800763a:	791b      	ldrb	r3, [r3, #4]
 800763c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8007640:	b2db      	uxtb	r3, r3
 8007642:	4619      	mov	r1, r3
 8007644:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007648:	791b      	ldrb	r3, [r3, #4]
 800764a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800764e:	b2db      	uxtb	r3, r3
 8007650:	2b00      	cmp	r3, #0
 8007652:	bf14      	ite	ne
 8007654:	2301      	movne	r3, #1
 8007656:	2300      	moveq	r3, #0
 8007658:	b2da      	uxtb	r2, r3
 800765a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800765e:	791b      	ldrb	r3, [r3, #4]
 8007660:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007664:	b2db      	uxtb	r3, r3
 8007666:	2b00      	cmp	r3, #0
 8007668:	bf14      	ite	ne
 800766a:	2301      	movne	r3, #1
 800766c:	2300      	moveq	r3, #0
 800766e:	b2db      	uxtb	r3, r3
 8007670:	7bf8      	ldrb	r0, [r7, #15]
 8007672:	f7ff fab3 	bl	8006bdc <tud_msc_start_stop_cb>
 8007676:	4603      	mov	r3, r0
 8007678:	f083 0301 	eor.w	r3, r3, #1
 800767c:	b2db      	uxtb	r3, r3
 800767e:	2b00      	cmp	r3, #0
 8007680:	f000 8228 	beq.w	8007ad4 <proc_builtin_scsi+0x5b4>
        // Failed status response
        resplen = -1;
 8007684:	f04f 33ff 	mov.w	r3, #4294967295
 8007688:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800768c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007690:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007694:	2b00      	cmp	r3, #0
 8007696:	f040 821d 	bne.w	8007ad4 <proc_builtin_scsi+0x5b4>
 800769a:	7bfb      	ldrb	r3, [r7, #15]
 800769c:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80076a0:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 80076a4:	2300      	movs	r3, #0
 80076a6:	223a      	movs	r2, #58	@ 0x3a
 80076a8:	2102      	movs	r1, #2
 80076aa:	f7ff fad7 	bl	8006c5c <tud_msc_set_sense>
}
 80076ae:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 80076b0:	e210      	b.n	8007ad4 <proc_builtin_scsi+0x5b4>
    }

    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL: {
      resplen = 0;
 80076b2:	2300      	movs	r3, #0
 80076b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      scsi_prevent_allow_medium_removal_t const* prevent_allow = (scsi_prevent_allow_medium_removal_t const*)scsi_cmd;
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      if (!tud_msc_prevent_allow_medium_removal_cb(lun, prevent_allow->prohibit_removal, prevent_allow->control)) {
 80076be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80076c2:	7919      	ldrb	r1, [r3, #4]
 80076c4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80076c8:	795a      	ldrb	r2, [r3, #5]
 80076ca:	7bfb      	ldrb	r3, [r7, #15]
 80076cc:	4618      	mov	r0, r3
 80076ce:	f7ff fa9a 	bl	8006c06 <tud_msc_prevent_allow_medium_removal_cb>
 80076d2:	4603      	mov	r3, r0
 80076d4:	f083 0301 	eor.w	r3, r3, #1
 80076d8:	b2db      	uxtb	r3, r3
 80076da:	2b00      	cmp	r3, #0
 80076dc:	f000 81fc 	beq.w	8007ad8 <proc_builtin_scsi+0x5b8>
        // Failed status response
        resplen = -1;
 80076e0:	f04f 33ff 	mov.w	r3, #4294967295
 80076e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 80076e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80076ec:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f040 81f1 	bne.w	8007ad8 <proc_builtin_scsi+0x5b8>
 80076f6:	7bfb      	ldrb	r3, [r7, #15]
 80076f8:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 80076fc:	f897 0091 	ldrb.w	r0, [r7, #145]	@ 0x91
 8007700:	2300      	movs	r3, #0
 8007702:	223a      	movs	r2, #58	@ 0x3a
 8007704:	2102      	movs	r1, #2
 8007706:	f7ff faa9 	bl	8006c5c <tud_msc_set_sense>
}
 800770a:	bf00      	nop
          set_sense_medium_not_present(lun);
        }
      }
      break;
 800770c:	e1e4      	b.n	8007ad8 <proc_builtin_scsi+0x5b8>
    case SCSI_CMD_READ_CAPACITY_10: {
      uint32_t block_count;
      uint32_t block_size;
      uint16_t block_size_u16;

      tud_msc_capacity_cb(lun, &block_count, &block_size_u16);
 800770e:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 8007712:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8007716:	7bfb      	ldrb	r3, [r7, #15]
 8007718:	4618      	mov	r0, r3
 800771a:	f7f9 fb3b 	bl	8000d94 <tud_msc_capacity_cb>
      block_size = (uint32_t)block_size_u16;
 800771e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007722:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 8007726:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007728:	2b00      	cmp	r3, #0
 800772a:	d003      	beq.n	8007734 <proc_builtin_scsi+0x214>
 800772c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007730:	2b00      	cmp	r3, #0
 8007732:	d116      	bne.n	8007762 <proc_builtin_scsi+0x242>
        resplen = -1;
 8007734:	f04f 33ff 	mov.w	r3, #4294967295
 8007738:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 800773c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007740:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007744:	2b00      	cmp	r3, #0
 8007746:	f040 81d0 	bne.w	8007aea <proc_builtin_scsi+0x5ca>
 800774a:	7bfb      	ldrb	r3, [r7, #15]
 800774c:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8007750:	f897 0090 	ldrb.w	r0, [r7, #144]	@ 0x90
 8007754:	2300      	movs	r3, #0
 8007756:	223a      	movs	r2, #58	@ 0x3a
 8007758:	2102      	movs	r1, #2
 800775a:	f7ff fa7f 	bl	8006c5c <tud_msc_set_sense>
}
 800775e:	bf00      	nop
        if (p_msc->sense_key == 0) {
 8007760:	e1c3      	b.n	8007aea <proc_builtin_scsi+0x5ca>
          set_sense_medium_not_present(lun);
        }
      } else {
        scsi_read_capacity10_resp_t read_capa10;

        read_capa10.last_lba = tu_htonl(block_count-1);
 8007762:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007764:	3b01      	subs	r3, #1
 8007766:	ba1b      	rev	r3, r3
 8007768:	63fb      	str	r3, [r7, #60]	@ 0x3c
        read_capa10.block_size = tu_htonl(block_size);
 800776a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800776e:	ba1b      	rev	r3, r3
 8007770:	643b      	str	r3, [r7, #64]	@ 0x40

        resplen = sizeof(read_capa10);
 8007772:	2308      	movs	r3, #8
 8007774:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_capa10, (size_t) resplen));
 8007778:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800777c:	687a      	ldr	r2, [r7, #4]
 800777e:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007782:	683a      	ldr	r2, [r7, #0]
 8007784:	f8c7 2088 	str.w	r2, [r7, #136]	@ 0x88
 8007788:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800778c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8007790:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (dest == NULL) {
 8007794:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007798:	2b00      	cmp	r3, #0
 800779a:	d102      	bne.n	80077a2 <proc_builtin_scsi+0x282>
    return -1;
 800779c:	f04f 33ff 	mov.w	r3, #4294967295
 80077a0:	e01e      	b.n	80077e0 <proc_builtin_scsi+0x2c0>
  if (count == 0u) {
 80077a2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d101      	bne.n	80077ae <proc_builtin_scsi+0x28e>
    return 0;
 80077aa:	2300      	movs	r3, #0
 80077ac:	e018      	b.n	80077e0 <proc_builtin_scsi+0x2c0>
  if (src == NULL) {
 80077ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d102      	bne.n	80077bc <proc_builtin_scsi+0x29c>
    return -1;
 80077b6:	f04f 33ff 	mov.w	r3, #4294967295
 80077ba:	e011      	b.n	80077e0 <proc_builtin_scsi+0x2c0>
  if (count > destsz) {
 80077bc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80077c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80077c4:	429a      	cmp	r2, r3
 80077c6:	d202      	bcs.n	80077ce <proc_builtin_scsi+0x2ae>
    return -1;
 80077c8:	f04f 33ff 	mov.w	r3, #4294967295
 80077cc:	e008      	b.n	80077e0 <proc_builtin_scsi+0x2c0>
  (void) memcpy(dest, src, count);
 80077ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80077d2:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 80077d6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80077da:	f006 fe51 	bl	800e480 <memcpy>
  return 0;
 80077de:	2300      	movs	r3, #0
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	f000 817b 	beq.w	8007adc <proc_builtin_scsi+0x5bc>
 80077e6:	2300      	movs	r3, #0
 80077e8:	e181      	b.n	8007aee <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_READ_FORMAT_CAPACITY: {
      scsi_read_format_capacity_data_t read_fmt_capa = {
 80077ea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80077ee:	2200      	movs	r2, #0
 80077f0:	601a      	str	r2, [r3, #0]
 80077f2:	605a      	str	r2, [r3, #4]
 80077f4:	609a      	str	r2, [r3, #8]
 80077f6:	2308      	movs	r3, #8
 80077f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80077fc:	2302      	movs	r3, #2
 80077fe:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
      };

      uint32_t block_count;
      uint16_t block_size;

      tud_msc_capacity_cb(lun, &block_count, &block_size);
 8007802:	f107 022a 	add.w	r2, r7, #42	@ 0x2a
 8007806:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800780a:	7bfb      	ldrb	r3, [r7, #15]
 800780c:	4618      	mov	r0, r3
 800780e:	f7f9 fac1 	bl	8000d94 <tud_msc_capacity_cb>

      // Invalid block size/count from callback, possibly unit is not ready
      // stall this request, set sense key to NOT READY
      if (block_count == 0 || block_size == 0) {
 8007812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007814:	2b00      	cmp	r3, #0
 8007816:	d002      	beq.n	800781e <proc_builtin_scsi+0x2fe>
 8007818:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800781a:	2b00      	cmp	r3, #0
 800781c:	d118      	bne.n	8007850 <proc_builtin_scsi+0x330>
        resplen = -1;
 800781e:	f04f 33ff 	mov.w	r3, #4294967295
 8007822:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // set default sense if not set by callback
        if (p_msc->sense_key == 0) {
 8007826:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800782a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800782e:	2b00      	cmp	r3, #0
 8007830:	f040 815b 	bne.w	8007aea <proc_builtin_scsi+0x5ca>
 8007834:	7bfb      	ldrb	r3, [r7, #15]
 8007836:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 800783a:	f897 007f 	ldrb.w	r0, [r7, #127]	@ 0x7f
 800783e:	2300      	movs	r3, #0
 8007840:	223a      	movs	r2, #58	@ 0x3a
 8007842:	2102      	movs	r1, #2
 8007844:	f7ff fa0a 	bl	8006c5c <tud_msc_set_sense>
}
 8007848:	bf00      	nop
        if (p_msc->sense_key == 0) {
 800784a:	e14e      	b.n	8007aea <proc_builtin_scsi+0x5ca>
 800784c:	200108d0 	.word	0x200108d0
          set_sense_medium_not_present(lun);
        }
      } else {
        read_fmt_capa.block_num = tu_htonl(block_count);
 8007850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007852:	ba1b      	rev	r3, r3
 8007854:	637b      	str	r3, [r7, #52]	@ 0x34
        read_fmt_capa.block_size_u16 = tu_htons(block_size);
 8007856:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8007858:	ba5b      	rev16	r3, r3
 800785a:	b29b      	uxth	r3, r3
 800785c:	877b      	strh	r3, [r7, #58]	@ 0x3a

        resplen = sizeof(read_fmt_capa);
 800785e:	230c      	movs	r3, #12
 8007860:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
        TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &read_fmt_capa, (size_t) resplen));
 8007864:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	67ba      	str	r2, [r7, #120]	@ 0x78
 800786c:	683a      	ldr	r2, [r7, #0]
 800786e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007870:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8007874:	673a      	str	r2, [r7, #112]	@ 0x70
 8007876:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (dest == NULL) {
 8007878:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800787a:	2b00      	cmp	r3, #0
 800787c:	d102      	bne.n	8007884 <proc_builtin_scsi+0x364>
    return -1;
 800787e:	f04f 33ff 	mov.w	r3, #4294967295
 8007882:	e017      	b.n	80078b4 <proc_builtin_scsi+0x394>
  if (count == 0u) {
 8007884:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007886:	2b00      	cmp	r3, #0
 8007888:	d101      	bne.n	800788e <proc_builtin_scsi+0x36e>
    return 0;
 800788a:	2300      	movs	r3, #0
 800788c:	e012      	b.n	80078b4 <proc_builtin_scsi+0x394>
  if (src == NULL) {
 800788e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007890:	2b00      	cmp	r3, #0
 8007892:	d102      	bne.n	800789a <proc_builtin_scsi+0x37a>
    return -1;
 8007894:	f04f 33ff 	mov.w	r3, #4294967295
 8007898:	e00c      	b.n	80078b4 <proc_builtin_scsi+0x394>
  if (count > destsz) {
 800789a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800789c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800789e:	429a      	cmp	r2, r3
 80078a0:	d202      	bcs.n	80078a8 <proc_builtin_scsi+0x388>
    return -1;
 80078a2:	f04f 33ff 	mov.w	r3, #4294967295
 80078a6:	e005      	b.n	80078b4 <proc_builtin_scsi+0x394>
  (void) memcpy(dest, src, count);
 80078a8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80078aa:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 80078ac:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 80078ae:	f006 fde7 	bl	800e480 <memcpy>
  return 0;
 80078b2:	2300      	movs	r3, #0
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	f000 8113 	beq.w	8007ae0 <proc_builtin_scsi+0x5c0>
 80078ba:	2300      	movs	r3, #0
 80078bc:	e117      	b.n	8007aee <proc_builtin_scsi+0x5ce>
      }
      break;
    }

    case SCSI_CMD_INQUIRY: {
      scsi_inquiry_resp_t *inquiry_rsp = (scsi_inquiry_resp_t *) buffer;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      tu_memclr(inquiry_rsp, sizeof(scsi_inquiry_resp_t));
 80078c4:	2224      	movs	r2, #36	@ 0x24
 80078c6:	2100      	movs	r1, #0
 80078c8:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 80078cc:	f006 fd7c 	bl	800e3c8 <memset>
      inquiry_rsp->is_removable = 1;
 80078d0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80078d4:	7853      	ldrb	r3, [r2, #1]
 80078d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078da:	7053      	strb	r3, [r2, #1]
      inquiry_rsp->version = 2;
 80078dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80078e0:	2202      	movs	r2, #2
 80078e2:	709a      	strb	r2, [r3, #2]
      inquiry_rsp->response_data_format = 2;
 80078e4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80078e8:	78d3      	ldrb	r3, [r2, #3]
 80078ea:	2102      	movs	r1, #2
 80078ec:	f361 0303 	bfi	r3, r1, #0, #4
 80078f0:	70d3      	strb	r3, [r2, #3]
      inquiry_rsp->additional_length = sizeof(scsi_inquiry_resp_t) - 5;
 80078f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80078f6:	221f      	movs	r2, #31
 80078f8:	711a      	strb	r2, [r3, #4]

      resplen = (int32_t) tud_msc_inquiry2_cb(lun, inquiry_rsp, bufsize);
 80078fa:	7bfb      	ldrb	r3, [r7, #15]
 80078fc:	683a      	ldr	r2, [r7, #0]
 80078fe:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 8007902:	4618      	mov	r0, r3
 8007904:	f7fe fff0 	bl	80068e8 <tud_msc_inquiry2_cb>
 8007908:	4603      	mov	r3, r0
 800790a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (resplen == 0) {
 800790e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007912:	2b00      	cmp	r3, #0
 8007914:	f040 80e6 	bne.w	8007ae4 <proc_builtin_scsi+0x5c4>
        // stub callback with no response, use v1 callback
        tud_msc_inquiry_cb(lun, inquiry_rsp->vendor_id, inquiry_rsp->product_id, inquiry_rsp->product_rev);
 8007918:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800791c:	f103 0108 	add.w	r1, r3, #8
 8007920:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8007924:	f103 0210 	add.w	r2, r3, #16
 8007928:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800792c:	3320      	adds	r3, #32
 800792e:	7bf8      	ldrb	r0, [r7, #15]
 8007930:	f7f9 fa02 	bl	8000d38 <tud_msc_inquiry_cb>
        resplen = sizeof(scsi_inquiry_resp_t);
 8007934:	2324      	movs	r3, #36	@ 0x24
 8007936:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      }
      break;
 800793a:	e0d3      	b.n	8007ae4 <proc_builtin_scsi+0x5c4>
    }

    case SCSI_CMD_MODE_SENSE_6: {
      scsi_mode_sense6_resp_t mode_resp = {
 800793c:	2303      	movs	r3, #3
 800793e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8007942:	2300      	movs	r3, #0
 8007944:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8007948:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800794c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007950:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007954:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007958:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800795c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8007960:	2300      	movs	r3, #0
 8007962:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        .write_protected = false,
        .reserved = 0,
        .block_descriptor_len = 0 // no block descriptor are included
      };

      bool writable = tud_msc_is_writable_cb(lun);
 8007966:	7bfb      	ldrb	r3, [r7, #15]
 8007968:	4618      	mov	r0, r3
 800796a:	f7ff f96b 	bl	8006c44 <tud_msc_is_writable_cb>
 800796e:	4603      	mov	r3, r0
 8007970:	f887 309b 	strb.w	r3, [r7, #155]	@ 0x9b

      mode_resp.write_protected = !writable;
 8007974:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8007978:	2b00      	cmp	r3, #0
 800797a:	bf14      	ite	ne
 800797c:	2301      	movne	r3, #1
 800797e:	2300      	moveq	r3, #0
 8007980:	b2db      	uxtb	r3, r3
 8007982:	f083 0301 	eor.w	r3, r3, #1
 8007986:	b2db      	uxtb	r3, r3
 8007988:	f003 0301 	and.w	r3, r3, #1
 800798c:	b2da      	uxtb	r2, r3
 800798e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007992:	f362 13c7 	bfi	r3, r2, #7, #1
 8007996:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      resplen = sizeof(mode_resp);
 800799a:	2304      	movs	r3, #4
 800799c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &mode_resp, (size_t) resplen));
 80079a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079a4:	687a      	ldr	r2, [r7, #4]
 80079a6:	66ba      	str	r2, [r7, #104]	@ 0x68
 80079a8:	683a      	ldr	r2, [r7, #0]
 80079aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80079ac:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80079b0:	663a      	str	r2, [r7, #96]	@ 0x60
 80079b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (dest == NULL) {
 80079b4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d102      	bne.n	80079c0 <proc_builtin_scsi+0x4a0>
    return -1;
 80079ba:	f04f 33ff 	mov.w	r3, #4294967295
 80079be:	e017      	b.n	80079f0 <proc_builtin_scsi+0x4d0>
  if (count == 0u) {
 80079c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d101      	bne.n	80079ca <proc_builtin_scsi+0x4aa>
    return 0;
 80079c6:	2300      	movs	r3, #0
 80079c8:	e012      	b.n	80079f0 <proc_builtin_scsi+0x4d0>
  if (src == NULL) {
 80079ca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d102      	bne.n	80079d6 <proc_builtin_scsi+0x4b6>
    return -1;
 80079d0:	f04f 33ff 	mov.w	r3, #4294967295
 80079d4:	e00c      	b.n	80079f0 <proc_builtin_scsi+0x4d0>
  if (count > destsz) {
 80079d6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80079d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80079da:	429a      	cmp	r2, r3
 80079dc:	d202      	bcs.n	80079e4 <proc_builtin_scsi+0x4c4>
    return -1;
 80079de:	f04f 33ff 	mov.w	r3, #4294967295
 80079e2:	e005      	b.n	80079f0 <proc_builtin_scsi+0x4d0>
  (void) memcpy(dest, src, count);
 80079e4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80079e6:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80079e8:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80079ea:	f006 fd49 	bl	800e480 <memcpy>
  return 0;
 80079ee:	2300      	movs	r3, #0
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d079      	beq.n	8007ae8 <proc_builtin_scsi+0x5c8>
 80079f4:	2300      	movs	r3, #0
 80079f6:	e07a      	b.n	8007aee <proc_builtin_scsi+0x5ce>
      break;
    }

    case SCSI_CMD_REQUEST_SENSE: {
      scsi_sense_fixed_resp_t sense_rsp = {
 80079f8:	f107 0310 	add.w	r3, r7, #16
 80079fc:	2200      	movs	r2, #0
 80079fe:	601a      	str	r2, [r3, #0]
 8007a00:	605a      	str	r2, [r3, #4]
 8007a02:	609a      	str	r2, [r3, #8]
 8007a04:	60da      	str	r2, [r3, #12]
 8007a06:	821a      	strh	r2, [r3, #16]
 8007a08:	7c3b      	ldrb	r3, [r7, #16]
 8007a0a:	2270      	movs	r2, #112	@ 0x70
 8007a0c:	f362 0306 	bfi	r3, r2, #0, #7
 8007a10:	743b      	strb	r3, [r7, #16]
 8007a12:	7c3b      	ldrb	r3, [r7, #16]
 8007a14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a18:	743b      	strb	r3, [r7, #16]
        .response_code = 0x70, // current, fixed format
        .valid = 1
      };

      sense_rsp.add_sense_len = sizeof(scsi_sense_fixed_resp_t) - 8;
 8007a1a:	230a      	movs	r3, #10
 8007a1c:	75fb      	strb	r3, [r7, #23]
      sense_rsp.sense_key = (uint8_t)(p_msc->sense_key & 0x0F);
 8007a1e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007a22:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8007a26:	f003 030f 	and.w	r3, r3, #15
 8007a2a:	b2da      	uxtb	r2, r3
 8007a2c:	7cbb      	ldrb	r3, [r7, #18]
 8007a2e:	f362 0303 	bfi	r3, r2, #0, #4
 8007a32:	74bb      	strb	r3, [r7, #18]
      sense_rsp.add_sense_code = p_msc->add_sense_code;
 8007a34:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007a38:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8007a3c:	773b      	strb	r3, [r7, #28]
      sense_rsp.add_sense_qualifier = p_msc->add_sense_qualifier;
 8007a3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007a42:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8007a46:	777b      	strb	r3, [r7, #29]

      resplen = sizeof(sense_rsp);
 8007a48:	2312      	movs	r3, #18
 8007a4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      TU_VERIFY(0 == tu_memcpy_s(buffer, bufsize, &sense_rsp, (size_t) resplen));
 8007a4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007a56:	683a      	ldr	r2, [r7, #0]
 8007a58:	657a      	str	r2, [r7, #84]	@ 0x54
 8007a5a:	f107 0210 	add.w	r2, r7, #16
 8007a5e:	653a      	str	r2, [r7, #80]	@ 0x50
 8007a60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (dest == NULL) {
 8007a62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d102      	bne.n	8007a6e <proc_builtin_scsi+0x54e>
    return -1;
 8007a68:	f04f 33ff 	mov.w	r3, #4294967295
 8007a6c:	e017      	b.n	8007a9e <proc_builtin_scsi+0x57e>
  if (count == 0u) {
 8007a6e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d101      	bne.n	8007a78 <proc_builtin_scsi+0x558>
    return 0;
 8007a74:	2300      	movs	r3, #0
 8007a76:	e012      	b.n	8007a9e <proc_builtin_scsi+0x57e>
  if (src == NULL) {
 8007a78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d102      	bne.n	8007a84 <proc_builtin_scsi+0x564>
    return -1;
 8007a7e:	f04f 33ff 	mov.w	r3, #4294967295
 8007a82:	e00c      	b.n	8007a9e <proc_builtin_scsi+0x57e>
  if (count > destsz) {
 8007a84:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007a86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d202      	bcs.n	8007a92 <proc_builtin_scsi+0x572>
    return -1;
 8007a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8007a90:	e005      	b.n	8007a9e <proc_builtin_scsi+0x57e>
  (void) memcpy(dest, src, count);
 8007a92:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007a94:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007a96:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8007a98:	f006 fcf2 	bl	800e480 <memcpy>
  return 0;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d001      	beq.n	8007aa6 <proc_builtin_scsi+0x586>
 8007aa2:	2300      	movs	r3, #0
 8007aa4:	e023      	b.n	8007aee <proc_builtin_scsi+0x5ce>

      // request sense callback could overwrite the sense data
      resplen = tud_msc_request_sense_cb(lun, buffer, (uint16_t)bufsize);
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	b29a      	uxth	r2, r3
 8007aaa:	7bfb      	ldrb	r3, [r7, #15]
 8007aac:	6879      	ldr	r1, [r7, #4]
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f7ff f8b9 	bl	8006c26 <tud_msc_request_sense_cb>
 8007ab4:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac

      // Clear sense data after copy
      (void) tud_msc_set_sense(lun, 0, 0, 0);
 8007ab8:	7bf8      	ldrb	r0, [r7, #15]
 8007aba:	2300      	movs	r3, #0
 8007abc:	2200      	movs	r2, #0
 8007abe:	2100      	movs	r1, #0
 8007ac0:	f7ff f8cc 	bl	8006c5c <tud_msc_set_sense>
 8007ac4:	e011      	b.n	8007aea <proc_builtin_scsi+0x5ca>
      break;
    }

    default: resplen = -1;
 8007ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8007aca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      break;
 8007ace:	e00c      	b.n	8007aea <proc_builtin_scsi+0x5ca>
      break;
 8007ad0:	bf00      	nop
 8007ad2:	e00a      	b.n	8007aea <proc_builtin_scsi+0x5ca>
      break;
 8007ad4:	bf00      	nop
 8007ad6:	e008      	b.n	8007aea <proc_builtin_scsi+0x5ca>
      break;
 8007ad8:	bf00      	nop
 8007ada:	e006      	b.n	8007aea <proc_builtin_scsi+0x5ca>
      break;
 8007adc:	bf00      	nop
 8007ade:	e004      	b.n	8007aea <proc_builtin_scsi+0x5ca>
      break;
 8007ae0:	bf00      	nop
 8007ae2:	e002      	b.n	8007aea <proc_builtin_scsi+0x5ca>
      break;
 8007ae4:	bf00      	nop
 8007ae6:	e000      	b.n	8007aea <proc_builtin_scsi+0x5ca>
      break;
 8007ae8:	bf00      	nop
  }

  return resplen;
 8007aea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	37b0      	adds	r7, #176	@ 0xb0
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bd80      	pop	{r7, pc}
 8007af6:	bf00      	nop

08007af8 <proc_read10_cmd>:

static void proc_read10_cmd(mscd_interface_t* p_msc) {
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b092      	sub	sp, #72	@ 0x48
 8007afc:	af02      	add	r7, sp, #8
 8007afe:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b0a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8007b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b0e:	330f      	adds	r3, #15
 8007b10:	3307      	adds	r3, #7
 8007b12:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 8007b14:	6a3b      	ldr	r3, [r7, #32]
 8007b16:	881b      	ldrh	r3, [r3, #0]
 8007b18:	83fb      	strh	r3, [r7, #30]
  return tu_ntohs(block_count);
 8007b1a:	8bfb      	ldrh	r3, [r7, #30]
 8007b1c:	ba5b      	rev16	r3, r3
 8007b1e:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8007b20:	83bb      	strh	r3, [r7, #28]
  if (block_count == 0) {
 8007b22:	8bbb      	ldrh	r3, [r7, #28]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d101      	bne.n	8007b2c <proc_read10_cmd+0x34>
    return 0; // invalid block count
 8007b28:	2300      	movs	r3, #0
 8007b2a:	e005      	b.n	8007b38 <proc_read10_cmd+0x40>
  return (uint16_t) (cbw->total_bytes / block_count);
 8007b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b2e:	689a      	ldr	r2, [r3, #8]
 8007b30:	8bbb      	ldrh	r3, [r7, #28]
 8007b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b36:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8007b38:	877b      	strh	r3, [r7, #58]	@ 0x3a
  TU_VERIFY(block_sz != 0, );
 8007b3a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d043      	beq.n	8007bc8 <proc_read10_cmd+0xd0>
  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8007b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b42:	330f      	adds	r3, #15
 8007b44:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	3302      	adds	r3, #2
 8007b4a:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007b5a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007b5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8007b60:	4413      	add	r3, r2
 8007b62:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t const offset = p_msc->xferred_len % block_sz;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b68:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8007b6a:	fbb3 f1f2 	udiv	r1, r3, r2
 8007b6e:	fb01 f202 	mul.w	r2, r1, r2
 8007b72:	1a9b      	subs	r3, r3, r2
 8007b74:	633b      	str	r3, [r7, #48]	@ 0x30

  // remaining bytes capped at class buffer
  int32_t nbytes = (int32_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 8007b76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b78:	689a      	ldr	r2, [r3, #8]
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007b7e:	1ad3      	subs	r3, r2, r3
 8007b80:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b84:	61ba      	str	r2, [r7, #24]
 8007b86:	617b      	str	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 8007b88:	69ba      	ldr	r2, [r7, #24]
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	bf28      	it	cs
 8007b90:	4613      	movcs	r3, r2
 8007b92:	62fb      	str	r3, [r7, #44]	@ 0x2c

  p_msc->pending_io = true;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  nbytes = tud_msc_read10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, (uint32_t)nbytes);
 8007b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b9e:	7b58      	ldrb	r0, [r3, #13]
 8007ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ba2:	9300      	str	r3, [sp, #0]
 8007ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8007bd0 <proc_read10_cmd+0xd8>)
 8007ba6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ba8:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8007baa:	f7f9 f907 	bl	8000dbc <tud_msc_read10_cb>
 8007bae:	62f8      	str	r0, [r7, #44]	@ 0x2c
  if (nbytes != TUD_MSC_RET_ASYNC) {
 8007bb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007bb2:	f113 0f02 	cmn.w	r3, #2
 8007bb6:	d007      	beq.n	8007bc8 <proc_read10_cmd+0xd0>
    p_msc->pending_io = false;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_read_io_data(p_msc, nbytes);
 8007bc0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 f806 	bl	8007bd4 <proc_read_io_data>
  }
}
 8007bc8:	3740      	adds	r7, #64	@ 0x40
 8007bca:	46bd      	mov	sp, r7
 8007bcc:	bd80      	pop	{r7, pc}
 8007bce:	bf00      	nop
 8007bd0:	20010910 	.word	0x20010910

08007bd4 <proc_read_io_data>:

static void proc_read_io_data(mscd_interface_t* p_msc, int32_t nbytes) {
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b08c      	sub	sp, #48	@ 0x30
 8007bd8:	af02      	add	r7, sp, #8
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
  const uint8_t rhport = p_msc->rhport;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	7fdb      	ldrb	r3, [r3, #31]
 8007be2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (nbytes > 0) {
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	dd1b      	ble.n	8007c24 <proc_read_io_data+0x50>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f893 102e 	ldrb.w	r1, [r3, #46]	@ 0x2e
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	f897 0027 	ldrb.w	r0, [r7, #39]	@ 0x27
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	9200      	str	r2, [sp, #0]
 8007bfe:	4a27      	ldr	r2, [pc, #156]	@ (8007c9c <proc_read_io_data+0xc8>)
 8007c00:	f003 f83a 	bl	800ac78 <usbd_edpt_xfer>
 8007c04:	4603      	mov	r3, r0
 8007c06:	f083 0301 	eor.w	r3, r3, #1
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d042      	beq.n	8007c96 <proc_read_io_data+0xc2>
 8007c10:	4b23      	ldr	r3, [pc, #140]	@ (8007ca0 <proc_read_io_data+0xcc>)
 8007c12:	623b      	str	r3, [r7, #32]
 8007c14:	6a3b      	ldr	r3, [r7, #32]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f003 0301 	and.w	r3, r3, #1
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d039      	beq.n	8007c94 <proc_read_io_data+0xc0>
 8007c20:	be00      	bkpt	0x0000
 8007c22:	e037      	b.n	8007c94 <proc_read_io_data+0xc0>
  } else {
    // nbytes is status
    switch (nbytes) {
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c2a:	d003      	beq.n	8007c34 <proc_read_io_data+0x60>
 8007c2c:	683b      	ldr	r3, [r7, #0]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d00f      	beq.n	8007c52 <proc_read_io_data+0x7e>
      case TUD_MSC_RET_BUSY:
        // not ready yet -> fake a transfer complete so that this driver callback will fire again
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
        break;

      default: break; // nothing to do
 8007c32:	e030      	b.n	8007c96 <proc_read_io_data+0xc2>
        set_sense_medium_not_present(p_msc->cbw.lun);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	7b5b      	ldrb	r3, [r3, #13]
 8007c38:	77fb      	strb	r3, [r7, #31]
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8007c3a:	7ff8      	ldrb	r0, [r7, #31]
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	223a      	movs	r2, #58	@ 0x3a
 8007c40:	2102      	movs	r1, #2
 8007c42:	f7ff f80b 	bl	8006c5c <tud_msc_set_sense>
}
 8007c46:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8007c48:	2101      	movs	r1, #1
 8007c4a:	6878      	ldr	r0, [r7, #4]
 8007c4c:	f7fe fe5a 	bl	8006904 <fail_scsi_op>
        break;
 8007c50:	e021      	b.n	8007c96 <proc_read_io_data+0xc2>
        dcd_event_xfer_complete(rhport, p_msc->ep_in, 0, XFER_RESULT_SUCCESS, false);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 8007c58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c5c:	77bb      	strb	r3, [r7, #30]
 8007c5e:	4613      	mov	r3, r2
 8007c60:	777b      	strb	r3, [r7, #29]
 8007c62:	2300      	movs	r3, #0
 8007c64:	61bb      	str	r3, [r7, #24]
 8007c66:	2300      	movs	r3, #0
 8007c68:	75fb      	strb	r3, [r7, #23]
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	75bb      	strb	r3, [r7, #22]
}

// helper to send transfer complete event
TU_ATTR_ALWAYS_INLINE static inline void dcd_event_xfer_complete (uint8_t rhport, uint8_t ep_addr, uint32_t xferred_bytes, uint8_t result, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 8007c6e:	7fbb      	ldrb	r3, [r7, #30]
 8007c70:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8007c72:	2307      	movs	r3, #7
 8007c74:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 8007c76:	7f7b      	ldrb	r3, [r7, #29]
 8007c78:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 8007c7a:	69bb      	ldr	r3, [r7, #24]
 8007c7c:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 8007c7e:	7dfb      	ldrb	r3, [r7, #23]
 8007c80:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 8007c82:	7dba      	ldrb	r2, [r7, #22]
 8007c84:	f107 0308 	add.w	r3, r7, #8
 8007c88:	4611      	mov	r1, r2
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	f002 fbda 	bl	800a444 <dcd_event_handler>
}
 8007c90:	bf00      	nop
        break;
 8007c92:	e000      	b.n	8007c96 <proc_read_io_data+0xc2>
    TU_ASSERT(usbd_edpt_xfer(rhport, p_msc->ep_in, _mscd_epbuf.buf, (uint16_t) nbytes, false),);
 8007c94:	bf00      	nop
    }
  }
}
 8007c96:	3728      	adds	r7, #40	@ 0x28
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}
 8007c9c:	20010910 	.word	0x20010910
 8007ca0:	e000edf0 	.word	0xe000edf0

08007ca4 <proc_write10_cmd>:

static void proc_write10_cmd(mscd_interface_t* p_msc) {
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b08a      	sub	sp, #40	@ 0x28
 8007ca8:	af02      	add	r7, sp, #8
 8007caa:	6078      	str	r0, [r7, #4]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	61fb      	str	r3, [r7, #28]
  const bool writable = tud_msc_is_writable_cb(p_cbw->lun);
 8007cb0:	69fb      	ldr	r3, [r7, #28]
 8007cb2:	7b5b      	ldrb	r3, [r3, #13]
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	f7fe ffc5 	bl	8006c44 <tud_msc_is_writable_cb>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	76fb      	strb	r3, [r7, #27]

  if (!writable) {
 8007cbe:	7efb      	ldrb	r3, [r7, #27]
 8007cc0:	f083 0301 	eor.w	r3, r3, #1
 8007cc4:	b2db      	uxtb	r3, r3
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d00b      	beq.n	8007ce2 <proc_write10_cmd+0x3e>
    // Not writable, complete this SCSI op with error
    // Sense = Write protected
    (void) tud_msc_set_sense(p_cbw->lun, SCSI_SENSE_DATA_PROTECT, 0x27, 0x00);
 8007cca:	69fb      	ldr	r3, [r7, #28]
 8007ccc:	7b58      	ldrb	r0, [r3, #13]
 8007cce:	2300      	movs	r3, #0
 8007cd0:	2227      	movs	r2, #39	@ 0x27
 8007cd2:	2107      	movs	r1, #7
 8007cd4:	f7fe ffc2 	bl	8006c5c <tud_msc_set_sense>
    fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8007cd8:	2101      	movs	r1, #1
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f7fe fe12 	bl	8006904 <fail_scsi_op>
    return;
 8007ce0:	e029      	b.n	8007d36 <proc_write10_cmd+0x92>
  }

  // remaining bytes capped at class buffer
  uint16_t nbytes = (uint16_t)tu_min32(CFG_TUD_MSC_EP_BUFSIZE, p_cbw->total_bytes - p_msc->xferred_len);
 8007ce2:	69fb      	ldr	r3, [r7, #28]
 8007ce4:	689a      	ldr	r2, [r3, #8]
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cea:	1ad3      	subs	r3, r2, r3
 8007cec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007cf0:	613a      	str	r2, [r7, #16]
 8007cf2:	60fb      	str	r3, [r7, #12]
 8007cf4:	693a      	ldr	r2, [r7, #16]
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	bf28      	it	cs
 8007cfc:	4613      	movcs	r3, r2
 8007cfe:	833b      	strh	r3, [r7, #24]
  // Write10 callback will be called later when usb transfer complete
  TU_ASSERT(usbd_edpt_xfer(p_msc->rhport, p_msc->ep_out, _mscd_epbuf.buf, nbytes, false),);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	7fd8      	ldrb	r0, [r3, #31]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	f893 102f 	ldrb.w	r1, [r3, #47]	@ 0x2f
 8007d0a:	8b3b      	ldrh	r3, [r7, #24]
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	9200      	str	r2, [sp, #0]
 8007d10:	4a0a      	ldr	r2, [pc, #40]	@ (8007d3c <proc_write10_cmd+0x98>)
 8007d12:	f002 ffb1 	bl	800ac78 <usbd_edpt_xfer>
 8007d16:	4603      	mov	r3, r0
 8007d18:	f083 0301 	eor.w	r3, r3, #1
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d009      	beq.n	8007d36 <proc_write10_cmd+0x92>
 8007d22:	4b07      	ldr	r3, [pc, #28]	@ (8007d40 <proc_write10_cmd+0x9c>)
 8007d24:	617b      	str	r3, [r7, #20]
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f003 0301 	and.w	r3, r3, #1
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d000      	beq.n	8007d34 <proc_write10_cmd+0x90>
 8007d32:	be00      	bkpt	0x0000
 8007d34:	bf00      	nop
}
 8007d36:	3720      	adds	r7, #32
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}
 8007d3c:	20010910 	.word	0x20010910
 8007d40:	e000edf0 	.word	0xe000edf0

08007d44 <proc_write10_host_data>:

// process new data arrived from WRITE10
static void proc_write10_host_data(mscd_interface_t* p_msc, uint32_t xferred_bytes) {
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b090      	sub	sp, #64	@ 0x40
 8007d48:	af02      	add	r7, sp, #8
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
  msc_cbw_t const* p_cbw = &p_msc->cbw;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d54:	623b      	str	r3, [r7, #32]
 8007d56:	6a3b      	ldr	r3, [r7, #32]
 8007d58:	61fb      	str	r3, [r7, #28]
  uint16_t const block_count = tu_unaligned_read16(cbw->command + offsetof(scsi_write10_t, block_count));
 8007d5a:	69fb      	ldr	r3, [r7, #28]
 8007d5c:	330f      	adds	r3, #15
 8007d5e:	3307      	adds	r3, #7
 8007d60:	61bb      	str	r3, [r7, #24]
  return *((uint16_t const *) mem);
 8007d62:	69bb      	ldr	r3, [r7, #24]
 8007d64:	881b      	ldrh	r3, [r3, #0]
 8007d66:	82fb      	strh	r3, [r7, #22]
  return tu_ntohs(block_count);
 8007d68:	8afb      	ldrh	r3, [r7, #22]
 8007d6a:	ba5b      	rev16	r3, r3
 8007d6c:	b29b      	uxth	r3, r3
  uint16_t const block_count = rdwr10_get_blockcount(cbw);
 8007d6e:	82bb      	strh	r3, [r7, #20]
  if (block_count == 0) {
 8007d70:	8abb      	ldrh	r3, [r7, #20]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d101      	bne.n	8007d7a <proc_write10_host_data+0x36>
    return 0; // invalid block count
 8007d76:	2300      	movs	r3, #0
 8007d78:	e005      	b.n	8007d86 <proc_write10_host_data+0x42>
  return (uint16_t) (cbw->total_bytes / block_count);
 8007d7a:	6a3b      	ldr	r3, [r7, #32]
 8007d7c:	689a      	ldr	r2, [r3, #8]
 8007d7e:	8abb      	ldrh	r3, [r7, #20]
 8007d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d84:	b29b      	uxth	r3, r3
  uint16_t const block_sz = rdwr10_get_blocksize(p_cbw); // already verified non-zero
 8007d86:	867b      	strh	r3, [r7, #50]	@ 0x32
  TU_VERIFY(block_sz != 0, );
 8007d88:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d035      	beq.n	8007dfa <proc_write10_host_data+0xb6>

  // Adjust lba & offset with transferred bytes
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8007d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d90:	330f      	adds	r3, #15
 8007d92:	613b      	str	r3, [r7, #16]
  const uint32_t lba = tu_unaligned_read32(command + offsetof(scsi_write10_t, lba));
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	3302      	adds	r3, #2
 8007d98:	60fb      	str	r3, [r7, #12]
  return *((uint32_t const *) mem);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	60bb      	str	r3, [r7, #8]
  return tu_ntohl(lba); // lba is in Big Endian
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	ba1a      	rev	r2, r3
  uint32_t const lba = rdwr10_get_lba(p_cbw->command) + (p_msc->xferred_len / block_sz);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8007da8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007daa:	fbb1 f3f3 	udiv	r3, r1, r3
 8007dae:	4413      	add	r3, r2
 8007db0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t const offset = p_msc->xferred_len % block_sz;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007db6:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8007db8:	fbb3 f1f2 	udiv	r1, r3, r2
 8007dbc:	fb01 f202 	mul.w	r2, r1, r2
 8007dc0:	1a9b      	subs	r3, r3, r2
 8007dc2:	62bb      	str	r3, [r7, #40]	@ 0x28

  p_msc->pending_io = true;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  int32_t nbytes =  tud_msc_write10_cb(p_cbw->lun, lba, offset, _mscd_epbuf.buf, xferred_bytes);
 8007dcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007dce:	7b58      	ldrb	r0, [r3, #13]
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	9300      	str	r3, [sp, #0]
 8007dd4:	4b0a      	ldr	r3, [pc, #40]	@ (8007e00 <proc_write10_host_data+0xbc>)
 8007dd6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007dd8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007dda:	f7f9 f829 	bl	8000e30 <tud_msc_write10_cb>
 8007dde:	6278      	str	r0, [r7, #36]	@ 0x24
  if (nbytes != TUD_MSC_RET_ASYNC) {
 8007de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007de2:	f113 0f02 	cmn.w	r3, #2
 8007de6:	d008      	beq.n	8007dfa <proc_write10_host_data+0xb6>
    p_msc->pending_io = false;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	2200      	movs	r2, #0
 8007dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    proc_write_io_data(p_msc, xferred_bytes, nbytes);
 8007df0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007df2:	6839      	ldr	r1, [r7, #0]
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	f000 f805 	bl	8007e04 <proc_write_io_data>
  }
}
 8007dfa:	3738      	adds	r7, #56	@ 0x38
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	bd80      	pop	{r7, pc}
 8007e00:	20010910 	.word	0x20010910

08007e04 <proc_write_io_data>:

static void proc_write_io_data(mscd_interface_t* p_msc, uint32_t xferred_bytes, int32_t nbytes) {
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b08c      	sub	sp, #48	@ 0x30
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	60f8      	str	r0, [r7, #12]
 8007e0c:	60b9      	str	r1, [r7, #8]
 8007e0e:	607a      	str	r2, [r7, #4]
  if (nbytes < 0) {
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	da14      	bge.n	8007e40 <proc_write_io_data+0x3c>
    // nbytes is status
    switch (nbytes) {
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e1c:	d15f      	bne.n	8007ede <proc_write_io_data+0xda>
      case TUD_MSC_RET_ERROR:
        // IO error -> failed this scsi op
        TU_LOG_DRV("  IO write() failed\r\n");
        set_sense_medium_not_present(p_msc->cbw.lun);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	7b5b      	ldrb	r3, [r3, #13]
 8007e22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  (void) tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3A, 0x00);
 8007e26:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	223a      	movs	r2, #58	@ 0x3a
 8007e2e:	2102      	movs	r1, #2
 8007e30:	f7fe ff14 	bl	8006c5c <tud_msc_set_sense>
}
 8007e34:	bf00      	nop
        fail_scsi_op(p_msc, MSC_CSW_STATUS_FAILED);
 8007e36:	2101      	movs	r1, #1
 8007e38:	68f8      	ldr	r0, [r7, #12]
 8007e3a:	f7fe fd63 	bl	8006904 <fail_scsi_op>
        break;
 8007e3e:	e04f      	b.n	8007ee0 <proc_write_io_data+0xdc>

      default: break; // nothing to do
    }
  } else {
    if ((uint32_t)nbytes < xferred_bytes) {
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	68ba      	ldr	r2, [r7, #8]
 8007e44:	429a      	cmp	r2, r3
 8007e46:	d935      	bls.n	8007eb4 <proc_write_io_data+0xb0>
      // Application consume less than what we got including TUD_MSC_RET_BUSY (0)
      const uint32_t left_over = xferred_bytes - (uint32_t)nbytes;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	68ba      	ldr	r2, [r7, #8]
 8007e4c:	1ad3      	subs	r3, r2, r3
 8007e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (nbytes > 0) {
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	dd07      	ble.n	8007e66 <proc_write_io_data+0x62>
        memmove(_mscd_epbuf.buf, _mscd_epbuf.buf + nbytes, left_over);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	4a23      	ldr	r2, [pc, #140]	@ (8007ee8 <proc_write_io_data+0xe4>)
 8007e5a:	4413      	add	r3, r2
 8007e5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e5e:	4619      	mov	r1, r3
 8007e60:	4821      	ldr	r0, [pc, #132]	@ (8007ee8 <proc_write_io_data+0xe4>)
 8007e62:	f006 fa97 	bl	800e394 <memmove>
      }

      // fake a transfer complete with adjusted parameters --> callback will be invoked with adjusted parameters
      dcd_event_xfer_complete(p_msc->rhport, p_msc->ep_out, left_over, XFER_RESULT_SUCCESS, false);
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	7fda      	ldrb	r2, [r3, #31]
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8007e70:	f887 202a 	strb.w	r2, [r7, #42]	@ 0x2a
 8007e74:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8007e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e7c:	2300      	movs	r3, #0
 8007e7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e82:	2300      	movs	r3, #0
 8007e84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 8007e88:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007e8c:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 8007e8e:	2307      	movs	r3, #7
 8007e90:	757b      	strb	r3, [r7, #21]
  event.xfer_complete.ep_addr = ep_addr;
 8007e92:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007e96:	763b      	strb	r3, [r7, #24]
  event.xfer_complete.len     = xferred_bytes;
 8007e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e9a:	61fb      	str	r3, [r7, #28]
  event.xfer_complete.result  = result;
 8007e9c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007ea0:	767b      	strb	r3, [r7, #25]
  dcd_event_handler(&event, in_isr);
 8007ea2:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8007ea6:	f107 0314 	add.w	r3, r7, #20
 8007eaa:	4611      	mov	r1, r2
 8007eac:	4618      	mov	r0, r3
 8007eae:	f002 fac9 	bl	800a444 <dcd_event_handler>
}
 8007eb2:	e015      	b.n	8007ee0 <proc_write_io_data+0xdc>
    } else {
      // Application consume all bytes in our buffer
      p_msc->xferred_len += xferred_bytes;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	441a      	add	r2, r3
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	635a      	str	r2, [r3, #52]	@ 0x34

      if (p_msc->xferred_len >= p_msc->total_len) {
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007ec8:	429a      	cmp	r2, r3
 8007eca:	d304      	bcc.n	8007ed6 <proc_write_io_data+0xd2>
        // Data Stage is complete
        p_msc->stage = MSC_STAGE_STATUS;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2202      	movs	r2, #2
 8007ed0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        // prepare to receive more data from host
        proc_write10_cmd(p_msc);
      }
    }
  }
}
 8007ed4:	e004      	b.n	8007ee0 <proc_write_io_data+0xdc>
        proc_write10_cmd(p_msc);
 8007ed6:	68f8      	ldr	r0, [r7, #12]
 8007ed8:	f7ff fee4 	bl	8007ca4 <proc_write10_cmd>
}
 8007edc:	e000      	b.n	8007ee0 <proc_write_io_data+0xdc>
      default: break; // nothing to do
 8007ede:	bf00      	nop
}
 8007ee0:	bf00      	nop
 8007ee2:	3730      	adds	r7, #48	@ 0x30
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd80      	pop	{r7, pc}
 8007ee8:	20010910 	.word	0x20010910

08007eec <tud_vendor_tx_cb>:
  (void)idx;
  (void)buffer;
  (void)bufsize;
}

TU_ATTR_WEAK void tud_vendor_tx_cb(uint8_t idx, uint32_t sent_bytes) {
 8007eec:	b480      	push	{r7}
 8007eee:	b083      	sub	sp, #12
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	6039      	str	r1, [r7, #0]
 8007ef6:	71fb      	strb	r3, [r7, #7]
  (void)idx;
  (void) sent_bytes;
}
 8007ef8:	bf00      	nop
 8007efa:	370c      	adds	r7, #12
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <tud_vendor_n_available>:

//--------------------------------------------------------------------+
// Read API
//--------------------------------------------------------------------+
#if CFG_TUD_VENDOR_RX_BUFSIZE > 0
uint32_t tud_vendor_n_available(uint8_t idx) {
 8007f04:	b480      	push	{r7}
 8007f06:	b089      	sub	sp, #36	@ 0x24
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8007f0e:	79fb      	ldrb	r3, [r7, #7]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d001      	beq.n	8007f18 <tud_vendor_n_available+0x14>
 8007f14:	2300      	movs	r3, #0
 8007f16:	e036      	b.n	8007f86 <tud_vendor_n_available+0x82>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8007f18:	79fb      	ldrb	r3, [r7, #7]
 8007f1a:	f240 422c 	movw	r2, #1068	@ 0x42c
 8007f1e:	fb02 f303 	mul.w	r3, r2, r3
 8007f22:	4a1c      	ldr	r2, [pc, #112]	@ (8007f94 <tud_vendor_n_available+0x90>)
 8007f24:	4413      	add	r3, r2
 8007f26:	61fb      	str	r3, [r7, #28]
  return tu_edpt_stream_read_available(&p_itf->stream.rx);
 8007f28:	69fb      	ldr	r3, [r7, #28]
 8007f2a:	3318      	adds	r3, #24
 8007f2c:	61bb      	str	r3, [r7, #24]
  return (uint32_t) tu_fifo_count(&s->ff);
 8007f2e:	69bb      	ldr	r3, [r7, #24]
 8007f30:	3308      	adds	r3, #8
 8007f32:	617b      	str	r3, [r7, #20]
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8007f34:	697b      	ldr	r3, [r7, #20]
 8007f36:	8899      	ldrh	r1, [r3, #4]
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	891b      	ldrh	r3, [r3, #8]
 8007f3c:	b29a      	uxth	r2, r3
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	895b      	ldrh	r3, [r3, #10]
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	8279      	strh	r1, [r7, #18]
 8007f46:	823a      	strh	r2, [r7, #16]
 8007f48:	81fb      	strh	r3, [r7, #14]
  if (wr_idx >= rd_idx) {
 8007f4a:	8a3a      	ldrh	r2, [r7, #16]
 8007f4c:	89fb      	ldrh	r3, [r7, #14]
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d304      	bcc.n	8007f5c <tud_vendor_n_available+0x58>
    return (uint16_t)(wr_idx - rd_idx);
 8007f52:	8a3a      	ldrh	r2, [r7, #16]
 8007f54:	89fb      	ldrh	r3, [r7, #14]
 8007f56:	1ad3      	subs	r3, r2, r3
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	e008      	b.n	8007f6e <tud_vendor_n_available+0x6a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8007f5c:	8a7b      	ldrh	r3, [r7, #18]
 8007f5e:	005b      	lsls	r3, r3, #1
 8007f60:	b29a      	uxth	r2, r3
 8007f62:	8a39      	ldrh	r1, [r7, #16]
 8007f64:	89fb      	ldrh	r3, [r7, #14]
 8007f66:	1acb      	subs	r3, r1, r3
 8007f68:	b29b      	uxth	r3, r3
 8007f6a:	4413      	add	r3, r2
 8007f6c:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8007f6e:	697a      	ldr	r2, [r7, #20]
 8007f70:	8892      	ldrh	r2, [r2, #4]
 8007f72:	81bb      	strh	r3, [r7, #12]
 8007f74:	4613      	mov	r3, r2
 8007f76:	817b      	strh	r3, [r7, #10]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8007f78:	89ba      	ldrh	r2, [r7, #12]
 8007f7a:	897b      	ldrh	r3, [r7, #10]
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	bf28      	it	cs
 8007f80:	4613      	movcs	r3, r2
 8007f82:	b29b      	uxth	r3, r3
 8007f84:	bf00      	nop
}
 8007f86:	4618      	mov	r0, r3
 8007f88:	3724      	adds	r7, #36	@ 0x24
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr
 8007f92:	bf00      	nop
 8007f94:	20010b10 	.word	0x20010b10

08007f98 <tud_vendor_n_read>:
  TU_VERIFY(idx < CFG_TUD_VENDOR);
  vendord_interface_t *p_itf = &_vendord_itf[idx];
  return tu_edpt_stream_peek(&p_itf->stream.rx, u8);
}

uint32_t tud_vendor_n_read(uint8_t idx, void *buffer, uint32_t bufsize) {
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b086      	sub	sp, #24
 8007f9c:	af00      	add	r7, sp, #0
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	60b9      	str	r1, [r7, #8]
 8007fa2:	607a      	str	r2, [r7, #4]
 8007fa4:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8007fa6:	7bfb      	ldrb	r3, [r7, #15]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d001      	beq.n	8007fb0 <tud_vendor_n_read+0x18>
 8007fac:	2300      	movs	r3, #0
 8007fae:	e011      	b.n	8007fd4 <tud_vendor_n_read+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8007fb0:	7bfb      	ldrb	r3, [r7, #15]
 8007fb2:	f240 422c 	movw	r2, #1068	@ 0x42c
 8007fb6:	fb02 f303 	mul.w	r3, r2, r3
 8007fba:	4a08      	ldr	r2, [pc, #32]	@ (8007fdc <tud_vendor_n_read+0x44>)
 8007fbc:	4413      	add	r3, r2
 8007fbe:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_itf->rhport, &p_itf->stream.rx, buffer, bufsize);
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	7818      	ldrb	r0, [r3, #0]
 8007fc4:	697b      	ldr	r3, [r7, #20]
 8007fc6:	f103 0118 	add.w	r1, r3, #24
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	68ba      	ldr	r2, [r7, #8]
 8007fce:	f006 f98b 	bl	800e2e8 <tu_edpt_stream_read>
 8007fd2:	4603      	mov	r3, r0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3718      	adds	r7, #24
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}
 8007fdc:	20010b10 	.word	0x20010b10

08007fe0 <tud_vendor_n_write>:


//--------------------------------------------------------------------+
// Write API
//--------------------------------------------------------------------+
uint32_t tud_vendor_n_write(uint8_t idx, const void *buffer, uint32_t bufsize) {
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b086      	sub	sp, #24
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	607a      	str	r2, [r7, #4]
 8007fec:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8007fee:	7bfb      	ldrb	r3, [r7, #15]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d001      	beq.n	8007ff8 <tud_vendor_n_write+0x18>
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	e011      	b.n	800801c <tud_vendor_n_write+0x3c>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8007ff8:	7bfb      	ldrb	r3, [r7, #15]
 8007ffa:	f240 422c 	movw	r2, #1068	@ 0x42c
 8007ffe:	fb02 f303 	mul.w	r3, r2, r3
 8008002:	4a08      	ldr	r2, [pc, #32]	@ (8008024 <tud_vendor_n_write+0x44>)
 8008004:	4413      	add	r3, r2
 8008006:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_write(p_itf->rhport, &p_itf->stream.tx, buffer, (uint16_t)bufsize);
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	7818      	ldrb	r0, [r3, #0]
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	1d19      	adds	r1, r3, #4
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	b29b      	uxth	r3, r3
 8008014:	68ba      	ldr	r2, [r7, #8]
 8008016:	f005 fe73 	bl	800dd00 <tu_edpt_stream_write>
 800801a:	4603      	mov	r3, r0
}
 800801c:	4618      	mov	r0, r3
 800801e:	3718      	adds	r7, #24
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}
 8008024:	20010b10 	.word	0x20010b10

08008028 <tud_vendor_n_write_flush>:

#if CFG_TUD_VENDOR_TX_BUFSIZE > 0
uint32_t tud_vendor_n_write_flush(uint8_t idx) {
 8008028:	b580      	push	{r7, lr}
 800802a:	b084      	sub	sp, #16
 800802c:	af00      	add	r7, sp, #0
 800802e:	4603      	mov	r3, r0
 8008030:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8008032:	79fb      	ldrb	r3, [r7, #7]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d001      	beq.n	800803c <tud_vendor_n_write_flush+0x14>
 8008038:	2300      	movs	r3, #0
 800803a:	e010      	b.n	800805e <tud_vendor_n_write_flush+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 800803c:	79fb      	ldrb	r3, [r7, #7]
 800803e:	f240 422c 	movw	r2, #1068	@ 0x42c
 8008042:	fb02 f303 	mul.w	r3, r2, r3
 8008046:	4a08      	ldr	r2, [pc, #32]	@ (8008068 <tud_vendor_n_write_flush+0x40>)
 8008048:	4413      	add	r3, r2
 800804a:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_xfer(p_itf->rhport, &p_itf->stream.tx);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	781a      	ldrb	r2, [r3, #0]
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	3304      	adds	r3, #4
 8008054:	4619      	mov	r1, r3
 8008056:	4610      	mov	r0, r2
 8008058:	f005 fd82 	bl	800db60 <tu_edpt_stream_write_xfer>
 800805c:	4603      	mov	r3, r0
}
 800805e:	4618      	mov	r0, r3
 8008060:	3710      	adds	r7, #16
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}
 8008066:	bf00      	nop
 8008068:	20010b10 	.word	0x20010b10

0800806c <tud_vendor_n_write_available>:

uint32_t tud_vendor_n_write_available(uint8_t idx) {
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	4603      	mov	r3, r0
 8008074:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(idx < CFG_TUD_VENDOR, 0);
 8008076:	79fb      	ldrb	r3, [r7, #7]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d001      	beq.n	8008080 <tud_vendor_n_write_available+0x14>
 800807c:	2300      	movs	r3, #0
 800807e:	e010      	b.n	80080a2 <tud_vendor_n_write_available+0x36>
  vendord_interface_t *p_itf = &_vendord_itf[idx];
 8008080:	79fb      	ldrb	r3, [r7, #7]
 8008082:	f240 422c 	movw	r2, #1068	@ 0x42c
 8008086:	fb02 f303 	mul.w	r3, r2, r3
 800808a:	4a08      	ldr	r2, [pc, #32]	@ (80080ac <tud_vendor_n_write_available+0x40>)
 800808c:	4413      	add	r3, r2
 800808e:	60fb      	str	r3, [r7, #12]
  return tu_edpt_stream_write_available(p_itf->rhport, &p_itf->stream.tx);
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	781a      	ldrb	r2, [r3, #0]
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	3304      	adds	r3, #4
 8008098:	4619      	mov	r1, r3
 800809a:	4610      	mov	r0, r2
 800809c:	f005 ff28 	bl	800def0 <tu_edpt_stream_write_available>
 80080a0:	4603      	mov	r3, r0
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3710      	adds	r7, #16
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}
 80080aa:	bf00      	nop
 80080ac:	20010b10 	.word	0x20010b10

080080b0 <vendord_init>:
#endif

//--------------------------------------------------------------------+
// USBD Driver API
//--------------------------------------------------------------------+
void vendord_init(void) {
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b08a      	sub	sp, #40	@ 0x28
 80080b4:	af04      	add	r7, sp, #16
  tu_memclr(_vendord_itf, sizeof(_vendord_itf));
 80080b6:	f240 422c 	movw	r2, #1068	@ 0x42c
 80080ba:	2100      	movs	r1, #0
 80080bc:	4822      	ldr	r0, [pc, #136]	@ (8008148 <vendord_init+0x98>)
 80080be:	f006 f983 	bl	800e3c8 <memset>

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 80080c2:	2300      	movs	r3, #0
 80080c4:	75fb      	strb	r3, [r7, #23]
 80080c6:	e036      	b.n	8008136 <vendord_init+0x86>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 80080c8:	7dfb      	ldrb	r3, [r7, #23]
 80080ca:	f240 422c 	movw	r2, #1068	@ 0x42c
 80080ce:	fb02 f303 	mul.w	r3, r2, r3
 80080d2:	4a1d      	ldr	r2, [pc, #116]	@ (8008148 <vendord_init+0x98>)
 80080d4:	4413      	add	r3, r2
 80080d6:	613b      	str	r3, [r7, #16]

  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
    #if CFG_TUD_VENDOR_RX_BUFSIZE == 0 // non-fifo rx still need ep buffer
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    #else
    uint8_t *epout_buf = NULL;
 80080d8:	2300      	movs	r3, #0
 80080da:	60fb      	str	r3, [r7, #12]
    #endif

    uint8_t *epin_buf = NULL;
 80080dc:	2300      	movs	r3, #0
 80080de:	60bb      	str	r3, [r7, #8]
    uint8_t *epout_buf = _vendord_epbuf[i].epout;
    uint8_t *epin_buf  = _vendord_epbuf[i].epin;
  #endif

  #if CFG_TUD_VENDOR_RX_BUFSIZE > 0
    uint8_t *rx_ff_buf = p_itf->stream.rx_ff_buf;
 80080e0:	693b      	ldr	r3, [r7, #16]
 80080e2:	f503 730b 	add.w	r3, r3, #556	@ 0x22c
 80080e6:	607b      	str	r3, [r7, #4]
  #else
    uint8_t *rx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.rx, false, false, false, rx_ff_buf, CFG_TUD_VENDOR_RX_BUFSIZE, epout_buf,
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	f103 0018 	add.w	r0, r3, #24
 80080ee:	2340      	movs	r3, #64	@ 0x40
 80080f0:	9303      	str	r3, [sp, #12]
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	9302      	str	r3, [sp, #8]
 80080f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80080fa:	9301      	str	r3, [sp, #4]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	9300      	str	r3, [sp, #0]
 8008100:	2300      	movs	r3, #0
 8008102:	2200      	movs	r2, #0
 8008104:	2100      	movs	r1, #0
 8008106:	f005 fc5e 	bl	800d9c6 <tu_edpt_stream_init>
                        CFG_TUD_VENDOR_EPSIZE);

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    uint8_t *tx_ff_buf = p_itf->stream.tx_ff_buf;
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	332c      	adds	r3, #44	@ 0x2c
 800810e:	603b      	str	r3, [r7, #0]
  #else
    uint8_t *tx_ff_buf = NULL;
  #endif

    tu_edpt_stream_init(&p_itf->stream.tx, false, true, false, tx_ff_buf, CFG_TUD_VENDOR_TX_BUFSIZE, epin_buf,
 8008110:	693b      	ldr	r3, [r7, #16]
 8008112:	1d18      	adds	r0, r3, #4
 8008114:	2340      	movs	r3, #64	@ 0x40
 8008116:	9303      	str	r3, [sp, #12]
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	9302      	str	r3, [sp, #8]
 800811c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008120:	9301      	str	r3, [sp, #4]
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	9300      	str	r3, [sp, #0]
 8008126:	2300      	movs	r3, #0
 8008128:	2201      	movs	r2, #1
 800812a:	2100      	movs	r1, #0
 800812c:	f005 fc4b 	bl	800d9c6 <tu_edpt_stream_init>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8008130:	7dfb      	ldrb	r3, [r7, #23]
 8008132:	3301      	adds	r3, #1
 8008134:	75fb      	strb	r3, [r7, #23]
 8008136:	7dfb      	ldrb	r3, [r7, #23]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d0c5      	beq.n	80080c8 <vendord_init+0x18>
                        CFG_TUD_VENDOR_EPSIZE);
  }
}
 800813c:	bf00      	nop
 800813e:	bf00      	nop
 8008140:	3718      	adds	r7, #24
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
 8008146:	bf00      	nop
 8008148:	20010b10 	.word	0x20010b10

0800814c <vendord_deinit>:

bool vendord_deinit(void) {
 800814c:	b580      	push	{r7, lr}
 800814e:	b082      	sub	sp, #8
 8008150:	af00      	add	r7, sp, #0
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 8008152:	2300      	movs	r3, #0
 8008154:	71fb      	strb	r3, [r7, #7]
 8008156:	e014      	b.n	8008182 <vendord_deinit+0x36>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 8008158:	79fb      	ldrb	r3, [r7, #7]
 800815a:	f240 422c 	movw	r2, #1068	@ 0x42c
 800815e:	fb02 f303 	mul.w	r3, r2, r3
 8008162:	4a0c      	ldr	r2, [pc, #48]	@ (8008194 <vendord_deinit+0x48>)
 8008164:	4413      	add	r3, r2
 8008166:	603b      	str	r3, [r7, #0]
    tu_edpt_stream_deinit(&p_itf->stream.rx);
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	3318      	adds	r3, #24
 800816c:	4618      	mov	r0, r3
 800816e:	f005 fc52 	bl	800da16 <tu_edpt_stream_deinit>
    tu_edpt_stream_deinit(&p_itf->stream.tx);
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	3304      	adds	r3, #4
 8008176:	4618      	mov	r0, r3
 8008178:	f005 fc4d 	bl	800da16 <tu_edpt_stream_deinit>
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 800817c:	79fb      	ldrb	r3, [r7, #7]
 800817e:	3301      	adds	r3, #1
 8008180:	71fb      	strb	r3, [r7, #7]
 8008182:	79fb      	ldrb	r3, [r7, #7]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d0e7      	beq.n	8008158 <vendord_deinit+0xc>
  }
  return true;
 8008188:	2301      	movs	r3, #1
}
 800818a:	4618      	mov	r0, r3
 800818c:	3708      	adds	r7, #8
 800818e:	46bd      	mov	sp, r7
 8008190:	bd80      	pop	{r7, pc}
 8008192:	bf00      	nop
 8008194:	20010b10 	.word	0x20010b10

08008198 <vendord_reset>:

void vendord_reset(uint8_t rhport) {
 8008198:	b580      	push	{r7, lr}
 800819a:	b088      	sub	sp, #32
 800819c:	af00      	add	r7, sp, #0
 800819e:	4603      	mov	r3, r0
 80081a0:	71fb      	strb	r3, [r7, #7]
  (void) rhport;

  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 80081a2:	2300      	movs	r3, #0
 80081a4:	77fb      	strb	r3, [r7, #31]
 80081a6:	e02d      	b.n	8008204 <vendord_reset+0x6c>
    vendord_interface_t* p_itf = &_vendord_itf[i];
 80081a8:	7ffb      	ldrb	r3, [r7, #31]
 80081aa:	f240 422c 	movw	r2, #1068	@ 0x42c
 80081ae:	fb02 f303 	mul.w	r3, r2, r3
 80081b2:	4a18      	ldr	r2, [pc, #96]	@ (8008214 <vendord_reset+0x7c>)
 80081b4:	4413      	add	r3, r2
 80081b6:	61bb      	str	r3, [r7, #24]
    tu_memclr(p_itf, ITF_MEM_RESET_SIZE);
 80081b8:	2202      	movs	r2, #2
 80081ba:	2100      	movs	r1, #0
 80081bc:	69b8      	ldr	r0, [r7, #24]
 80081be:	f006 f903 	bl	800e3c8 <memset>

    tu_edpt_stream_clear(&p_itf->stream.rx);
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	3318      	adds	r3, #24
 80081c6:	60bb      	str	r3, [r7, #8]
  return tu_fifo_clear(&s->ff);
 80081c8:	68bb      	ldr	r3, [r7, #8]
 80081ca:	3308      	adds	r3, #8
 80081cc:	4618      	mov	r0, r3
 80081ce:	f000 fa18 	bl	8008602 <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.rx);
 80081d2:	69bb      	ldr	r3, [r7, #24]
 80081d4:	3318      	adds	r3, #24
 80081d6:	60fb      	str	r3, [r7, #12]
  s->ep_addr = 0;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2200      	movs	r2, #0
 80081dc:	705a      	strb	r2, [r3, #1]
}
 80081de:	bf00      	nop

    tu_edpt_stream_clear(&p_itf->stream.tx);
 80081e0:	69bb      	ldr	r3, [r7, #24]
 80081e2:	3304      	adds	r3, #4
 80081e4:	613b      	str	r3, [r7, #16]
  return tu_fifo_clear(&s->ff);
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	3308      	adds	r3, #8
 80081ea:	4618      	mov	r0, r3
 80081ec:	f000 fa09 	bl	8008602 <tu_fifo_clear>
    tu_edpt_stream_close(&p_itf->stream.tx);
 80081f0:	69bb      	ldr	r3, [r7, #24]
 80081f2:	3304      	adds	r3, #4
 80081f4:	617b      	str	r3, [r7, #20]
  s->ep_addr = 0;
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	2200      	movs	r2, #0
 80081fa:	705a      	strb	r2, [r3, #1]
}
 80081fc:	bf00      	nop
  for(uint8_t i=0; i<CFG_TUD_VENDOR; i++) {
 80081fe:	7ffb      	ldrb	r3, [r7, #31]
 8008200:	3301      	adds	r3, #1
 8008202:	77fb      	strb	r3, [r7, #31]
 8008204:	7ffb      	ldrb	r3, [r7, #31]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d0ce      	beq.n	80081a8 <vendord_reset+0x10>
  }
}
 800820a:	bf00      	nop
 800820c:	bf00      	nop
 800820e:	3720      	adds	r7, #32
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}
 8008214:	20010b10 	.word	0x20010b10

08008218 <find_vendor_itf>:

// Find vendor interface by endpoint address
static uint8_t find_vendor_itf(uint8_t ep_addr) {
 8008218:	b480      	push	{r7}
 800821a:	b085      	sub	sp, #20
 800821c:	af00      	add	r7, sp, #0
 800821e:	4603      	mov	r3, r0
 8008220:	71fb      	strb	r3, [r7, #7]
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 8008222:	2300      	movs	r3, #0
 8008224:	73fb      	strb	r3, [r7, #15]
 8008226:	e023      	b.n	8008270 <find_vendor_itf+0x58>
    const vendord_interface_t *p_vendor = &_vendord_itf[idx];
 8008228:	7bfb      	ldrb	r3, [r7, #15]
 800822a:	f240 422c 	movw	r2, #1068	@ 0x42c
 800822e:	fb02 f303 	mul.w	r3, r2, r3
 8008232:	4a14      	ldr	r2, [pc, #80]	@ (8008284 <find_vendor_itf+0x6c>)
 8008234:	4413      	add	r3, r2
 8008236:	60bb      	str	r3, [r7, #8]
    if (ep_addr == 0) {
 8008238:	79fb      	ldrb	r3, [r7, #7]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d109      	bne.n	8008252 <find_vendor_itf+0x3a>
      // find unused: require both ep == 0
      if (p_vendor->stream.rx.ep_addr == 0 && p_vendor->stream.tx.ep_addr == 0) {
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	7e5b      	ldrb	r3, [r3, #25]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d111      	bne.n	800826a <find_vendor_itf+0x52>
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	795b      	ldrb	r3, [r3, #5]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d10d      	bne.n	800826a <find_vendor_itf+0x52>
        return idx;
 800824e:	7bfb      	ldrb	r3, [r7, #15]
 8008250:	e012      	b.n	8008278 <find_vendor_itf+0x60>
      }
    } else if (ep_addr == p_vendor->stream.rx.ep_addr || ep_addr == p_vendor->stream.tx.ep_addr) {
 8008252:	68bb      	ldr	r3, [r7, #8]
 8008254:	7e5b      	ldrb	r3, [r3, #25]
 8008256:	79fa      	ldrb	r2, [r7, #7]
 8008258:	429a      	cmp	r2, r3
 800825a:	d004      	beq.n	8008266 <find_vendor_itf+0x4e>
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	795b      	ldrb	r3, [r3, #5]
 8008260:	79fa      	ldrb	r2, [r7, #7]
 8008262:	429a      	cmp	r2, r3
 8008264:	d101      	bne.n	800826a <find_vendor_itf+0x52>
      return idx;
 8008266:	7bfb      	ldrb	r3, [r7, #15]
 8008268:	e006      	b.n	8008278 <find_vendor_itf+0x60>
  for (uint8_t idx = 0; idx < CFG_TUD_VENDOR; idx++) {
 800826a:	7bfb      	ldrb	r3, [r7, #15]
 800826c:	3301      	adds	r3, #1
 800826e:	73fb      	strb	r3, [r7, #15]
 8008270:	7bfb      	ldrb	r3, [r7, #15]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d0d8      	beq.n	8008228 <find_vendor_itf+0x10>
    } else {
      // nothing to do
    }
  }
  return 0xff;
 8008276:	23ff      	movs	r3, #255	@ 0xff
}
 8008278:	4618      	mov	r0, r3
 800827a:	3714      	adds	r7, #20
 800827c:	46bd      	mov	sp, r7
 800827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008282:	4770      	bx	lr
 8008284:	20010b10 	.word	0x20010b10

08008288 <vendord_open>:

uint16_t vendord_open(uint8_t rhport, const tusb_desc_interface_t *desc_itf, uint16_t max_len) {
 8008288:	b580      	push	{r7, lr}
 800828a:	b09e      	sub	sp, #120	@ 0x78
 800828c:	af00      	add	r7, sp, #0
 800828e:	4603      	mov	r3, r0
 8008290:	6039      	str	r1, [r7, #0]
 8008292:	71fb      	strb	r3, [r7, #7]
 8008294:	4613      	mov	r3, r2
 8008296:	80bb      	strh	r3, [r7, #4]
  TU_VERIFY(TUSB_CLASS_VENDOR_SPECIFIC == desc_itf->bInterfaceClass, 0);
 8008298:	683b      	ldr	r3, [r7, #0]
 800829a:	795b      	ldrb	r3, [r3, #5]
 800829c:	2bff      	cmp	r3, #255	@ 0xff
 800829e:	d001      	beq.n	80082a4 <vendord_open+0x1c>
 80082a0:	2300      	movs	r3, #0
 80082a2:	e0f4      	b.n	800848e <vendord_open+0x206>
  const uint8_t* desc_end = (const uint8_t*)desc_itf + max_len;
 80082a4:	88bb      	ldrh	r3, [r7, #4]
 80082a6:	683a      	ldr	r2, [r7, #0]
 80082a8:	4413      	add	r3, r2
 80082aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint8_t const* desc8 = (uint8_t const*) desc;
 80082b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80082b2:	647b      	str	r3, [r7, #68]	@ 0x44
  return desc8 + desc8[DESC_OFFSET_LEN];
 80082b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80082b6:	781b      	ldrb	r3, [r3, #0]
 80082b8:	461a      	mov	r2, r3
 80082ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80082bc:	4413      	add	r3, r2
  const uint8_t* p_desc = tu_desc_next(desc_itf);
 80082be:	677b      	str	r3, [r7, #116]	@ 0x74

  // Find available interface
  const uint8_t idx = find_vendor_itf(0);
 80082c0:	2000      	movs	r0, #0
 80082c2:	f7ff ffa9 	bl	8008218 <find_vendor_itf>
 80082c6:	4603      	mov	r3, r0
 80082c8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  TU_ASSERT(idx < CFG_TUD_VENDOR, 0);
 80082cc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d00a      	beq.n	80082ea <vendord_open+0x62>
 80082d4:	4b70      	ldr	r3, [pc, #448]	@ (8008498 <vendord_open+0x210>)
 80082d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f003 0301 	and.w	r3, r3, #1
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d000      	beq.n	80082e6 <vendord_open+0x5e>
 80082e4:	be00      	bkpt	0x0000
 80082e6:	2300      	movs	r3, #0
 80082e8:	e0d1      	b.n	800848e <vendord_open+0x206>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 80082ea:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80082ee:	f240 422c 	movw	r2, #1068	@ 0x42c
 80082f2:	fb02 f303 	mul.w	r3, r2, r3
 80082f6:	4a69      	ldr	r2, [pc, #420]	@ (800849c <vendord_open+0x214>)
 80082f8:	4413      	add	r3, r2
 80082fa:	66bb      	str	r3, [r7, #104]	@ 0x68
  p_vendor->rhport  = rhport;
 80082fc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80082fe:	79fa      	ldrb	r2, [r7, #7]
 8008300:	701a      	strb	r2, [r3, #0]
  p_vendor->itf_num = desc_itf->bInterfaceNumber;
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	789a      	ldrb	r2, [r3, #2]
 8008306:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008308:	705a      	strb	r2, [r3, #1]

  while (tu_desc_in_bounds(p_desc, desc_end)) {
 800830a:	e0a0      	b.n	800844e <vendord_open+0x1c6>
 800830c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800830e:	643b      	str	r3, [r7, #64]	@ 0x40
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 8008310:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008312:	3301      	adds	r3, #1
 8008314:	781b      	ldrb	r3, [r3, #0]
    const uint8_t desc_type = tu_desc_type(p_desc);
 8008316:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
    if (desc_type == TUSB_DESC_INTERFACE || desc_type == TUSB_DESC_INTERFACE_ASSOCIATION) {
 800831a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800831e:	2b04      	cmp	r3, #4
 8008320:	f000 80b1 	beq.w	8008486 <vendord_open+0x1fe>
 8008324:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008328:	2b0b      	cmp	r3, #11
 800832a:	f000 80ac 	beq.w	8008486 <vendord_open+0x1fe>
      break; // end of this interface
    } else if (desc_type == TUSB_DESC_ENDPOINT) {
 800832e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8008332:	2b05      	cmp	r3, #5
 8008334:	f040 8081 	bne.w	800843a <vendord_open+0x1b2>
      const tusb_desc_endpoint_t* desc_ep = (const tusb_desc_endpoint_t*) p_desc;
 8008338:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800833a:	663b      	str	r3, [r7, #96]	@ 0x60
      TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800833c:	79fb      	ldrb	r3, [r7, #7]
 800833e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8008340:	4618      	mov	r0, r3
 8008342:	f002 fc03 	bl	800ab4c <usbd_edpt_open>
 8008346:	4603      	mov	r3, r0
 8008348:	f083 0301 	eor.w	r3, r3, #1
 800834c:	b2db      	uxtb	r3, r3
 800834e:	2b00      	cmp	r3, #0
 8008350:	d00a      	beq.n	8008368 <vendord_open+0xe0>
 8008352:	4b51      	ldr	r3, [pc, #324]	@ (8008498 <vendord_open+0x210>)
 8008354:	653b      	str	r3, [r7, #80]	@ 0x50
 8008356:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f003 0301 	and.w	r3, r3, #1
 800835e:	2b00      	cmp	r3, #0
 8008360:	d000      	beq.n	8008364 <vendord_open+0xdc>
 8008362:	be00      	bkpt	0x0000
 8008364:	2300      	movs	r3, #0
 8008366:	e092      	b.n	800848e <vendord_open+0x206>

      // open endpoint stream, skip if already opened (multiple IN/OUT endpoints)
      if (tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN) {
 8008368:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800836a:	789b      	ldrb	r3, [r3, #2]
 800836c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8008370:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008374:	09db      	lsrs	r3, r3, #7
 8008376:	b2db      	uxtb	r3, r3
 8008378:	2b01      	cmp	r3, #1
 800837a:	d128      	bne.n	80083ce <vendord_open+0x146>
        tu_edpt_stream_t *stream_tx = &p_vendor->stream.tx;
 800837c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800837e:	3304      	adds	r3, #4
 8008380:	657b      	str	r3, [r7, #84]	@ 0x54
        if (stream_tx->ep_addr == 0) {
 8008382:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008384:	785b      	ldrb	r3, [r3, #1]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d157      	bne.n	800843a <vendord_open+0x1b2>
 800838a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800838c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800838e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008390:	637b      	str	r3, [r7, #52]	@ 0x34
  s->ep_addr = desc_ep->bEndpointAddress;
 8008392:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008394:	789a      	ldrb	r2, [r3, #2]
 8008396:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008398:	705a      	strb	r2, [r3, #1]
 800839a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800839c:	633b      	str	r3, [r7, #48]	@ 0x30
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800839e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a0:	889b      	ldrh	r3, [r3, #4]
 80083a2:	b29b      	uxth	r3, r3
 80083a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80083a8:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 80083aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083ae:	bf0c      	ite	eq
 80083b0:	2301      	moveq	r3, #1
 80083b2:	2300      	movne	r3, #0
 80083b4:	b2d9      	uxtb	r1, r3
 80083b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80083b8:	7813      	ldrb	r3, [r2, #0]
 80083ba:	f361 0341 	bfi	r3, r1, #1, #1
 80083be:	7013      	strb	r3, [r2, #0]
}
 80083c0:	bf00      	nop
          tu_edpt_stream_open(stream_tx, desc_ep);
          tu_edpt_stream_write_xfer(rhport, stream_tx); // flush pending data
 80083c2:	79fb      	ldrb	r3, [r7, #7]
 80083c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80083c6:	4618      	mov	r0, r3
 80083c8:	f005 fbca 	bl	800db60 <tu_edpt_stream_write_xfer>
 80083cc:	e035      	b.n	800843a <vendord_open+0x1b2>
        }
      } else {
        tu_edpt_stream_t *stream_rx = &p_vendor->stream.rx;
 80083ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80083d0:	3318      	adds	r3, #24
 80083d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
        if (stream_rx->ep_addr == 0) {
 80083d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083d6:	785b      	ldrb	r3, [r3, #1]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d12e      	bne.n	800843a <vendord_open+0x1b2>
 80083dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80083e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  s->ep_addr = desc_ep->bEndpointAddress;
 80083e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083e6:	789a      	ldrb	r2, [r3, #2]
 80083e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083ea:	705a      	strb	r2, [r3, #1]
 80083ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80083f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f2:	889b      	ldrh	r3, [r3, #4]
 80083f4:	b29b      	uxth	r3, r3
 80083f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80083fa:	b29b      	uxth	r3, r3
  s->is_mps512 = tu_edpt_packet_size(desc_ep) == 512;
 80083fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008400:	bf0c      	ite	eq
 8008402:	2301      	moveq	r3, #1
 8008404:	2300      	movne	r3, #0
 8008406:	b2d9      	uxtb	r1, r3
 8008408:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800840a:	7813      	ldrb	r3, [r2, #0]
 800840c:	f361 0341 	bfi	r3, r1, #1, #1
 8008410:	7013      	strb	r3, [r2, #0]
}
 8008412:	bf00      	nop
          tu_edpt_stream_open(stream_rx, desc_ep);
  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
          TU_ASSERT(tu_edpt_stream_read_xfer(rhport, stream_rx) > 0, 0); // prepare for incoming data
 8008414:	79fb      	ldrb	r3, [r7, #7]
 8008416:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8008418:	4618      	mov	r0, r3
 800841a:	f005 fdc9 	bl	800dfb0 <tu_edpt_stream_read_xfer>
 800841e:	4603      	mov	r3, r0
 8008420:	2b00      	cmp	r3, #0
 8008422:	d10a      	bne.n	800843a <vendord_open+0x1b2>
 8008424:	4b1c      	ldr	r3, [pc, #112]	@ (8008498 <vendord_open+0x210>)
 8008426:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008428:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	f003 0301 	and.w	r3, r3, #1
 8008430:	2b00      	cmp	r3, #0
 8008432:	d000      	beq.n	8008436 <vendord_open+0x1ae>
 8008434:	be00      	bkpt	0x0000
 8008436:	2300      	movs	r3, #0
 8008438:	e029      	b.n	800848e <vendord_open+0x206>
 800843a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800843c:	623b      	str	r3, [r7, #32]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800843e:	6a3b      	ldr	r3, [r7, #32]
 8008440:	61fb      	str	r3, [r7, #28]
  return desc8 + desc8[DESC_OFFSET_LEN];
 8008442:	69fb      	ldr	r3, [r7, #28]
 8008444:	781b      	ldrb	r3, [r3, #0]
 8008446:	461a      	mov	r2, r3
 8008448:	69fb      	ldr	r3, [r7, #28]
 800844a:	4413      	add	r3, r2
  #endif
        }
      }
    }

    p_desc = tu_desc_next(p_desc);
 800844c:	677b      	str	r3, [r7, #116]	@ 0x74
 800844e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008450:	61bb      	str	r3, [r7, #24]
 8008452:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008454:	617b      	str	r3, [r7, #20]
  if (p_desc >= desc_end) {
 8008456:	69ba      	ldr	r2, [r7, #24]
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	429a      	cmp	r2, r3
 800845c:	d301      	bcc.n	8008462 <vendord_open+0x1da>
    return false;
 800845e:	2300      	movs	r3, #0
 8008460:	e00e      	b.n	8008480 <vendord_open+0x1f8>
 8008462:	69bb      	ldr	r3, [r7, #24]
 8008464:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	461a      	mov	r2, r3
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	4413      	add	r3, r2
  return tu_desc_next(p_desc) <= desc_end;
 8008474:	697a      	ldr	r2, [r7, #20]
 8008476:	429a      	cmp	r2, r3
 8008478:	bf2c      	ite	cs
 800847a:	2301      	movcs	r3, #1
 800847c:	2300      	movcc	r3, #0
 800847e:	b2db      	uxtb	r3, r3
  while (tu_desc_in_bounds(p_desc, desc_end)) {
 8008480:	2b00      	cmp	r3, #0
 8008482:	f47f af43 	bne.w	800830c <vendord_open+0x84>
  }

  return (uint16_t) ((uintptr_t) p_desc - (uintptr_t) desc_itf);
 8008486:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8008488:	683b      	ldr	r3, [r7, #0]
 800848a:	1ad3      	subs	r3, r2, r3
 800848c:	b29b      	uxth	r3, r3
}
 800848e:	4618      	mov	r0, r3
 8008490:	3778      	adds	r7, #120	@ 0x78
 8008492:	46bd      	mov	sp, r7
 8008494:	bd80      	pop	{r7, pc}
 8008496:	bf00      	nop
 8008498:	e000edf0 	.word	0xe000edf0
 800849c:	20010b10 	.word	0x20010b10

080084a0 <vendord_xfer_cb>:

bool vendord_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b08a      	sub	sp, #40	@ 0x28
 80084a4:	af00      	add	r7, sp, #0
 80084a6:	603b      	str	r3, [r7, #0]
 80084a8:	4603      	mov	r3, r0
 80084aa:	71fb      	strb	r3, [r7, #7]
 80084ac:	460b      	mov	r3, r1
 80084ae:	71bb      	strb	r3, [r7, #6]
 80084b0:	4613      	mov	r3, r2
 80084b2:	717b      	strb	r3, [r7, #5]
  (void) result;
  const uint8_t idx = find_vendor_itf(ep_addr);
 80084b4:	79bb      	ldrb	r3, [r7, #6]
 80084b6:	4618      	mov	r0, r3
 80084b8:	f7ff feae 	bl	8008218 <find_vendor_itf>
 80084bc:	4603      	mov	r3, r0
 80084be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  TU_VERIFY(idx < CFG_TUD_VENDOR);
 80084c2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d001      	beq.n	80084ce <vendord_xfer_cb+0x2e>
 80084ca:	2300      	movs	r3, #0
 80084cc:	e05f      	b.n	800858e <vendord_xfer_cb+0xee>
  vendord_interface_t *p_vendor = &_vendord_itf[idx];
 80084ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80084d2:	f240 422c 	movw	r2, #1068	@ 0x42c
 80084d6:	fb02 f303 	mul.w	r3, r2, r3
 80084da:	4a2f      	ldr	r2, [pc, #188]	@ (8008598 <vendord_xfer_cb+0xf8>)
 80084dc:	4413      	add	r3, r2
 80084de:	623b      	str	r3, [r7, #32]

  if (ep_addr == p_vendor->stream.rx.ep_addr) {
 80084e0:	6a3b      	ldr	r3, [r7, #32]
 80084e2:	7e5b      	ldrb	r3, [r3, #25]
 80084e4:	79ba      	ldrb	r2, [r7, #6]
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d131      	bne.n	800854e <vendord_xfer_cb+0xae>
    // Received new data: put into stream's fifo
    tu_edpt_stream_read_xfer_complete(&p_vendor->stream.rx, xferred_bytes);
 80084ea:	6a3b      	ldr	r3, [r7, #32]
 80084ec:	3318      	adds	r3, #24
 80084ee:	61fb      	str	r3, [r7, #28]
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	61bb      	str	r3, [r7, #24]
  if (0u != tu_fifo_depth(&s->ff) && s->ep_buf != NULL) {
 80084f4:	69fb      	ldr	r3, [r7, #28]
 80084f6:	3308      	adds	r3, #8
 80084f8:	617b      	str	r3, [r7, #20]
  return f->depth;
 80084fa:	697b      	ldr	r3, [r7, #20]
 80084fc:	889b      	ldrh	r3, [r3, #4]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d014      	beq.n	800852c <vendord_xfer_cb+0x8c>
 8008502:	69fb      	ldr	r3, [r7, #28]
 8008504:	685b      	ldr	r3, [r3, #4]
 8008506:	2b00      	cmp	r3, #0
 8008508:	d010      	beq.n	800852c <vendord_xfer_cb+0x8c>
    tu_fifo_write_n(&s->ff, s->ep_buf, (uint16_t) xferred_bytes);
 800850a:	69fb      	ldr	r3, [r7, #28]
 800850c:	f103 0208 	add.w	r2, r3, #8
 8008510:	69fb      	ldr	r3, [r7, #28]
 8008512:	685b      	ldr	r3, [r3, #4]
 8008514:	69b9      	ldr	r1, [r7, #24]
 8008516:	b289      	uxth	r1, r1
 8008518:	613a      	str	r2, [r7, #16]
 800851a:	60fb      	str	r3, [r7, #12]
 800851c:	460b      	mov	r3, r1
 800851e:	817b      	strh	r3, [r7, #10]
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 8008520:	897a      	ldrh	r2, [r7, #10]
 8008522:	2300      	movs	r3, #0
 8008524:	68f9      	ldr	r1, [r7, #12]
 8008526:	6938      	ldr	r0, [r7, #16]
 8008528:	f000 fbb8 	bl	8008c9c <tu_fifo_write_n_access_mode>
}
 800852c:	bf00      	nop

    // invoke callback
  #if CFG_TUD_VENDOR_RX_BUFSIZE == 0
    tud_vendor_rx_cb(idx, p_vendor->stream.rx.ep_buf, xferred_bytes);
  #else
    tud_vendor_rx_cb(idx, NULL, 0);
 800852e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008532:	2200      	movs	r2, #0
 8008534:	2100      	movs	r1, #0
 8008536:	4618      	mov	r0, r3
 8008538:	f7f8 ff4a 	bl	80013d0 <tud_vendor_rx_cb>
  #endif

  #if CFG_TUD_VENDOR_RX_MANUAL_XFER == 0
    tu_edpt_stream_read_xfer(rhport, &p_vendor->stream.rx); // prepare next data
 800853c:	6a3b      	ldr	r3, [r7, #32]
 800853e:	f103 0218 	add.w	r2, r3, #24
 8008542:	79fb      	ldrb	r3, [r7, #7]
 8008544:	4611      	mov	r1, r2
 8008546:	4618      	mov	r0, r3
 8008548:	f005 fd32 	bl	800dfb0 <tu_edpt_stream_read_xfer>
 800854c:	e01e      	b.n	800858c <vendord_xfer_cb+0xec>
  #endif
  } else if (ep_addr == p_vendor->stream.tx.ep_addr) {
 800854e:	6a3b      	ldr	r3, [r7, #32]
 8008550:	795b      	ldrb	r3, [r3, #5]
 8008552:	79ba      	ldrb	r2, [r7, #6]
 8008554:	429a      	cmp	r2, r3
 8008556:	d119      	bne.n	800858c <vendord_xfer_cb+0xec>
    // Send complete
    tud_vendor_tx_cb(idx, (uint16_t)xferred_bytes);
 8008558:	683b      	ldr	r3, [r7, #0]
 800855a:	b29b      	uxth	r3, r3
 800855c:	461a      	mov	r2, r3
 800855e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008562:	4611      	mov	r1, r2
 8008564:	4618      	mov	r0, r3
 8008566:	f7ff fcc1 	bl	8007eec <tud_vendor_tx_cb>

  #if CFG_TUD_VENDOR_TX_BUFSIZE > 0
    // try to send more if possible
    if (0 == tu_edpt_stream_write_xfer(rhport, &p_vendor->stream.tx)) {
 800856a:	6a3b      	ldr	r3, [r7, #32]
 800856c:	1d1a      	adds	r2, r3, #4
 800856e:	79fb      	ldrb	r3, [r7, #7]
 8008570:	4611      	mov	r1, r2
 8008572:	4618      	mov	r0, r3
 8008574:	f005 faf4 	bl	800db60 <tu_edpt_stream_write_xfer>
 8008578:	4603      	mov	r3, r0
 800857a:	2b00      	cmp	r3, #0
 800857c:	d106      	bne.n	800858c <vendord_xfer_cb+0xec>
      // If there is no data left, a ZLP should be sent if xferred_bytes is multiple of EP Packet size and not zero
      tu_edpt_stream_write_zlp_if_needed(rhport, &p_vendor->stream.tx, xferred_bytes);
 800857e:	6a3b      	ldr	r3, [r7, #32]
 8008580:	1d19      	adds	r1, r3, #4
 8008582:	79fb      	ldrb	r3, [r7, #7]
 8008584:	683a      	ldr	r2, [r7, #0]
 8008586:	4618      	mov	r0, r3
 8008588:	f005 fa50 	bl	800da2c <tu_edpt_stream_write_zlp_if_needed>
    }
  #endif
  }

  return true;
 800858c:	2301      	movs	r3, #1
}
 800858e:	4618      	mov	r0, r3
 8008590:	3728      	adds	r7, #40	@ 0x28
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
 8008596:	bf00      	nop
 8008598:	20010b10 	.word	0x20010b10

0800859c <tu_fifo_config>:
#endif

//--------------------------------------------------------------------+
// Setup API
//--------------------------------------------------------------------+
bool tu_fifo_config(tu_fifo_t *f, void *buffer, uint16_t depth, uint16_t item_size, bool overwritable) {
 800859c:	b480      	push	{r7}
 800859e:	b085      	sub	sp, #20
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	60f8      	str	r0, [r7, #12]
 80085a4:	60b9      	str	r1, [r7, #8]
 80085a6:	4611      	mov	r1, r2
 80085a8:	461a      	mov	r2, r3
 80085aa:	460b      	mov	r3, r1
 80085ac:	80fb      	strh	r3, [r7, #6]
 80085ae:	4613      	mov	r3, r2
 80085b0:	80bb      	strh	r3, [r7, #4]
  // Limit index space to 2*depth - this allows for a fast "modulo" calculation
  // but limits the maximum depth to 2^16/2 = 2^15 and buffer overflows are detectable
  // only if overflow happens once (important for unsupervised DMA applications)
  if (depth > 0x8000) {
 80085b2:	88fb      	ldrh	r3, [r7, #6]
 80085b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80085b8:	d901      	bls.n	80085be <tu_fifo_config+0x22>
    return false;
 80085ba:	2300      	movs	r3, #0
 80085bc:	e01b      	b.n	80085f6 <tu_fifo_config+0x5a>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->buffer       = (uint8_t *)buffer;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	68ba      	ldr	r2, [r7, #8]
 80085c2:	601a      	str	r2, [r3, #0]
  f->depth        = depth;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	88fa      	ldrh	r2, [r7, #6]
 80085c8:	809a      	strh	r2, [r3, #4]
  f->item_size    = (uint16_t)(item_size & 0x7FFFu);
 80085ca:	88bb      	ldrh	r3, [r7, #4]
 80085cc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80085d0:	b299      	uxth	r1, r3
 80085d2:	68fa      	ldr	r2, [r7, #12]
 80085d4:	88d3      	ldrh	r3, [r2, #6]
 80085d6:	f361 030e 	bfi	r3, r1, #0, #15
 80085da:	80d3      	strh	r3, [r2, #6]
  f->overwritable = overwritable;
 80085dc:	68fa      	ldr	r2, [r7, #12]
 80085de:	79d3      	ldrb	r3, [r2, #7]
 80085e0:	7e39      	ldrb	r1, [r7, #24]
 80085e2:	f361 13c7 	bfi	r3, r1, #7, #1
 80085e6:	71d3      	strb	r3, [r2, #7]
  f->rd_idx       = 0u;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	2200      	movs	r2, #0
 80085ec:	815a      	strh	r2, [r3, #10]
  f->wr_idx       = 0u;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2200      	movs	r2, #0
 80085f2:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 80085f4:	2301      	movs	r3, #1
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3714      	adds	r7, #20
 80085fa:	46bd      	mov	sp, r7
 80085fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008600:	4770      	bx	lr

08008602 <tu_fifo_clear>:

// clear fifo by resetting read and write indices
bool tu_fifo_clear(tu_fifo_t *f) {
 8008602:	b480      	push	{r7}
 8008604:	b083      	sub	sp, #12
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->rd_idx = 0;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2200      	movs	r2, #0
 800860e:	815a      	strh	r2, [r3, #10]
  f->wr_idx = 0;
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	2200      	movs	r2, #0
 8008614:	811a      	strh	r2, [r3, #8]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);
  return true;
 8008616:	2301      	movs	r3, #1
}
 8008618:	4618      	mov	r0, r3
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <tu_fifo_set_overwritable>:

// Change the fifo overwritable mode
bool tu_fifo_set_overwritable(tu_fifo_t *f, bool overwritable) {
 8008624:	b480      	push	{r7}
 8008626:	b083      	sub	sp, #12
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
 800862c:	460b      	mov	r3, r1
 800862e:	70fb      	strb	r3, [r7, #3]
  if (f->overwritable == overwritable) {
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	79db      	ldrb	r3, [r3, #7]
 8008634:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008638:	b2db      	uxtb	r3, r3
 800863a:	78fa      	ldrb	r2, [r7, #3]
 800863c:	429a      	cmp	r2, r3
 800863e:	d101      	bne.n	8008644 <tu_fifo_set_overwritable+0x20>
    return true;
 8008640:	2301      	movs	r3, #1
 8008642:	e006      	b.n	8008652 <tu_fifo_set_overwritable+0x2e>
  }

  ff_lock(f->mutex_wr);
  ff_lock(f->mutex_rd);

  f->overwritable = overwritable;
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	79d3      	ldrb	r3, [r2, #7]
 8008648:	78f9      	ldrb	r1, [r7, #3]
 800864a:	f361 13c7 	bfi	r3, r1, #7, #1
 800864e:	71d3      	strb	r3, [r2, #7]

  ff_unlock(f->mutex_wr);
  ff_unlock(f->mutex_rd);

  return true;
 8008650:	2301      	movs	r3, #1
}
 8008652:	4618      	mov	r0, r3
 8008654:	370c      	adds	r7, #12
 8008656:	46bd      	mov	sp, r7
 8008658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865c:	4770      	bx	lr

0800865e <ff_push_fixed_addr_rw32>:
// Pull & Push
// copy data to/from fifo without updating read/write pointers
//--------------------------------------------------------------------+
#ifdef CFG_TUSB_FIFO_ACCESS_FIXED_ADDR_RW32
// Copy to fifo from fixed address buffer (usually a rx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_push_fixed_addr_rw32(uint8_t *ff_buf, const volatile uint32_t *reg_rx, uint16_t len) {
 800865e:	b580      	push	{r7, lr}
 8008660:	b08a      	sub	sp, #40	@ 0x28
 8008662:	af00      	add	r7, sp, #0
 8008664:	60f8      	str	r0, [r7, #12]
 8008666:	60b9      	str	r1, [r7, #8]
 8008668:	4613      	mov	r3, r2
 800866a:	80fb      	strh	r3, [r7, #6]
  // Reading full available 32 bit words from const app address
  uint16_t full_words = len >> 2;
 800866c:	88fb      	ldrh	r3, [r7, #6]
 800866e:	089b      	lsrs	r3, r3, #2
 8008670:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (full_words--) {
 8008672:	e00d      	b.n	8008690 <ff_push_fixed_addr_rw32+0x32>
    const uint32_t tmp32 = *reg_rx;
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	623b      	str	r3, [r7, #32]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	61fb      	str	r3, [r7, #28]
 800867e:	6a3b      	ldr	r3, [r7, #32]
 8008680:	61bb      	str	r3, [r7, #24]
  *((uint32_t *) mem) = value;
 8008682:	69fb      	ldr	r3, [r7, #28]
 8008684:	69ba      	ldr	r2, [r7, #24]
 8008686:	601a      	str	r2, [r3, #0]
}
 8008688:	bf00      	nop
    tu_unaligned_write32(ff_buf, tmp32);
    ff_buf += 4;
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	3304      	adds	r3, #4
 800868e:	60fb      	str	r3, [r7, #12]
  while (full_words--) {
 8008690:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008692:	1e5a      	subs	r2, r3, #1
 8008694:	84fa      	strh	r2, [r7, #38]	@ 0x26
 8008696:	2b00      	cmp	r3, #0
 8008698:	d1ec      	bne.n	8008674 <ff_push_fixed_addr_rw32+0x16>
  }

  // Read the remaining 1-3 bytes from const app address
  const uint8_t bytes_rem = len & 0x03;
 800869a:	88fb      	ldrh	r3, [r7, #6]
 800869c:	b2db      	uxtb	r3, r3
 800869e:	f003 0303 	and.w	r3, r3, #3
 80086a2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (bytes_rem) {
 80086a6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d00a      	beq.n	80086c4 <ff_push_fixed_addr_rw32+0x66>
    const uint32_t tmp32 = *reg_rx;
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	617b      	str	r3, [r7, #20]
    memcpy(ff_buf, &tmp32, bytes_rem);
 80086b4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80086b8:	f107 0314 	add.w	r3, r7, #20
 80086bc:	4619      	mov	r1, r3
 80086be:	68f8      	ldr	r0, [r7, #12]
 80086c0:	f005 fede 	bl	800e480 <memcpy>
  }
}
 80086c4:	bf00      	nop
 80086c6:	3728      	adds	r7, #40	@ 0x28
 80086c8:	46bd      	mov	sp, r7
 80086ca:	bd80      	pop	{r7, pc}

080086cc <ff_pull_fixed_addr_rw32>:

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 80086cc:	b580      	push	{r7, lr}
 80086ce:	b088      	sub	sp, #32
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	60f8      	str	r0, [r7, #12]
 80086d4:	60b9      	str	r1, [r7, #8]
 80086d6:	4613      	mov	r3, r2
 80086d8:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 80086da:	88fb      	ldrh	r3, [r7, #6]
 80086dc:	089b      	lsrs	r3, r3, #2
 80086de:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 80086e0:	e008      	b.n	80086f4 <ff_pull_fixed_addr_rw32+0x28>
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	61bb      	str	r3, [r7, #24]
  return *((uint32_t const *) mem);
 80086e6:	69bb      	ldr	r3, [r7, #24]
 80086e8:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 80086ee:	68bb      	ldr	r3, [r7, #8]
 80086f0:	3304      	adds	r3, #4
 80086f2:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 80086f4:	8bfb      	ldrh	r3, [r7, #30]
 80086f6:	1e5a      	subs	r2, r3, #1
 80086f8:	83fa      	strh	r2, [r7, #30]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d1f1      	bne.n	80086e2 <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 80086fe:	88fb      	ldrh	r3, [r7, #6]
 8008700:	b2db      	uxtb	r3, r3
 8008702:	f003 0303 	and.w	r3, r3, #3
 8008706:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 8008708:	7f7b      	ldrb	r3, [r7, #29]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d00b      	beq.n	8008726 <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 800870e:	2300      	movs	r3, #0
 8008710:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 8008712:	7f7a      	ldrb	r2, [r7, #29]
 8008714:	f107 0314 	add.w	r3, r7, #20
 8008718:	68b9      	ldr	r1, [r7, #8]
 800871a:	4618      	mov	r0, r3
 800871c:	f005 feb0 	bl	800e480 <memcpy>
    *reg_tx = tmp32;
 8008720:	697a      	ldr	r2, [r7, #20]
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	601a      	str	r2, [r3, #0]
  }
}
 8008726:	bf00      	nop
 8008728:	3720      	adds	r7, #32
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}

0800872e <ff_push_n>:
#endif

// send n items to fifo WITHOUT updating write pointer
static void ff_push_n(const tu_fifo_t *f, const void *app_buf, uint16_t n, uint16_t wr_ptr,
                      tu_fifo_access_mode_t copy_mode) {
 800872e:	b580      	push	{r7, lr}
 8008730:	b092      	sub	sp, #72	@ 0x48
 8008732:	af00      	add	r7, sp, #0
 8008734:	60f8      	str	r0, [r7, #12]
 8008736:	60b9      	str	r1, [r7, #8]
 8008738:	4611      	mov	r1, r2
 800873a:	461a      	mov	r2, r3
 800873c:	460b      	mov	r3, r1
 800873e:	80fb      	strh	r3, [r7, #6]
 8008740:	4613      	mov	r3, r2
 8008742:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - wr_ptr;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	889a      	ldrh	r2, [r3, #4]
 8008748:	88bb      	ldrh	r3, [r7, #4]
 800874a:	1ad3      	subs	r3, r2, r3
 800874c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count;
 800874e:	88fa      	ldrh	r2, [r7, #6]
 8008750:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008752:	1ad3      	subs	r3, r2, r3
 8008754:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	88db      	ldrh	r3, [r3, #6]
 800875a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800875e:	b29b      	uxth	r3, r3
 8008760:	461a      	mov	r2, r3
 8008762:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008764:	fb13 f302 	smulbb	r3, r3, r2
 8008768:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	88db      	ldrh	r3, [r3, #6]
 800876e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008772:	b29b      	uxth	r3, r3
 8008774:	461a      	mov	r2, r3
 8008776:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008778:	fb13 f302 	smulbb	r3, r3, r2
 800877c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  uint8_t *ff_buf = f->buffer + (wr_ptr * f->item_size);
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	88ba      	ldrh	r2, [r7, #4]
 8008786:	68f9      	ldr	r1, [r7, #12]
 8008788:	88c9      	ldrh	r1, [r1, #6]
 800878a:	f3c1 010e 	ubfx	r1, r1, #0, #15
 800878e:	b289      	uxth	r1, r1
 8008790:	fb01 f202 	mul.w	r2, r1, r2
 8008794:	4413      	add	r3, r2
 8008796:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 8008798:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800879c:	2b00      	cmp	r3, #0
 800879e:	d002      	beq.n	80087a6 <ff_push_n+0x78>
 80087a0:	2b01      	cmp	r3, #1
 80087a2:	d023      	beq.n	80087ec <ff_push_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 80087a4:	e0ba      	b.n	800891c <ff_push_n+0x1ee>
      if (n <= lin_count) {
 80087a6:	88fa      	ldrh	r2, [r7, #6]
 80087a8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d80d      	bhi.n	80087ca <ff_push_n+0x9c>
        memcpy(ff_buf, app_buf, n * f->item_size);
 80087ae:	88fb      	ldrh	r3, [r7, #6]
 80087b0:	68fa      	ldr	r2, [r7, #12]
 80087b2:	88d2      	ldrh	r2, [r2, #6]
 80087b4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80087b8:	b292      	uxth	r2, r2
 80087ba:	fb02 f303 	mul.w	r3, r2, r3
 80087be:	461a      	mov	r2, r3
 80087c0:	68b9      	ldr	r1, [r7, #8]
 80087c2:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80087c4:	f005 fe5c 	bl	800e480 <memcpy>
      break;
 80087c8:	e0a8      	b.n	800891c <ff_push_n+0x1ee>
        memcpy(ff_buf, app_buf, lin_bytes);                                    // linear part
 80087ca:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80087cc:	461a      	mov	r2, r3
 80087ce:	68b9      	ldr	r1, [r7, #8]
 80087d0:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80087d2:	f005 fe55 	bl	800e480 <memcpy>
        memcpy(f->buffer, ((const uint8_t *)app_buf) + lin_bytes, wrap_bytes); // wrapped part
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	6818      	ldr	r0, [r3, #0]
 80087da:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80087dc:	68ba      	ldr	r2, [r7, #8]
 80087de:	4413      	add	r3, r2
 80087e0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80087e4:	4619      	mov	r1, r3
 80087e6:	f005 fe4b 	bl	800e480 <memcpy>
      break;
 80087ea:	e097      	b.n	800891c <ff_push_n+0x1ee>
      const volatile uint32_t *reg_rx = (volatile const uint32_t *)app_buf;
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 80087f0:	88fa      	ldrh	r2, [r7, #6]
 80087f2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80087f4:	429a      	cmp	r2, r3
 80087f6:	d80f      	bhi.n	8008818 <ff_push_n+0xea>
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, n * f->item_size);
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	88db      	ldrh	r3, [r3, #6]
 80087fc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008800:	b29b      	uxth	r3, r3
 8008802:	461a      	mov	r2, r3
 8008804:	88fb      	ldrh	r3, [r7, #6]
 8008806:	fb13 f302 	smulbb	r3, r3, r2
 800880a:	b29b      	uxth	r3, r3
 800880c:	461a      	mov	r2, r3
 800880e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008810:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8008812:	f7ff ff24 	bl	800865e <ff_push_fixed_addr_rw32>
      break;
 8008816:	e080      	b.n	800891a <ff_push_n+0x1ec>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8008818:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800881a:	f023 0303 	bic.w	r3, r3, #3
 800881e:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_push_fixed_addr_rw32(ff_buf, reg_rx, lin_4n_bytes);
 8008820:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008822:	461a      	mov	r2, r3
 8008824:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008826:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8008828:	f7ff ff19 	bl	800865e <ff_push_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 800882c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800882e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008830:	4413      	add	r3, r2
 8008832:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 8008834:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008836:	b2db      	uxtb	r3, r3
 8008838:	f003 0303 	and.w	r3, r3, #3
 800883c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 8008840:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8008844:	2b00      	cmp	r3, #0
 8008846:	d05a      	beq.n	80088fe <ff_push_n+0x1d0>
          const uint8_t  remrem = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 8008848:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800884c:	b29b      	uxth	r3, r3
 800884e:	f1c3 0304 	rsb	r3, r3, #4
 8008852:	b29a      	uxth	r2, r3
 8008854:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008858:	82fb      	strh	r3, [r7, #22]
 800885a:	4613      	mov	r3, r2
 800885c:	82bb      	strh	r3, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800885e:	8afa      	ldrh	r2, [r7, #22]
 8008860:	8abb      	ldrh	r3, [r7, #20]
 8008862:	4293      	cmp	r3, r2
 8008864:	bf28      	it	cs
 8008866:	4613      	movcs	r3, r2
 8008868:	b29b      	uxth	r3, r3
 800886a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t tmp32  = *reg_rx;
 800886e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	62fb      	str	r3, [r7, #44]	@ 0x2c
          tu_scatter_write32(tmp32, ff_buf, rem, f->buffer, remrem);
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800887a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800887c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800887e:	627a      	str	r2, [r7, #36]	@ 0x24
 8008880:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8008884:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 8008888:	61fb      	str	r3, [r7, #28]
 800888a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800888e:	76fb      	strb	r3, [r7, #27]
  for (uint8_t i = 0; i < len1; ++i) {
 8008890:	2300      	movs	r3, #0
 8008892:	76bb      	strb	r3, [r7, #26]
 8008894:	e00b      	b.n	80088ae <ff_push_n+0x180>
    buf1[i] = (uint8_t)(value & 0xFF);
 8008896:	7ebb      	ldrb	r3, [r7, #26]
 8008898:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800889a:	4413      	add	r3, r2
 800889c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800889e:	b2d2      	uxtb	r2, r2
 80088a0:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 80088a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088a4:	0a1b      	lsrs	r3, r3, #8
 80088a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len1; ++i) {
 80088a8:	7ebb      	ldrb	r3, [r7, #26]
 80088aa:	3301      	adds	r3, #1
 80088ac:	76bb      	strb	r3, [r7, #26]
 80088ae:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80088b2:	7ebb      	ldrb	r3, [r7, #26]
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d8ee      	bhi.n	8008896 <ff_push_n+0x168>
  for (uint8_t i = 0; i < len2; ++i) {
 80088b8:	2300      	movs	r3, #0
 80088ba:	767b      	strb	r3, [r7, #25]
 80088bc:	e00b      	b.n	80088d6 <ff_push_n+0x1a8>
    buf2[i] = (uint8_t)(value & 0xFF);
 80088be:	7e7b      	ldrb	r3, [r7, #25]
 80088c0:	69fa      	ldr	r2, [r7, #28]
 80088c2:	4413      	add	r3, r2
 80088c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80088c6:	b2d2      	uxtb	r2, r2
 80088c8:	701a      	strb	r2, [r3, #0]
    value >>= 8;
 80088ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088cc:	0a1b      	lsrs	r3, r3, #8
 80088ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (uint8_t i = 0; i < len2; ++i) {
 80088d0:	7e7b      	ldrb	r3, [r7, #25]
 80088d2:	3301      	adds	r3, #1
 80088d4:	767b      	strb	r3, [r7, #25]
 80088d6:	7efa      	ldrb	r2, [r7, #27]
 80088d8:	7e7b      	ldrb	r3, [r7, #25]
 80088da:	429a      	cmp	r2, r3
 80088dc:	d8ef      	bhi.n	80088be <ff_push_n+0x190>
}
 80088de:	bf00      	nop
          wrap_bytes -= remrem;
 80088e0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80088e4:	b29b      	uxth	r3, r3
 80088e6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80088ea:	1ad3      	subs	r3, r2, r3
 80088ec:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681a      	ldr	r2, [r3, #0]
 80088f4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80088f8:	4413      	add	r3, r2
 80088fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80088fc:	e002      	b.n	8008904 <ff_push_n+0x1d6>
          ff_buf = f->buffer; // wrap around to beginning
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 8008904:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008908:	2b00      	cmp	r3, #0
 800890a:	d006      	beq.n	800891a <ff_push_n+0x1ec>
          ff_push_fixed_addr_rw32(ff_buf, reg_rx, wrap_bytes);
 800890c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008910:	461a      	mov	r2, r3
 8008912:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008914:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8008916:	f7ff fea2 	bl	800865e <ff_push_fixed_addr_rw32>
      break;
 800891a:	bf00      	nop
  }
}
 800891c:	bf00      	nop
 800891e:	3748      	adds	r7, #72	@ 0x48
 8008920:	46bd      	mov	sp, r7
 8008922:	bd80      	pop	{r7, pc}

08008924 <ff_pull_n>:

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 8008924:	b580      	push	{r7, lr}
 8008926:	b092      	sub	sp, #72	@ 0x48
 8008928:	af00      	add	r7, sp, #0
 800892a:	60f8      	str	r0, [r7, #12]
 800892c:	60b9      	str	r1, [r7, #8]
 800892e:	4611      	mov	r1, r2
 8008930:	461a      	mov	r2, r3
 8008932:	460b      	mov	r3, r1
 8008934:	80fb      	strh	r3, [r7, #6]
 8008936:	4613      	mov	r3, r2
 8008938:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	889a      	ldrh	r2, [r3, #4]
 800893e:	88bb      	ldrh	r3, [r7, #4]
 8008940:	1ad3      	subs	r3, r2, r3
 8008942:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 8008944:	88fa      	ldrh	r2, [r7, #6]
 8008946:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008948:	1ad3      	subs	r3, r2, r3
 800894a:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	88db      	ldrh	r3, [r3, #6]
 8008950:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008954:	b29b      	uxth	r3, r3
 8008956:	461a      	mov	r2, r3
 8008958:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800895a:	fb13 f302 	smulbb	r3, r3, r2
 800895e:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	88db      	ldrh	r3, [r3, #6]
 8008964:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008968:	b29b      	uxth	r3, r3
 800896a:	461a      	mov	r2, r3
 800896c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800896e:	fb13 f302 	smulbb	r3, r3, r2
 8008972:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	88ba      	ldrh	r2, [r7, #4]
 800897c:	68f9      	ldr	r1, [r7, #12]
 800897e:	88c9      	ldrh	r1, [r1, #6]
 8008980:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8008984:	b289      	uxth	r1, r1
 8008986:	fb01 f202 	mul.w	r2, r1, r2
 800898a:	4413      	add	r3, r2
 800898c:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 800898e:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8008992:	2b00      	cmp	r3, #0
 8008994:	d002      	beq.n	800899c <ff_pull_n+0x78>
 8008996:	2b01      	cmp	r3, #1
 8008998:	d023      	beq.n	80089e2 <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800899a:	e0c7      	b.n	8008b2c <ff_pull_n+0x208>
      if (n <= lin_count) {
 800899c:	88fa      	ldrh	r2, [r7, #6]
 800899e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d80d      	bhi.n	80089c0 <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 80089a4:	88fb      	ldrh	r3, [r7, #6]
 80089a6:	68fa      	ldr	r2, [r7, #12]
 80089a8:	88d2      	ldrh	r2, [r2, #6]
 80089aa:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80089ae:	b292      	uxth	r2, r2
 80089b0:	fb02 f303 	mul.w	r3, r2, r3
 80089b4:	461a      	mov	r2, r3
 80089b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80089b8:	68b8      	ldr	r0, [r7, #8]
 80089ba:	f005 fd61 	bl	800e480 <memcpy>
      break;
 80089be:	e0b5      	b.n	8008b2c <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 80089c0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80089c2:	461a      	mov	r2, r3
 80089c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80089c6:	68b8      	ldr	r0, [r7, #8]
 80089c8:	f005 fd5a 	bl	800e480 <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 80089cc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80089ce:	68ba      	ldr	r2, [r7, #8]
 80089d0:	18d0      	adds	r0, r2, r3
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80089da:	4619      	mov	r1, r3
 80089dc:	f005 fd50 	bl	800e480 <memcpy>
      break;
 80089e0:	e0a4      	b.n	8008b2c <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 80089e6:	88fa      	ldrh	r2, [r7, #6]
 80089e8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80089ea:	429a      	cmp	r2, r3
 80089ec:	d80f      	bhi.n	8008a0e <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	88db      	ldrh	r3, [r3, #6]
 80089f2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80089f6:	b29b      	uxth	r3, r3
 80089f8:	461a      	mov	r2, r3
 80089fa:	88fb      	ldrh	r3, [r7, #6]
 80089fc:	fb13 f302 	smulbb	r3, r3, r2
 8008a00:	b29b      	uxth	r3, r3
 8008a02:	461a      	mov	r2, r3
 8008a04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a06:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008a08:	f7ff fe60 	bl	80086cc <ff_pull_fixed_addr_rw32>
      break;
 8008a0c:	e08d      	b.n	8008b2a <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 8008a0e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008a10:	f023 0303 	bic.w	r3, r3, #3
 8008a14:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 8008a16:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008a18:	461a      	mov	r2, r3
 8008a1a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a1c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008a1e:	f7ff fe55 	bl	80086cc <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 8008a22:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8008a24:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008a26:	4413      	add	r3, r2
 8008a28:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 8008a2a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008a2c:	b2db      	uxtb	r3, r3
 8008a2e:	f003 0303 	and.w	r3, r3, #3
 8008a32:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 8008a36:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d067      	beq.n	8008b0e <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 8008a3e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8008a42:	b29b      	uxth	r3, r3
 8008a44:	f1c3 0304 	rsb	r3, r3, #4
 8008a48:	b29a      	uxth	r2, r3
 8008a4a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008a4e:	827b      	strh	r3, [r7, #18]
 8008a50:	4613      	mov	r3, r2
 8008a52:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8008a54:	8a7a      	ldrh	r2, [r7, #18]
 8008a56:	8a3b      	ldrh	r3, [r7, #16]
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	bf28      	it	cs
 8008a5c:	4613      	movcs	r3, r2
 8008a5e:	b29b      	uxth	r3, r3
 8008a60:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008a6a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008a6c:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8008a70:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8008a74:	623b      	str	r3, [r7, #32]
 8008a76:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008a7a:	77fb      	strb	r3, [r7, #31]
  uint32_t result = 0;
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 8008a80:	2300      	movs	r3, #0
 8008a82:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 8008a84:	2300      	movs	r3, #0
 8008a86:	75bb      	strb	r3, [r7, #22]
 8008a88:	e010      	b.n	8008aac <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 8008a8a:	7dbb      	ldrb	r3, [r7, #22]
 8008a8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a8e:	4413      	add	r3, r2
 8008a90:	781b      	ldrb	r3, [r3, #0]
 8008a92:	461a      	mov	r2, r3
 8008a94:	7dfb      	ldrb	r3, [r7, #23]
 8008a96:	fa02 f303 	lsl.w	r3, r2, r3
 8008a9a:	69ba      	ldr	r2, [r7, #24]
 8008a9c:	4313      	orrs	r3, r2
 8008a9e:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8008aa0:	7dfb      	ldrb	r3, [r7, #23]
 8008aa2:	3308      	adds	r3, #8
 8008aa4:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 8008aa6:	7dbb      	ldrb	r3, [r7, #22]
 8008aa8:	3301      	adds	r3, #1
 8008aaa:	75bb      	strb	r3, [r7, #22]
 8008aac:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008ab0:	7dbb      	ldrb	r3, [r7, #22]
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	d8e9      	bhi.n	8008a8a <ff_pull_n+0x166>
  for (uint8_t i = 0; i < len2; ++i) {
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	757b      	strb	r3, [r7, #21]
 8008aba:	e010      	b.n	8008ade <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 8008abc:	7d7b      	ldrb	r3, [r7, #21]
 8008abe:	6a3a      	ldr	r2, [r7, #32]
 8008ac0:	4413      	add	r3, r2
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	461a      	mov	r2, r3
 8008ac6:	7dfb      	ldrb	r3, [r7, #23]
 8008ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8008acc:	69ba      	ldr	r2, [r7, #24]
 8008ace:	4313      	orrs	r3, r2
 8008ad0:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8008ad2:	7dfb      	ldrb	r3, [r7, #23]
 8008ad4:	3308      	adds	r3, #8
 8008ad6:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 8008ad8:	7d7b      	ldrb	r3, [r7, #21]
 8008ada:	3301      	adds	r3, #1
 8008adc:	757b      	strb	r3, [r7, #21]
 8008ade:	7ffa      	ldrb	r2, [r7, #31]
 8008ae0:	7d7b      	ldrb	r3, [r7, #21]
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	d8ea      	bhi.n	8008abc <ff_pull_n+0x198>
  return result;
 8008ae6:	69bb      	ldr	r3, [r7, #24]
 8008ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 8008aea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008aee:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 8008af0:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008af4:	b29b      	uxth	r3, r3
 8008af6:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8008afa:	1ad3      	subs	r3, r2, r3
 8008afc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681a      	ldr	r2, [r3, #0]
 8008b04:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8008b08:	4413      	add	r3, r2
 8008b0a:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b0c:	e002      	b.n	8008b14 <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 8008b14:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d006      	beq.n	8008b2a <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 8008b1c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008b20:	461a      	mov	r2, r3
 8008b22:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008b24:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8008b26:	f7ff fdd1 	bl	80086cc <ff_pull_fixed_addr_rw32>
      break;
 8008b2a:	bf00      	nop
  }
}
 8008b2c:	bf00      	nop
 8008b2e:	3748      	adds	r7, #72	@ 0x48
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}

08008b34 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b08c      	sub	sp, #48	@ 0x30
 8008b38:	af02      	add	r7, sp, #8
 8008b3a:	60f8      	str	r0, [r7, #12]
 8008b3c:	60b9      	str	r1, [r7, #8]
 8008b3e:	4611      	mov	r1, r2
 8008b40:	461a      	mov	r2, r3
 8008b42:	460b      	mov	r3, r1
 8008b44:	80fb      	strh	r3, [r7, #6]
 8008b46:	4613      	mov	r3, r2
 8008b48:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	889b      	ldrh	r3, [r3, #4]
 8008b4e:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008b50:	88bb      	ldrh	r3, [r7, #4]
 8008b52:	843b      	strh	r3, [r7, #32]
 8008b54:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008b56:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8008b58:	8c3a      	ldrh	r2, [r7, #32]
 8008b5a:	8bfb      	ldrh	r3, [r7, #30]
 8008b5c:	429a      	cmp	r2, r3
 8008b5e:	d304      	bcc.n	8008b6a <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8008b60:	8c3a      	ldrh	r2, [r7, #32]
 8008b62:	8bfb      	ldrh	r3, [r7, #30]
 8008b64:	1ad3      	subs	r3, r2, r3
 8008b66:	b29b      	uxth	r3, r3
 8008b68:	e008      	b.n	8008b7c <tu_fifo_peek_n_access_mode+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8008b6a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008b6c:	005b      	lsls	r3, r3, #1
 8008b6e:	b29a      	uxth	r2, r3
 8008b70:	8c39      	ldrh	r1, [r7, #32]
 8008b72:	8bfb      	ldrh	r3, [r7, #30]
 8008b74:	1acb      	subs	r3, r1, r3
 8008b76:	b29b      	uxth	r3, r3
 8008b78:	4413      	add	r3, r2
 8008b7a:	b29b      	uxth	r3, r3
 8008b7c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 8008b7e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d101      	bne.n	8008b88 <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 8008b84:	2300      	movs	r3, #0
 8008b86:	e041      	b.n	8008c0c <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	889b      	ldrh	r3, [r3, #4]
 8008b8c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008b8e:	429a      	cmp	r2, r3
 8008b90:	d91b      	bls.n	8008bca <tu_fifo_peek_n_access_mode+0x96>
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	61bb      	str	r3, [r7, #24]
 8008b96:	88bb      	ldrh	r3, [r7, #4]
 8008b98:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 8008b9a:	69bb      	ldr	r3, [r7, #24]
 8008b9c:	889b      	ldrh	r3, [r3, #4]
 8008b9e:	8afa      	ldrh	r2, [r7, #22]
 8008ba0:	429a      	cmp	r2, r3
 8008ba2:	d305      	bcc.n	8008bb0 <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 8008ba4:	69bb      	ldr	r3, [r7, #24]
 8008ba6:	889b      	ldrh	r3, [r3, #4]
 8008ba8:	8afa      	ldrh	r2, [r7, #22]
 8008baa:	1ad3      	subs	r3, r2, r3
 8008bac:	82bb      	strh	r3, [r7, #20]
 8008bae:	e004      	b.n	8008bba <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 8008bb0:	69bb      	ldr	r3, [r7, #24]
 8008bb2:	889a      	ldrh	r2, [r3, #4]
 8008bb4:	8afb      	ldrh	r3, [r7, #22]
 8008bb6:	4413      	add	r3, r2
 8008bb8:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 8008bba:	69bb      	ldr	r3, [r7, #24]
 8008bbc:	8aba      	ldrh	r2, [r7, #20]
 8008bbe:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8008bc0:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 8008bc2:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	889b      	ldrh	r3, [r3, #4]
 8008bc8:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 8008bca:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008bcc:	88fb      	ldrh	r3, [r7, #6]
 8008bce:	429a      	cmp	r2, r3
 8008bd0:	d201      	bcs.n	8008bd6 <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 8008bd2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008bd4:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	889b      	ldrh	r3, [r3, #4]
 8008bda:	827b      	strh	r3, [r7, #18]
 8008bdc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008bde:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008be0:	e003      	b.n	8008bea <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 8008be2:	8a3a      	ldrh	r2, [r7, #16]
 8008be4:	8a7b      	ldrh	r3, [r7, #18]
 8008be6:	1ad3      	subs	r3, r2, r3
 8008be8:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008bea:	8a7a      	ldrh	r2, [r7, #18]
 8008bec:	8a3b      	ldrh	r3, [r7, #16]
 8008bee:	429a      	cmp	r2, r3
 8008bf0:	d9f7      	bls.n	8008be2 <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 8008bf2:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8008bf4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 8008bf6:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8008bf8:	88fa      	ldrh	r2, [r7, #6]
 8008bfa:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8008bfe:	9300      	str	r3, [sp, #0]
 8008c00:	460b      	mov	r3, r1
 8008c02:	68b9      	ldr	r1, [r7, #8]
 8008c04:	68f8      	ldr	r0, [r7, #12]
 8008c06:	f7ff fe8d 	bl	8008924 <ff_pull_n>

  return n;
 8008c0a:	88fb      	ldrh	r3, [r7, #6]
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3728      	adds	r7, #40	@ 0x28
 8008c10:	46bd      	mov	sp, r7
 8008c12:	bd80      	pop	{r7, pc}

08008c14 <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b08a      	sub	sp, #40	@ 0x28
 8008c18:	af02      	add	r7, sp, #8
 8008c1a:	60f8      	str	r0, [r7, #12]
 8008c1c:	60b9      	str	r1, [r7, #8]
 8008c1e:	4611      	mov	r1, r2
 8008c20:	461a      	mov	r2, r3
 8008c22:	460b      	mov	r3, r1
 8008c24:	80fb      	strh	r3, [r7, #6]
 8008c26:	4613      	mov	r3, r2
 8008c28:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	891b      	ldrh	r3, [r3, #8]
 8008c2e:	b298      	uxth	r0, r3
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	895b      	ldrh	r3, [r3, #10]
 8008c34:	b29b      	uxth	r3, r3
 8008c36:	88f9      	ldrh	r1, [r7, #6]
 8008c38:	797a      	ldrb	r2, [r7, #5]
 8008c3a:	9201      	str	r2, [sp, #4]
 8008c3c:	9300      	str	r3, [sp, #0]
 8008c3e:	4603      	mov	r3, r0
 8008c40:	460a      	mov	r2, r1
 8008c42:	68b9      	ldr	r1, [r7, #8]
 8008c44:	68f8      	ldr	r0, [r7, #12]
 8008c46:	f7ff ff75 	bl	8008b34 <tu_fifo_peek_n_access_mode>
 8008c4a:	4603      	mov	r3, r0
 8008c4c:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	889a      	ldrh	r2, [r3, #4]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	895b      	ldrh	r3, [r3, #10]
 8008c56:	b29b      	uxth	r3, r3
 8008c58:	83fa      	strh	r2, [r7, #30]
 8008c5a:	83bb      	strh	r3, [r7, #28]
 8008c5c:	88fb      	ldrh	r3, [r7, #6]
 8008c5e:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8008c60:	8bba      	ldrh	r2, [r7, #28]
 8008c62:	8b7b      	ldrh	r3, [r7, #26]
 8008c64:	4413      	add	r3, r2
 8008c66:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8008c68:	8bba      	ldrh	r2, [r7, #28]
 8008c6a:	8b3b      	ldrh	r3, [r7, #24]
 8008c6c:	429a      	cmp	r2, r3
 8008c6e:	d804      	bhi.n	8008c7a <tu_fifo_read_n_access_mode+0x66>
 8008c70:	8b3a      	ldrh	r2, [r7, #24]
 8008c72:	8bfb      	ldrh	r3, [r7, #30]
 8008c74:	005b      	lsls	r3, r3, #1
 8008c76:	429a      	cmp	r2, r3
 8008c78:	db08      	blt.n	8008c8c <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8008c7a:	8bfb      	ldrh	r3, [r7, #30]
 8008c7c:	005b      	lsls	r3, r3, #1
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	425b      	negs	r3, r3
 8008c82:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8008c84:	8b3a      	ldrh	r2, [r7, #24]
 8008c86:	8afb      	ldrh	r3, [r7, #22]
 8008c88:	4413      	add	r3, r2
 8008c8a:	833b      	strh	r3, [r7, #24]
  return new_idx;
 8008c8c:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 8008c92:	88fb      	ldrh	r3, [r7, #6]
}
 8008c94:	4618      	mov	r0, r3
 8008c96:	3720      	adds	r7, #32
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	bd80      	pop	{r7, pc}

08008c9c <tu_fifo_write_n_access_mode>:

// Write n items to fifo with access mode
uint16_t tu_fifo_write_n_access_mode(tu_fifo_t *f, const void *data, uint16_t n, tu_fifo_access_mode_t access_mode) {
 8008c9c:	b580      	push	{r7, lr}
 8008c9e:	b096      	sub	sp, #88	@ 0x58
 8008ca0:	af02      	add	r7, sp, #8
 8008ca2:	60f8      	str	r0, [r7, #12]
 8008ca4:	60b9      	str	r1, [r7, #8]
 8008ca6:	4611      	mov	r1, r2
 8008ca8:	461a      	mov	r2, r3
 8008caa:	460b      	mov	r3, r1
 8008cac:	80fb      	strh	r3, [r7, #6]
 8008cae:	4613      	mov	r3, r2
 8008cb0:	717b      	strb	r3, [r7, #5]
  if (n == 0) {
 8008cb2:	88fb      	ldrh	r3, [r7, #6]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d101      	bne.n	8008cbc <tu_fifo_write_n_access_mode+0x20>
    return 0;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	e0fb      	b.n	8008eb4 <tu_fifo_write_n_access_mode+0x218>
  }

  ff_lock(f->mutex_wr);

  uint16_t wr_idx = f->wr_idx;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	891b      	ldrh	r3, [r3, #8]
 8008cc0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  uint16_t rd_idx = f->rd_idx;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	895b      	ldrh	r3, [r3, #10]
 8008cc8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  const uint8_t *buf8 = (const uint8_t *)data;
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	64bb      	str	r3, [r7, #72]	@ 0x48

  TU_LOG(TU_FIFO_DBG, "rd = %3u, wr = %3u, count = %3u, remain = %3u, n = %3u:  ", rd_idx, wr_idx,
         tu_ff_overflow_count(f->depth, wr_idx, rd_idx), tu_ff_remaining_local(f->depth, wr_idx, rd_idx), n);

  if (!f->overwritable) {
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	79db      	ldrb	r3, [r3, #7]
 8008cd4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8008cd8:	b2db      	uxtb	r3, r3
 8008cda:	f083 0301 	eor.w	r3, r3, #1
 8008cde:	b2db      	uxtb	r3, r3
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d03a      	beq.n	8008d5a <tu_fifo_write_n_access_mode+0xbe>
    // limit up to full
    const uint16_t remain = tu_ff_remaining_local(f->depth, wr_idx, rd_idx);
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	889b      	ldrh	r3, [r3, #4]
 8008ce8:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8008cea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008cee:	873b      	strh	r3, [r7, #56]	@ 0x38
 8008cf0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008cf4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8008cf6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008cf8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8008cfa:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8008cfc:	867b      	strh	r3, [r7, #50]	@ 0x32
 8008cfe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008d00:	863b      	strh	r3, [r7, #48]	@ 0x30
  if (wr_idx >= rd_idx) {
 8008d02:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8008d04:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d304      	bcc.n	8008d14 <tu_fifo_write_n_access_mode+0x78>
    return (uint16_t)(wr_idx - rd_idx);
 8008d0a:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8008d0c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008d0e:	1ad3      	subs	r3, r2, r3
 8008d10:	b29b      	uxth	r3, r3
 8008d12:	e008      	b.n	8008d26 <tu_fifo_write_n_access_mode+0x8a>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8008d14:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8008d16:	005b      	lsls	r3, r3, #1
 8008d18:	b29a      	uxth	r2, r3
 8008d1a:	8e79      	ldrh	r1, [r7, #50]	@ 0x32
 8008d1c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8008d1e:	1acb      	subs	r3, r1, r3
 8008d20:	b29b      	uxth	r3, r3
 8008d22:	4413      	add	r3, r2
 8008d24:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 8008d26:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 8008d28:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8008d2a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008d2c:	429a      	cmp	r2, r3
 8008d2e:	d904      	bls.n	8008d3a <tu_fifo_write_n_access_mode+0x9e>
 8008d30:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8008d32:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8008d34:	1ad3      	subs	r3, r2, r3
 8008d36:	b29b      	uxth	r3, r3
 8008d38:	e000      	b.n	8008d3c <tu_fifo_write_n_access_mode+0xa0>
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8008d40:	88fb      	ldrh	r3, [r7, #6]
 8008d42:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8008d44:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008d48:	87bb      	strh	r3, [r7, #60]	@ 0x3c
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8008d4a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8008d4c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	bf28      	it	cs
 8008d52:	4613      	movcs	r3, r2
 8008d54:	b29b      	uxth	r3, r3
    n                     = tu_min16(n, remain);
 8008d56:	80fb      	strh	r3, [r7, #6]
 8008d58:	e06b      	b.n	8008e32 <tu_fifo_write_n_access_mode+0x196>
  } else {
    // In over-writable mode, fifo_write() is allowed even when fifo is full. In such case,
    // oldest data in fifo i.e. at read pointer data will be overwritten
    // Note: we can modify read buffer contents however we must not modify the read index itself within a write
    // function! Since it would end up in a race condition with read functions!
    if (n >= f->depth) {
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	889b      	ldrh	r3, [r3, #4]
 8008d5e:	88fa      	ldrh	r2, [r7, #6]
 8008d60:	429a      	cmp	r2, r3
 8008d62:	d319      	bcc.n	8008d98 <tu_fifo_write_n_access_mode+0xfc>
      // Only copy last part
      if (access_mode == TU_FIFO_INC_ADDR_RW8) {
 8008d64:	797b      	ldrb	r3, [r7, #5]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d10e      	bne.n	8008d88 <tu_fifo_write_n_access_mode+0xec>
        buf8 += (n - f->depth) * f->item_size;
 8008d6a:	88fb      	ldrh	r3, [r7, #6]
 8008d6c:	68fa      	ldr	r2, [r7, #12]
 8008d6e:	8892      	ldrh	r2, [r2, #4]
 8008d70:	1a9b      	subs	r3, r3, r2
 8008d72:	68fa      	ldr	r2, [r7, #12]
 8008d74:	88d2      	ldrh	r2, [r2, #6]
 8008d76:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008d7a:	b292      	uxth	r2, r2
 8008d7c:	fb02 f303 	mul.w	r3, r2, r3
 8008d80:	461a      	mov	r2, r3
 8008d82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d84:	4413      	add	r3, r2
 8008d86:	64bb      	str	r3, [r7, #72]	@ 0x48
      } else {
        // TODO should read from hw fifo to discard data, however reading an odd number could
        // accidentally discard data.
      }

      n = f->depth;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	889b      	ldrh	r3, [r3, #4]
 8008d8c:	80fb      	strh	r3, [r7, #6]

      // We start writing at the read pointer's position since we fill the whole buffer
      wr_idx = rd_idx;
 8008d8e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008d92:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008d96:	e04c      	b.n	8008e32 <tu_fifo_write_n_access_mode+0x196>
    } else {
      const uint16_t overflowable_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	889b      	ldrh	r3, [r3, #4]
 8008d9c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8008d9e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008da2:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8008da4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008da8:	853b      	strh	r3, [r7, #40]	@ 0x28
  if (wr_idx >= rd_idx) {
 8008daa:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8008dac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008dae:	429a      	cmp	r2, r3
 8008db0:	d304      	bcc.n	8008dbc <tu_fifo_write_n_access_mode+0x120>
    return (uint16_t)(wr_idx - rd_idx);
 8008db2:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8008db4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008db6:	1ad3      	subs	r3, r2, r3
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	e008      	b.n	8008dce <tu_fifo_write_n_access_mode+0x132>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8008dbc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8008dbe:	005b      	lsls	r3, r3, #1
 8008dc0:	b29a      	uxth	r2, r3
 8008dc2:	8d79      	ldrh	r1, [r7, #42]	@ 0x2a
 8008dc4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8008dc6:	1acb      	subs	r3, r1, r3
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	4413      	add	r3, r2
 8008dcc:	b29b      	uxth	r3, r3
 8008dce:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (overflowable_count + n >= 2 * f->depth) {
 8008dd2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8008dd6:	88fb      	ldrh	r3, [r7, #6]
 8008dd8:	441a      	add	r2, r3
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	889b      	ldrh	r3, [r3, #4]
 8008dde:	005b      	lsls	r3, r3, #1
 8008de0:	429a      	cmp	r2, r3
 8008de2:	db26      	blt.n	8008e32 <tu_fifo_write_n_access_mode+0x196>
        // Double overflowed
        // Index is bigger than the allowed range [0,2*depth)
        // re-position write index to have a full fifo after pushed
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	8899      	ldrh	r1, [r3, #4]
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	889a      	ldrh	r2, [r3, #4]
 8008dec:	88fb      	ldrh	r3, [r7, #6]
 8008dee:	1ad3      	subs	r3, r2, r3
 8008df0:	b29a      	uxth	r2, r3
 8008df2:	460b      	mov	r3, r1
 8008df4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8008df6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8008dfa:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8008dfc:	4613      	mov	r3, r2
 8008dfe:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t new_idx = (uint16_t)(idx + offset);
 8008e00:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008e02:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008e04:	4413      	add	r3, r2
 8008e06:	843b      	strh	r3, [r7, #32]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8008e08:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008e0a:	8c3b      	ldrh	r3, [r7, #32]
 8008e0c:	429a      	cmp	r2, r3
 8008e0e:	d804      	bhi.n	8008e1a <tu_fifo_write_n_access_mode+0x17e>
 8008e10:	8c3a      	ldrh	r2, [r7, #32]
 8008e12:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008e14:	005b      	lsls	r3, r3, #1
 8008e16:	429a      	cmp	r2, r3
 8008e18:	db08      	blt.n	8008e2c <tu_fifo_write_n_access_mode+0x190>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8008e1a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008e1c:	005b      	lsls	r3, r3, #1
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	425b      	negs	r3, r3
 8008e22:	83fb      	strh	r3, [r7, #30]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8008e24:	8c3a      	ldrh	r2, [r7, #32]
 8008e26:	8bfb      	ldrh	r3, [r7, #30]
 8008e28:	4413      	add	r3, r2
 8008e2a:	843b      	strh	r3, [r7, #32]
  return new_idx;
 8008e2c:	8c3b      	ldrh	r3, [r7, #32]
        wr_idx = advance_index(f->depth, rd_idx, f->depth - n);
 8008e2e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
        // we will correct (re-position) read index later on in fifo_read() function
      }
    }
  }

  if (n) {
 8008e32:	88fb      	ldrh	r3, [r7, #6]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d03c      	beq.n	8008eb2 <tu_fifo_write_n_access_mode+0x216>
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	889b      	ldrh	r3, [r3, #4]
 8008e3c:	827b      	strh	r3, [r7, #18]
 8008e3e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008e42:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008e44:	e003      	b.n	8008e4e <tu_fifo_write_n_access_mode+0x1b2>
    idx -= depth;
 8008e46:	8a3a      	ldrh	r2, [r7, #16]
 8008e48:	8a7b      	ldrh	r3, [r7, #18]
 8008e4a:	1ad3      	subs	r3, r2, r3
 8008e4c:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008e4e:	8a7a      	ldrh	r2, [r7, #18]
 8008e50:	8a3b      	ldrh	r3, [r7, #16]
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d9f7      	bls.n	8008e46 <tu_fifo_write_n_access_mode+0x1aa>
  return idx;
 8008e56:	8a3b      	ldrh	r3, [r7, #16]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8008e58:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    TU_LOG(TU_FIFO_DBG, "actual_n = %u, wr_ptr = %u", n, wr_ptr);

    ff_push_n(f, buf8, n, wr_ptr, access_mode);
 8008e5c:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8008e60:	88fa      	ldrh	r2, [r7, #6]
 8008e62:	797b      	ldrb	r3, [r7, #5]
 8008e64:	9300      	str	r3, [sp, #0]
 8008e66:	460b      	mov	r3, r1
 8008e68:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008e6a:	68f8      	ldr	r0, [r7, #12]
 8008e6c:	f7ff fc5f 	bl	800872e <ff_push_n>
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	889b      	ldrh	r3, [r3, #4]
 8008e74:	83bb      	strh	r3, [r7, #28]
 8008e76:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008e7a:	837b      	strh	r3, [r7, #26]
 8008e7c:	88fb      	ldrh	r3, [r7, #6]
 8008e7e:	833b      	strh	r3, [r7, #24]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8008e80:	8b7a      	ldrh	r2, [r7, #26]
 8008e82:	8b3b      	ldrh	r3, [r7, #24]
 8008e84:	4413      	add	r3, r2
 8008e86:	82fb      	strh	r3, [r7, #22]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8008e88:	8b7a      	ldrh	r2, [r7, #26]
 8008e8a:	8afb      	ldrh	r3, [r7, #22]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d804      	bhi.n	8008e9a <tu_fifo_write_n_access_mode+0x1fe>
 8008e90:	8afa      	ldrh	r2, [r7, #22]
 8008e92:	8bbb      	ldrh	r3, [r7, #28]
 8008e94:	005b      	lsls	r3, r3, #1
 8008e96:	429a      	cmp	r2, r3
 8008e98:	db08      	blt.n	8008eac <tu_fifo_write_n_access_mode+0x210>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8008e9a:	8bbb      	ldrh	r3, [r7, #28]
 8008e9c:	005b      	lsls	r3, r3, #1
 8008e9e:	b29b      	uxth	r3, r3
 8008ea0:	425b      	negs	r3, r3
 8008ea2:	82bb      	strh	r3, [r7, #20]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8008ea4:	8afa      	ldrh	r2, [r7, #22]
 8008ea6:	8abb      	ldrh	r3, [r7, #20]
 8008ea8:	4413      	add	r3, r2
 8008eaa:	82fb      	strh	r3, [r7, #22]
  return new_idx;
 8008eac:	8afa      	ldrh	r2, [r7, #22]
    f->wr_idx = advance_index(f->depth, wr_idx, n);
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	811a      	strh	r2, [r3, #8]
    TU_LOG(TU_FIFO_DBG, "\tnew_wr = %u\r\n", f->wr_idx);
  }

  ff_unlock(f->mutex_wr);

  return n;
 8008eb2:	88fb      	ldrh	r3, [r7, #6]
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3750      	adds	r7, #80	@ 0x50
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bd80      	pop	{r7, pc}

08008ebc <ff_peek_local>:
// One API
//--------------------------------------------------------------------+

// peek() using local write/read index, correct read index if overflowed
// Be careful, caller must not lock mutex, since this Will also try to lock mutex
static bool ff_peek_local(tu_fifo_t *f, void *buf, uint16_t wr_idx, uint16_t rd_idx) {
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b08a      	sub	sp, #40	@ 0x28
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	60f8      	str	r0, [r7, #12]
 8008ec4:	60b9      	str	r1, [r7, #8]
 8008ec6:	4611      	mov	r1, r2
 8008ec8:	461a      	mov	r2, r3
 8008eca:	460b      	mov	r3, r1
 8008ecc:	80fb      	strh	r3, [r7, #6]
 8008ece:	4613      	mov	r3, r2
 8008ed0:	80bb      	strh	r3, [r7, #4]
  const uint16_t ovf_count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	889b      	ldrh	r3, [r3, #4]
 8008ed6:	847b      	strh	r3, [r7, #34]	@ 0x22
 8008ed8:	88fb      	ldrh	r3, [r7, #6]
 8008eda:	843b      	strh	r3, [r7, #32]
 8008edc:	88bb      	ldrh	r3, [r7, #4]
 8008ede:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 8008ee0:	8c3a      	ldrh	r2, [r7, #32]
 8008ee2:	8bfb      	ldrh	r3, [r7, #30]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d304      	bcc.n	8008ef2 <ff_peek_local+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8008ee8:	8c3a      	ldrh	r2, [r7, #32]
 8008eea:	8bfb      	ldrh	r3, [r7, #30]
 8008eec:	1ad3      	subs	r3, r2, r3
 8008eee:	b29b      	uxth	r3, r3
 8008ef0:	e008      	b.n	8008f04 <ff_peek_local+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8008ef2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8008ef4:	005b      	lsls	r3, r3, #1
 8008ef6:	b29a      	uxth	r2, r3
 8008ef8:	8c39      	ldrh	r1, [r7, #32]
 8008efa:	8bfb      	ldrh	r3, [r7, #30]
 8008efc:	1acb      	subs	r3, r1, r3
 8008efe:	b29b      	uxth	r3, r3
 8008f00:	4413      	add	r3, r2
 8008f02:	b29b      	uxth	r3, r3
 8008f04:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (ovf_count == 0) {
 8008f06:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d101      	bne.n	8008f10 <ff_peek_local+0x54>
    return false; // nothing to peek
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	e042      	b.n	8008f96 <ff_peek_local+0xda>
  }

  // Correct read index if overflow
  if (ovf_count > f->depth) {
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	889b      	ldrh	r3, [r3, #4]
 8008f14:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8008f16:	429a      	cmp	r2, r3
 8008f18:	d918      	bls.n	8008f4c <ff_peek_local+0x90>
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	61bb      	str	r3, [r7, #24]
 8008f1e:	88fb      	ldrh	r3, [r7, #6]
 8008f20:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 8008f22:	69bb      	ldr	r3, [r7, #24]
 8008f24:	889b      	ldrh	r3, [r3, #4]
 8008f26:	8afa      	ldrh	r2, [r7, #22]
 8008f28:	429a      	cmp	r2, r3
 8008f2a:	d305      	bcc.n	8008f38 <ff_peek_local+0x7c>
    rd_idx = wr_idx - f->depth;
 8008f2c:	69bb      	ldr	r3, [r7, #24]
 8008f2e:	889b      	ldrh	r3, [r3, #4]
 8008f30:	8afa      	ldrh	r2, [r7, #22]
 8008f32:	1ad3      	subs	r3, r2, r3
 8008f34:	82bb      	strh	r3, [r7, #20]
 8008f36:	e004      	b.n	8008f42 <ff_peek_local+0x86>
    rd_idx = wr_idx + f->depth;
 8008f38:	69bb      	ldr	r3, [r7, #24]
 8008f3a:	889a      	ldrh	r2, [r3, #4]
 8008f3c:	8afb      	ldrh	r3, [r7, #22]
 8008f3e:	4413      	add	r3, r2
 8008f40:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 8008f42:	69bb      	ldr	r3, [r7, #24]
 8008f44:	8aba      	ldrh	r2, [r7, #20]
 8008f46:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8008f48:	8abb      	ldrh	r3, [r7, #20]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 8008f4a:	80bb      	strh	r3, [r7, #4]
    ff_unlock(f->mutex_rd);
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	889b      	ldrh	r3, [r3, #4]
 8008f50:	827b      	strh	r3, [r7, #18]
 8008f52:	88bb      	ldrh	r3, [r7, #4]
 8008f54:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008f56:	e003      	b.n	8008f60 <ff_peek_local+0xa4>
    idx -= depth;
 8008f58:	8a3a      	ldrh	r2, [r7, #16]
 8008f5a:	8a7b      	ldrh	r3, [r7, #18]
 8008f5c:	1ad3      	subs	r3, r2, r3
 8008f5e:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8008f60:	8a7a      	ldrh	r2, [r7, #18]
 8008f62:	8a3b      	ldrh	r3, [r7, #16]
 8008f64:	429a      	cmp	r2, r3
 8008f66:	d9f7      	bls.n	8008f58 <ff_peek_local+0x9c>
  return idx;
 8008f68:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8008f6a:	84bb      	strh	r3, [r7, #36]	@ 0x24
  memcpy(buf, f->buffer + (rd_ptr * f->item_size), f->item_size);
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8008f72:	68f9      	ldr	r1, [r7, #12]
 8008f74:	88c9      	ldrh	r1, [r1, #6]
 8008f76:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8008f7a:	b289      	uxth	r1, r1
 8008f7c:	fb01 f202 	mul.w	r2, r1, r2
 8008f80:	1899      	adds	r1, r3, r2
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	88db      	ldrh	r3, [r3, #6]
 8008f86:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8008f8a:	b29b      	uxth	r3, r3
 8008f8c:	461a      	mov	r2, r3
 8008f8e:	68b8      	ldr	r0, [r7, #8]
 8008f90:	f005 fa76 	bl	800e480 <memcpy>

  return true;
 8008f94:	2301      	movs	r3, #1
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	3728      	adds	r7, #40	@ 0x28
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bd80      	pop	{r7, pc}

08008f9e <tu_fifo_read>:

// Read one element out of the buffer, correct read index if overflowed
bool tu_fifo_read(tu_fifo_t *f, void *buffer) {
 8008f9e:	b580      	push	{r7, lr}
 8008fa0:	b086      	sub	sp, #24
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
 8008fa6:	6039      	str	r1, [r7, #0]
  // Peek the data
  // f->rd_idx might get modified in case of an overflow so we can not use a local variable
  const bool ret = ff_peek_local(f, buffer, f->wr_idx, f->rd_idx);
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	891b      	ldrh	r3, [r3, #8]
 8008fac:	b29a      	uxth	r2, r3
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	895b      	ldrh	r3, [r3, #10]
 8008fb2:	b29b      	uxth	r3, r3
 8008fb4:	6839      	ldr	r1, [r7, #0]
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f7ff ff80 	bl	8008ebc <ff_peek_local>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	75fb      	strb	r3, [r7, #23]
  if (ret) {
 8008fc0:	7dfb      	ldrb	r3, [r7, #23]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d021      	beq.n	800900a <tu_fifo_read+0x6c>
    ff_lock(f->mutex_rd);
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	889a      	ldrh	r2, [r3, #4]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	895b      	ldrh	r3, [r3, #10]
 8008fce:	b29b      	uxth	r3, r3
 8008fd0:	82ba      	strh	r2, [r7, #20]
 8008fd2:	827b      	strh	r3, [r7, #18]
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8008fd8:	8a7a      	ldrh	r2, [r7, #18]
 8008fda:	8a3b      	ldrh	r3, [r7, #16]
 8008fdc:	4413      	add	r3, r2
 8008fde:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8008fe0:	8a7a      	ldrh	r2, [r7, #18]
 8008fe2:	89fb      	ldrh	r3, [r7, #14]
 8008fe4:	429a      	cmp	r2, r3
 8008fe6:	d804      	bhi.n	8008ff2 <tu_fifo_read+0x54>
 8008fe8:	89fa      	ldrh	r2, [r7, #14]
 8008fea:	8abb      	ldrh	r3, [r7, #20]
 8008fec:	005b      	lsls	r3, r3, #1
 8008fee:	429a      	cmp	r2, r3
 8008ff0:	db08      	blt.n	8009004 <tu_fifo_read+0x66>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8008ff2:	8abb      	ldrh	r3, [r7, #20]
 8008ff4:	005b      	lsls	r3, r3, #1
 8008ff6:	b29b      	uxth	r3, r3
 8008ff8:	425b      	negs	r3, r3
 8008ffa:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8008ffc:	89fa      	ldrh	r2, [r7, #14]
 8008ffe:	89bb      	ldrh	r3, [r7, #12]
 8009000:	4413      	add	r3, r2
 8009002:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8009004:	89fa      	ldrh	r2, [r7, #14]
    f->rd_idx = advance_index(f->depth, f->rd_idx, 1);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	815a      	strh	r2, [r3, #10]
    ff_unlock(f->mutex_rd);
  }

  return ret;
 800900a:	7dfb      	ldrb	r3, [r7, #23]
}
 800900c:	4618      	mov	r0, r3
 800900e:	3718      	adds	r7, #24
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}

08009014 <tu_fifo_write>:
bool tu_fifo_peek(tu_fifo_t *f, void *p_buffer) {
  return ff_peek_local(f, p_buffer, f->wr_idx, f->rd_idx);
}

// Write one element into the buffer
bool tu_fifo_write(tu_fifo_t *f, const void *data) {
 8009014:	b580      	push	{r7, lr}
 8009016:	b08a      	sub	sp, #40	@ 0x28
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
 800901c:	6039      	str	r1, [r7, #0]
  bool ret;
  ff_lock(f->mutex_wr);

  const uint16_t wr_idx = f->wr_idx;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	891b      	ldrh	r3, [r3, #8]
 8009022:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	61fb      	str	r3, [r7, #28]
}

// check if fifo is full
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8009028:	69fb      	ldr	r3, [r7, #28]
 800902a:	8899      	ldrh	r1, [r3, #4]
 800902c:	69fb      	ldr	r3, [r7, #28]
 800902e:	891b      	ldrh	r3, [r3, #8]
 8009030:	b29a      	uxth	r2, r3
 8009032:	69fb      	ldr	r3, [r7, #28]
 8009034:	895b      	ldrh	r3, [r3, #10]
 8009036:	b29b      	uxth	r3, r3
 8009038:	8379      	strh	r1, [r7, #26]
 800903a:	833a      	strh	r2, [r7, #24]
 800903c:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= rd_idx) {
 800903e:	8b3a      	ldrh	r2, [r7, #24]
 8009040:	8afb      	ldrh	r3, [r7, #22]
 8009042:	429a      	cmp	r2, r3
 8009044:	d304      	bcc.n	8009050 <tu_fifo_write+0x3c>
    return (uint16_t)(wr_idx - rd_idx);
 8009046:	8b3a      	ldrh	r2, [r7, #24]
 8009048:	8afb      	ldrh	r3, [r7, #22]
 800904a:	1ad3      	subs	r3, r2, r3
 800904c:	b29b      	uxth	r3, r3
 800904e:	e008      	b.n	8009062 <tu_fifo_write+0x4e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8009050:	8b7b      	ldrh	r3, [r7, #26]
 8009052:	005b      	lsls	r3, r3, #1
 8009054:	b29a      	uxth	r2, r3
 8009056:	8b39      	ldrh	r1, [r7, #24]
 8009058:	8afb      	ldrh	r3, [r7, #22]
 800905a:	1acb      	subs	r3, r1, r3
 800905c:	b29b      	uxth	r3, r3
 800905e:	4413      	add	r3, r2
 8009060:	b29b      	uxth	r3, r3
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
 8009062:	69fa      	ldr	r2, [r7, #28]
 8009064:	8892      	ldrh	r2, [r2, #4]
 8009066:	4293      	cmp	r3, r2
 8009068:	bf2c      	ite	cs
 800906a:	2301      	movcs	r3, #1
 800906c:	2300      	movcc	r3, #0
 800906e:	b2db      	uxtb	r3, r3

  if (tu_fifo_full(f) && !f->overwritable) {
 8009070:	2b00      	cmp	r3, #0
 8009072:	d00d      	beq.n	8009090 <tu_fifo_write+0x7c>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	79db      	ldrb	r3, [r3, #7]
 8009078:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800907c:	b2db      	uxtb	r3, r3
 800907e:	f083 0301 	eor.w	r3, r3, #1
 8009082:	b2db      	uxtb	r3, r3
 8009084:	2b00      	cmp	r3, #0
 8009086:	d003      	beq.n	8009090 <tu_fifo_write+0x7c>
    ret = false;
 8009088:	2300      	movs	r3, #0
 800908a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800908e:	e046      	b.n	800911e <tu_fifo_write+0x10a>
  } else {
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	889b      	ldrh	r3, [r3, #4]
 8009094:	817b      	strh	r3, [r7, #10]
 8009096:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009098:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 800909a:	e003      	b.n	80090a4 <tu_fifo_write+0x90>
    idx -= depth;
 800909c:	893a      	ldrh	r2, [r7, #8]
 800909e:	897b      	ldrh	r3, [r7, #10]
 80090a0:	1ad3      	subs	r3, r2, r3
 80090a2:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 80090a4:	897a      	ldrh	r2, [r7, #10]
 80090a6:	893b      	ldrh	r3, [r7, #8]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d9f7      	bls.n	800909c <tu_fifo_write+0x88>
  return idx;
 80090ac:	893b      	ldrh	r3, [r7, #8]
    const uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80090ae:	847b      	strh	r3, [r7, #34]	@ 0x22
    memcpy(f->buffer + (wr_ptr * f->item_size), data, f->item_size);
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80090b6:	6879      	ldr	r1, [r7, #4]
 80090b8:	88c9      	ldrh	r1, [r1, #6]
 80090ba:	f3c1 010e 	ubfx	r1, r1, #0, #15
 80090be:	b289      	uxth	r1, r1
 80090c0:	fb01 f202 	mul.w	r2, r1, r2
 80090c4:	1898      	adds	r0, r3, r2
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	88db      	ldrh	r3, [r3, #6]
 80090ca:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	461a      	mov	r2, r3
 80090d2:	6839      	ldr	r1, [r7, #0]
 80090d4:	f005 f9d4 	bl	800e480 <memcpy>
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	889b      	ldrh	r3, [r3, #4]
 80090dc:	82bb      	strh	r3, [r7, #20]
 80090de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80090e0:	827b      	strh	r3, [r7, #18]
 80090e2:	2301      	movs	r3, #1
 80090e4:	823b      	strh	r3, [r7, #16]
  uint16_t new_idx = (uint16_t)(idx + offset);
 80090e6:	8a7a      	ldrh	r2, [r7, #18]
 80090e8:	8a3b      	ldrh	r3, [r7, #16]
 80090ea:	4413      	add	r3, r2
 80090ec:	81fb      	strh	r3, [r7, #14]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 80090ee:	8a7a      	ldrh	r2, [r7, #18]
 80090f0:	89fb      	ldrh	r3, [r7, #14]
 80090f2:	429a      	cmp	r2, r3
 80090f4:	d804      	bhi.n	8009100 <tu_fifo_write+0xec>
 80090f6:	89fa      	ldrh	r2, [r7, #14]
 80090f8:	8abb      	ldrh	r3, [r7, #20]
 80090fa:	005b      	lsls	r3, r3, #1
 80090fc:	429a      	cmp	r2, r3
 80090fe:	db08      	blt.n	8009112 <tu_fifo_write+0xfe>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8009100:	8abb      	ldrh	r3, [r7, #20]
 8009102:	005b      	lsls	r3, r3, #1
 8009104:	b29b      	uxth	r3, r3
 8009106:	425b      	negs	r3, r3
 8009108:	81bb      	strh	r3, [r7, #12]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 800910a:	89fa      	ldrh	r2, [r7, #14]
 800910c:	89bb      	ldrh	r3, [r7, #12]
 800910e:	4413      	add	r3, r2
 8009110:	81fb      	strh	r3, [r7, #14]
  return new_idx;
 8009112:	89fa      	ldrh	r2, [r7, #14]
    f->wr_idx = advance_index(f->depth, wr_idx, 1);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	811a      	strh	r2, [r3, #8]
    ret       = true;
 8009118:	2301      	movs	r3, #1
 800911a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  ff_unlock(f->mutex_wr);

  return ret;
 800911e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8009122:	4618      	mov	r0, r3
 8009124:	3728      	adds	r7, #40	@ 0x28
 8009126:	46bd      	mov	sp, r7
 8009128:	bd80      	pop	{r7, pc}

0800912a <tu_fifo_get_read_info>:
                    Pointer to FIFO
   @param[out]      *info
                    Pointer to struct which holds the desired infos
 */
/******************************************************************************/
void tu_fifo_get_read_info(tu_fifo_t *f, tu_fifo_buffer_info_t *info) {
 800912a:	b480      	push	{r7}
 800912c:	b08b      	sub	sp, #44	@ 0x2c
 800912e:	af00      	add	r7, sp, #0
 8009130:	6078      	str	r0, [r7, #4]
 8009132:	6039      	str	r1, [r7, #0]
  // Operate on temporary values in case they change in between
  uint16_t wr_idx = f->wr_idx;
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	891b      	ldrh	r3, [r3, #8]
 8009138:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t rd_idx = f->rd_idx;
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	895b      	ldrh	r3, [r3, #10]
 800913e:	84fb      	strh	r3, [r7, #38]	@ 0x26

  uint16_t cnt = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	889b      	ldrh	r3, [r3, #4]
 8009144:	83bb      	strh	r3, [r7, #28]
 8009146:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009148:	837b      	strh	r3, [r7, #26]
 800914a:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800914c:	833b      	strh	r3, [r7, #24]
  if (wr_idx >= rd_idx) {
 800914e:	8b7a      	ldrh	r2, [r7, #26]
 8009150:	8b3b      	ldrh	r3, [r7, #24]
 8009152:	429a      	cmp	r2, r3
 8009154:	d304      	bcc.n	8009160 <tu_fifo_get_read_info+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8009156:	8b7a      	ldrh	r2, [r7, #26]
 8009158:	8b3b      	ldrh	r3, [r7, #24]
 800915a:	1ad3      	subs	r3, r2, r3
 800915c:	b29b      	uxth	r3, r3
 800915e:	e008      	b.n	8009172 <tu_fifo_get_read_info+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 8009160:	8bbb      	ldrh	r3, [r7, #28]
 8009162:	005b      	lsls	r3, r3, #1
 8009164:	b29a      	uxth	r2, r3
 8009166:	8b79      	ldrh	r1, [r7, #26]
 8009168:	8b3b      	ldrh	r3, [r7, #24]
 800916a:	1acb      	subs	r3, r1, r3
 800916c:	b29b      	uxth	r3, r3
 800916e:	4413      	add	r3, r2
 8009170:	b29b      	uxth	r3, r3
 8009172:	84bb      	strh	r3, [r7, #36]	@ 0x24

  // Check overflow and correct if required - may happen in case a DMA wrote too fast
  if (cnt > f->depth) {
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	889b      	ldrh	r3, [r3, #4]
 8009178:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800917a:	429a      	cmp	r2, r3
 800917c:	d91b      	bls.n	80091b6 <tu_fifo_get_read_info+0x8c>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	617b      	str	r3, [r7, #20]
 8009182:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8009184:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= f->depth) {
 8009186:	697b      	ldr	r3, [r7, #20]
 8009188:	889b      	ldrh	r3, [r3, #4]
 800918a:	8a7a      	ldrh	r2, [r7, #18]
 800918c:	429a      	cmp	r2, r3
 800918e:	d305      	bcc.n	800919c <tu_fifo_get_read_info+0x72>
    rd_idx = wr_idx - f->depth;
 8009190:	697b      	ldr	r3, [r7, #20]
 8009192:	889b      	ldrh	r3, [r3, #4]
 8009194:	8a7a      	ldrh	r2, [r7, #18]
 8009196:	1ad3      	subs	r3, r2, r3
 8009198:	823b      	strh	r3, [r7, #16]
 800919a:	e004      	b.n	80091a6 <tu_fifo_get_read_info+0x7c>
    rd_idx = wr_idx + f->depth;
 800919c:	697b      	ldr	r3, [r7, #20]
 800919e:	889a      	ldrh	r2, [r3, #4]
 80091a0:	8a7b      	ldrh	r3, [r7, #18]
 80091a2:	4413      	add	r3, r2
 80091a4:	823b      	strh	r3, [r7, #16]
  f->rd_idx = rd_idx;
 80091a6:	697b      	ldr	r3, [r7, #20]
 80091a8:	8a3a      	ldrh	r2, [r7, #16]
 80091aa:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 80091ac:	8a3b      	ldrh	r3, [r7, #16]
    ff_lock(f->mutex_rd);
    rd_idx = correct_read_index(f, wr_idx);
 80091ae:	84fb      	strh	r3, [r7, #38]	@ 0x26
    ff_unlock(f->mutex_rd);

    cnt = f->depth;
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	889b      	ldrh	r3, [r3, #4]
 80091b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  }

  // Check if fifo is empty
  if (cnt == 0) {
 80091b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d10c      	bne.n	80091d6 <tu_fifo_get_read_info+0xac>
    info->linear.len  = 0;
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	2200      	movs	r2, #0
 80091c0:	801a      	strh	r2, [r3, #0]
    info->wrapped.len = 0;
 80091c2:	683b      	ldr	r3, [r7, #0]
 80091c4:	2200      	movs	r2, #0
 80091c6:	811a      	strh	r2, [r3, #8]
    info->linear.ptr  = NULL;
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	2200      	movs	r2, #0
 80091cc:	605a      	str	r2, [r3, #4]
    info->wrapped.ptr = NULL;
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	2200      	movs	r2, #0
 80091d2:	60da      	str	r2, [r3, #12]
    return;
 80091d4:	e045      	b.n	8009262 <tu_fifo_get_read_info+0x138>
  }

  // Get relative pointers
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	889b      	ldrh	r3, [r3, #4]
 80091da:	817b      	strh	r3, [r7, #10]
 80091dc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80091de:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 80091e0:	e003      	b.n	80091ea <tu_fifo_get_read_info+0xc0>
    idx -= depth;
 80091e2:	893a      	ldrh	r2, [r7, #8]
 80091e4:	897b      	ldrh	r3, [r7, #10]
 80091e6:	1ad3      	subs	r3, r2, r3
 80091e8:	813b      	strh	r3, [r7, #8]
  while (idx >= depth) {
 80091ea:	897a      	ldrh	r2, [r7, #10]
 80091ec:	893b      	ldrh	r3, [r7, #8]
 80091ee:	429a      	cmp	r2, r3
 80091f0:	d9f7      	bls.n	80091e2 <tu_fifo_get_read_info+0xb8>
  return idx;
 80091f2:	893b      	ldrh	r3, [r7, #8]
  uint16_t wr_ptr = idx2ptr(f->depth, wr_idx);
 80091f4:	843b      	strh	r3, [r7, #32]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	889b      	ldrh	r3, [r3, #4]
 80091fa:	81fb      	strh	r3, [r7, #14]
 80091fc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80091fe:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 8009200:	e003      	b.n	800920a <tu_fifo_get_read_info+0xe0>
    idx -= depth;
 8009202:	89ba      	ldrh	r2, [r7, #12]
 8009204:	89fb      	ldrh	r3, [r7, #14]
 8009206:	1ad3      	subs	r3, r2, r3
 8009208:	81bb      	strh	r3, [r7, #12]
  while (idx >= depth) {
 800920a:	89fa      	ldrh	r2, [r7, #14]
 800920c:	89bb      	ldrh	r3, [r7, #12]
 800920e:	429a      	cmp	r2, r3
 8009210:	d9f7      	bls.n	8009202 <tu_fifo_get_read_info+0xd8>
  return idx;
 8009212:	89bb      	ldrh	r3, [r7, #12]
  uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8009214:	83fb      	strh	r3, [r7, #30]

  // Copy pointer to buffer to start reading from
  info->linear.ptr = &f->buffer[rd_ptr];
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681a      	ldr	r2, [r3, #0]
 800921a:	8bfb      	ldrh	r3, [r7, #30]
 800921c:	441a      	add	r2, r3
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	605a      	str	r2, [r3, #4]

  // Check if there is a wrap around necessary
  if (wr_ptr > rd_ptr) {
 8009222:	8c3a      	ldrh	r2, [r7, #32]
 8009224:	8bfb      	ldrh	r3, [r7, #30]
 8009226:	429a      	cmp	r2, r3
 8009228:	d909      	bls.n	800923e <tu_fifo_get_read_info+0x114>
    // Non wrapping case
    info->linear.len = cnt;
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800922e:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = 0;
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	2200      	movs	r2, #0
 8009234:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = NULL;
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	2200      	movs	r2, #0
 800923a:	60da      	str	r2, [r3, #12]
 800923c:	e011      	b.n	8009262 <tu_fifo_get_read_info+0x138>
  } else {
    info->linear.len = f->depth - rd_ptr; // Also the case if FIFO was full
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	889a      	ldrh	r2, [r3, #4]
 8009242:	8bfb      	ldrh	r3, [r7, #30]
 8009244:	1ad3      	subs	r3, r2, r3
 8009246:	b29a      	uxth	r2, r3
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	801a      	strh	r2, [r3, #0]

    info->wrapped.len = cnt - info->linear.len;
 800924c:	683b      	ldr	r3, [r7, #0]
 800924e:	881b      	ldrh	r3, [r3, #0]
 8009250:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009252:	1ad3      	subs	r3, r2, r3
 8009254:	b29a      	uxth	r2, r3
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	811a      	strh	r2, [r3, #8]
    info->wrapped.ptr = f->buffer;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681a      	ldr	r2, [r3, #0]
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	60da      	str	r2, [r3, #12]
  }
}
 8009262:	372c      	adds	r7, #44	@ 0x2c
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr

0800926c <tud_event_hook_cb>:
#endif

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK void tud_event_hook_cb(uint8_t rhport, uint32_t eventid, bool in_isr) {
 800926c:	b480      	push	{r7}
 800926e:	b083      	sub	sp, #12
 8009270:	af00      	add	r7, sp, #0
 8009272:	4603      	mov	r3, r0
 8009274:	6039      	str	r1, [r7, #0]
 8009276:	71fb      	strb	r3, [r7, #7]
 8009278:	4613      	mov	r3, r2
 800927a:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) eventid; (void) in_isr;
}
 800927c:	bf00      	nop
 800927e:	370c      	adds	r7, #12
 8009280:	46bd      	mov	sp, r7
 8009282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009286:	4770      	bx	lr

08009288 <tud_sof_cb>:

TU_ATTR_WEAK void tud_sof_cb(uint32_t frame_count) {
 8009288:	b480      	push	{r7}
 800928a:	b083      	sub	sp, #12
 800928c:	af00      	add	r7, sp, #0
 800928e:	6078      	str	r0, [r7, #4]
  (void) frame_count;
}
 8009290:	bf00      	nop
 8009292:	370c      	adds	r7, #12
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <tud_descriptor_bos_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_bos_cb(void) {
 800929c:	b480      	push	{r7}
 800929e:	af00      	add	r7, sp, #0
  return NULL;
 80092a0:	2300      	movs	r3, #0
}
 80092a2:	4618      	mov	r0, r3
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr

080092ac <tud_descriptor_device_qualifier_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_device_qualifier_cb(void) {
 80092ac:	b480      	push	{r7}
 80092ae:	af00      	add	r7, sp, #0
  return NULL;
 80092b0:	2300      	movs	r3, #0
}
 80092b2:	4618      	mov	r0, r3
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr

080092bc <tud_descriptor_other_speed_configuration_cb>:

TU_ATTR_WEAK uint8_t const* tud_descriptor_other_speed_configuration_cb(uint8_t index) {
 80092bc:	b480      	push	{r7}
 80092be:	b083      	sub	sp, #12
 80092c0:	af00      	add	r7, sp, #0
 80092c2:	4603      	mov	r3, r0
 80092c4:	71fb      	strb	r3, [r7, #7]
  (void) index;
  return NULL;
 80092c6:	2300      	movs	r3, #0
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	370c      	adds	r7, #12
 80092cc:	46bd      	mov	sp, r7
 80092ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d2:	4770      	bx	lr

080092d4 <tud_mount_cb>:

TU_ATTR_WEAK void tud_mount_cb(void) {
 80092d4:	b480      	push	{r7}
 80092d6:	af00      	add	r7, sp, #0
}
 80092d8:	bf00      	nop
 80092da:	46bd      	mov	sp, r7
 80092dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e0:	4770      	bx	lr

080092e2 <tud_umount_cb>:

TU_ATTR_WEAK void tud_umount_cb(void) {
 80092e2:	b480      	push	{r7}
 80092e4:	af00      	add	r7, sp, #0
}
 80092e6:	bf00      	nop
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr

080092f0 <tud_suspend_cb>:

TU_ATTR_WEAK void tud_suspend_cb(bool remote_wakeup_en) {
 80092f0:	b480      	push	{r7}
 80092f2:	b083      	sub	sp, #12
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	4603      	mov	r3, r0
 80092f8:	71fb      	strb	r3, [r7, #7]
  (void) remote_wakeup_en;
}
 80092fa:	bf00      	nop
 80092fc:	370c      	adds	r7, #12
 80092fe:	46bd      	mov	sp, r7
 8009300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009304:	4770      	bx	lr

08009306 <tud_resume_cb>:

TU_ATTR_WEAK void tud_resume_cb(void) {
 8009306:	b480      	push	{r7}
 8009308:	af00      	add	r7, sp, #0
}
 800930a:	bf00      	nop
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr

08009314 <tud_vendor_control_xfer_cb>:

TU_ATTR_WEAK bool tud_vendor_control_xfer_cb(uint8_t rhport, uint8_t stage, tusb_control_request_t const* request) {
 8009314:	b480      	push	{r7}
 8009316:	b083      	sub	sp, #12
 8009318:	af00      	add	r7, sp, #0
 800931a:	4603      	mov	r3, r0
 800931c:	603a      	str	r2, [r7, #0]
 800931e:	71fb      	strb	r3, [r7, #7]
 8009320:	460b      	mov	r3, r1
 8009322:	71bb      	strb	r3, [r7, #6]
  (void) rhport; (void) stage; (void) request;
  return false;
 8009324:	2300      	movs	r3, #0
}
 8009326:	4618      	mov	r0, r3
 8009328:	370c      	adds	r7, #12
 800932a:	46bd      	mov	sp, r7
 800932c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009330:	4770      	bx	lr

08009332 <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 8009332:	b480      	push	{r7}
 8009334:	b083      	sub	sp, #12
 8009336:	af00      	add	r7, sp, #0
 8009338:	6078      	str	r0, [r7, #4]
 800933a:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 800933c:	2301      	movs	r3, #1
}
 800933e:	4618      	mov	r0, r3
 8009340:	370c      	adds	r7, #12
 8009342:	46bd      	mov	sp, r7
 8009344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009348:	4770      	bx	lr

0800934a <usbd_app_driver_get_cb>:
bool usbd_control_xfer_cb (uint8_t rhport, uint8_t ep_addr, xfer_result_t event, uint32_t xferred_bytes);

//--------------------------------------------------------------------+
// Weak stubs: invoked if no strong implementation is available
//--------------------------------------------------------------------+
TU_ATTR_WEAK usbd_class_driver_t const* usbd_app_driver_get_cb(uint8_t* driver_count) {
 800934a:	b480      	push	{r7}
 800934c:	b083      	sub	sp, #12
 800934e:	af00      	add	r7, sp, #0
 8009350:	6078      	str	r0, [r7, #4]
  *driver_count = 0;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	2200      	movs	r2, #0
 8009356:	701a      	strb	r2, [r3, #0]
  return NULL;
 8009358:	2300      	movs	r3, #0
}
 800935a:	4618      	mov	r0, r3
 800935c:	370c      	adds	r7, #12
 800935e:	46bd      	mov	sp, r7
 8009360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009364:	4770      	bx	lr
	...

08009368 <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 8009368:	b480      	push	{r7}
 800936a:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 800936c:	4b06      	ldr	r3, [pc, #24]	@ (8009388 <tud_mounted+0x20>)
 800936e:	785b      	ldrb	r3, [r3, #1]
 8009370:	b2db      	uxtb	r3, r3
 8009372:	2b00      	cmp	r3, #0
 8009374:	bf14      	ite	ne
 8009376:	2301      	movne	r3, #1
 8009378:	2300      	moveq	r3, #0
 800937a:	b2db      	uxtb	r3, r3
}
 800937c:	4618      	mov	r0, r3
 800937e:	46bd      	mov	sp, r7
 8009380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009384:	4770      	bx	lr
 8009386:	bf00      	nop
 8009388:	20010f3c 	.word	0x20010f3c

0800938c <tud_suspended>:

bool tud_suspended(void) {
 800938c:	b480      	push	{r7}
 800938e:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 8009390:	4b07      	ldr	r3, [pc, #28]	@ (80093b0 <tud_suspended+0x24>)
 8009392:	781b      	ldrb	r3, [r3, #0]
 8009394:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009398:	b2db      	uxtb	r3, r3
 800939a:	2b00      	cmp	r3, #0
 800939c:	bf14      	ite	ne
 800939e:	2301      	movne	r3, #1
 80093a0:	2300      	moveq	r3, #0
 80093a2:	b2db      	uxtb	r3, r3
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	46bd      	mov	sp, r7
 80093a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ac:	4770      	bx	lr
 80093ae:	bf00      	nop
 80093b0:	20010f3c 	.word	0x20010f3c

080093b4 <tud_disconnect>:
  TU_VERIFY (_usbd_dev.suspended && _usbd_dev.remote_wakeup_support && _usbd_dev.remote_wakeup_en);
  dcd_remote_wakeup(_usbd_rhport);
  return true;
}

bool tud_disconnect(void) {
 80093b4:	b580      	push	{r7, lr}
 80093b6:	af00      	add	r7, sp, #0
  dcd_disconnect(_usbd_rhport);
 80093b8:	4b03      	ldr	r3, [pc, #12]	@ (80093c8 <tud_disconnect+0x14>)
 80093ba:	781b      	ldrb	r3, [r3, #0]
 80093bc:	4618      	mov	r0, r3
 80093be:	f002 fe47 	bl	800c050 <dcd_disconnect>
  return true;
 80093c2:	2301      	movs	r3, #1
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	bd80      	pop	{r7, pc}
 80093c8:	20000015 	.word	0x20000015

080093cc <tud_connect>:

bool tud_connect(void) {
 80093cc:	b580      	push	{r7, lr}
 80093ce:	af00      	add	r7, sp, #0
  dcd_connect(_usbd_rhport);
 80093d0:	4b03      	ldr	r3, [pc, #12]	@ (80093e0 <tud_connect+0x14>)
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	4618      	mov	r0, r3
 80093d6:	f002 fe19 	bl	800c00c <dcd_connect>
  return true;
 80093da:	2301      	movs	r3, #1
}
 80093dc:	4618      	mov	r0, r3
 80093de:	bd80      	pop	{r7, pc}
 80093e0:	20000015 	.word	0x20000015

080093e4 <tud_inited>:
}

//--------------------------------------------------------------------+
// USBD Task
//--------------------------------------------------------------------+
bool tud_inited(void) {
 80093e4:	b480      	push	{r7}
 80093e6:	af00      	add	r7, sp, #0
  return _usbd_rhport != RHPORT_INVALID;
 80093e8:	4b05      	ldr	r3, [pc, #20]	@ (8009400 <tud_inited+0x1c>)
 80093ea:	781b      	ldrb	r3, [r3, #0]
 80093ec:	2bff      	cmp	r3, #255	@ 0xff
 80093ee:	bf14      	ite	ne
 80093f0:	2301      	movne	r3, #1
 80093f2:	2300      	moveq	r3, #0
 80093f4:	b2db      	uxtb	r3, r3
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	46bd      	mov	sp, r7
 80093fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fe:	4770      	bx	lr
 8009400:	20000015 	.word	0x20000015

08009404 <tud_rhport_init>:

bool tud_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 8009404:	b580      	push	{r7, lr}
 8009406:	b08e      	sub	sp, #56	@ 0x38
 8009408:	af00      	add	r7, sp, #0
 800940a:	4603      	mov	r3, r0
 800940c:	6039      	str	r1, [r7, #0]
 800940e:	71fb      	strb	r3, [r7, #7]
  if (tud_inited()) {
 8009410:	f7ff ffe8 	bl	80093e4 <tud_inited>
 8009414:	4603      	mov	r3, r0
 8009416:	2b00      	cmp	r3, #0
 8009418:	d001      	beq.n	800941e <tud_rhport_init+0x1a>
    return true; // skip if already initialized
 800941a:	2301      	movs	r3, #1
 800941c:	e0b0      	b.n	8009580 <tud_rhport_init+0x17c>
  }
  TU_ASSERT(rh_init);
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d10a      	bne.n	800943a <tud_rhport_init+0x36>
 8009424:	4b58      	ldr	r3, [pc, #352]	@ (8009588 <tud_rhport_init+0x184>)
 8009426:	61fb      	str	r3, [r7, #28]
 8009428:	69fb      	ldr	r3, [r7, #28]
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f003 0301 	and.w	r3, r3, #1
 8009430:	2b00      	cmp	r3, #0
 8009432:	d000      	beq.n	8009436 <tud_rhport_init+0x32>
 8009434:	be00      	bkpt	0x0000
 8009436:	2300      	movs	r3, #0
 8009438:	e0a2      	b.n	8009580 <tud_rhport_init+0x17c>
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(dcd_event_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_fifo_t));
  TU_LOG_INT(CFG_TUD_LOG_LEVEL, sizeof(tu_edpt_stream_t));
#endif

  tu_varclr(&_usbd_dev);
 800943a:	222c      	movs	r2, #44	@ 0x2c
 800943c:	2100      	movs	r1, #0
 800943e:	4853      	ldr	r0, [pc, #332]	@ (800958c <tud_rhport_init+0x188>)
 8009440:	f004 ffc2 	bl	800e3c8 <memset>
  _usbd_queued_setup = 0;
 8009444:	4b52      	ldr	r3, [pc, #328]	@ (8009590 <tud_rhport_init+0x18c>)
 8009446:	2200      	movs	r2, #0
 8009448:	701a      	strb	r2, [r3, #0]
 800944a:	4b52      	ldr	r3, [pc, #328]	@ (8009594 <tud_rhport_init+0x190>)
 800944c:	617b      	str	r3, [r7, #20]
#define OSAL_SPINLOCK_DEF(_name, _int_set) \
  osal_spinlock_t _name = { .interrupt_set = _int_set, .nested_count = 0 }

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_init(osal_spinlock_t *ctx) {
  (void) ctx;
}
 800944e:	bf00      	nop
 8009450:	4b51      	ldr	r3, [pc, #324]	@ (8009598 <tud_rhport_init+0x194>)
 8009452:	61bb      	str	r3, [r7, #24]
    .interrupt_set = _int_set,                            \
    .ff = TU_FIFO_INIT(_name##_buf, _depth, _type, false) \
  }

TU_ATTR_ALWAYS_INLINE static inline osal_queue_t osal_queue_create(osal_queue_def_t* qdef) {
  (void) tu_fifo_clear(&qdef->ff);
 8009454:	69bb      	ldr	r3, [r7, #24]
 8009456:	3304      	adds	r3, #4
 8009458:	4618      	mov	r0, r3
 800945a:	f7ff f8d2 	bl	8008602 <tu_fifo_clear>
  return (osal_queue_t) qdef;
 800945e:	69bb      	ldr	r3, [r7, #24]
  _usbd_mutex = osal_mutex_create(&_ubsd_mutexdef);
  TU_ASSERT(_usbd_mutex);
#endif

  // Init device queue & task
  _usbd_q = osal_queue_create(&_usbd_qdef);
 8009460:	4a4e      	ldr	r2, [pc, #312]	@ (800959c <tud_rhport_init+0x198>)
 8009462:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_usbd_q);
 8009464:	4b4d      	ldr	r3, [pc, #308]	@ (800959c <tud_rhport_init+0x198>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d10a      	bne.n	8009482 <tud_rhport_init+0x7e>
 800946c:	4b46      	ldr	r3, [pc, #280]	@ (8009588 <tud_rhport_init+0x184>)
 800946e:	623b      	str	r3, [r7, #32]
 8009470:	6a3b      	ldr	r3, [r7, #32]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	f003 0301 	and.w	r3, r3, #1
 8009478:	2b00      	cmp	r3, #0
 800947a:	d000      	beq.n	800947e <tud_rhport_init+0x7a>
 800947c:	be00      	bkpt	0x0000
 800947e:	2300      	movs	r3, #0
 8009480:	e07e      	b.n	8009580 <tud_rhport_init+0x17c>

  // Get application driver if available
  _app_driver = usbd_app_driver_get_cb(&_app_driver_count);
 8009482:	4847      	ldr	r0, [pc, #284]	@ (80095a0 <tud_rhport_init+0x19c>)
 8009484:	f7ff ff61 	bl	800934a <usbd_app_driver_get_cb>
 8009488:	4603      	mov	r3, r0
 800948a:	4a46      	ldr	r2, [pc, #280]	@ (80095a4 <tud_rhport_init+0x1a0>)
 800948c:	6013      	str	r3, [r2, #0]
  TU_ASSERT(_app_driver_count + BUILTIN_DRIVER_COUNT <= UINT8_MAX);
 800948e:	4b44      	ldr	r3, [pc, #272]	@ (80095a0 <tud_rhport_init+0x19c>)
 8009490:	781b      	ldrb	r3, [r3, #0]
 8009492:	2bfb      	cmp	r3, #251	@ 0xfb
 8009494:	d90a      	bls.n	80094ac <tud_rhport_init+0xa8>
 8009496:	4b3c      	ldr	r3, [pc, #240]	@ (8009588 <tud_rhport_init+0x184>)
 8009498:	627b      	str	r3, [r7, #36]	@ 0x24
 800949a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	f003 0301 	and.w	r3, r3, #1
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d000      	beq.n	80094a8 <tud_rhport_init+0xa4>
 80094a6:	be00      	bkpt	0x0000
 80094a8:	2300      	movs	r3, #0
 80094aa:	e069      	b.n	8009580 <tud_rhport_init+0x17c>

  // Init class drivers
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 80094ac:	2300      	movs	r3, #0
 80094ae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80094b2:	e03f      	b.n	8009534 <tud_rhport_init+0x130>
 80094b4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80094b8:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 80094ba:	2300      	movs	r3, #0
 80094bc:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 80094be:	4b38      	ldr	r3, [pc, #224]	@ (80095a0 <tud_rhport_init+0x19c>)
 80094c0:	781b      	ldrb	r3, [r3, #0]
 80094c2:	7cfa      	ldrb	r2, [r7, #19]
 80094c4:	429a      	cmp	r2, r3
 80094c6:	d209      	bcs.n	80094dc <tud_rhport_init+0xd8>
    driver = &_app_driver[drvid];
 80094c8:	4b36      	ldr	r3, [pc, #216]	@ (80095a4 <tud_rhport_init+0x1a0>)
 80094ca:	6819      	ldr	r1, [r3, #0]
 80094cc:	7cfa      	ldrb	r2, [r7, #19]
 80094ce:	4613      	mov	r3, r2
 80094d0:	00db      	lsls	r3, r3, #3
 80094d2:	4413      	add	r3, r2
 80094d4:	009b      	lsls	r3, r3, #2
 80094d6:	440b      	add	r3, r1
 80094d8:	60fb      	str	r3, [r7, #12]
 80094da:	e00f      	b.n	80094fc <tud_rhport_init+0xf8>
    drvid -= _app_driver_count;
 80094dc:	4b30      	ldr	r3, [pc, #192]	@ (80095a0 <tud_rhport_init+0x19c>)
 80094de:	781b      	ldrb	r3, [r3, #0]
 80094e0:	7cfa      	ldrb	r2, [r7, #19]
 80094e2:	1ad3      	subs	r3, r2, r3
 80094e4:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80094e6:	7cfb      	ldrb	r3, [r7, #19]
 80094e8:	2b03      	cmp	r3, #3
 80094ea:	d807      	bhi.n	80094fc <tud_rhport_init+0xf8>
      driver = &_usbd_driver[drvid];
 80094ec:	7cfa      	ldrb	r2, [r7, #19]
 80094ee:	4613      	mov	r3, r2
 80094f0:	00db      	lsls	r3, r3, #3
 80094f2:	4413      	add	r3, r2
 80094f4:	009b      	lsls	r3, r3, #2
 80094f6:	4a2c      	ldr	r2, [pc, #176]	@ (80095a8 <tud_rhport_init+0x1a4>)
 80094f8:	4413      	add	r3, r2
 80094fa:	60fb      	str	r3, [r7, #12]
  return driver;
 80094fc:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 80094fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TU_ASSERT(driver && driver->init);
 8009500:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009502:	2b00      	cmp	r3, #0
 8009504:	d003      	beq.n	800950e <tud_rhport_init+0x10a>
 8009506:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009508:	685b      	ldr	r3, [r3, #4]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d10a      	bne.n	8009524 <tud_rhport_init+0x120>
 800950e:	4b1e      	ldr	r3, [pc, #120]	@ (8009588 <tud_rhport_init+0x184>)
 8009510:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f003 0301 	and.w	r3, r3, #1
 800951a:	2b00      	cmp	r3, #0
 800951c:	d000      	beq.n	8009520 <tud_rhport_init+0x11c>
 800951e:	be00      	bkpt	0x0000
 8009520:	2300      	movs	r3, #0
 8009522:	e02d      	b.n	8009580 <tud_rhport_init+0x17c>
    TU_LOG_USBD("%s init\r\n", driver->name);
    driver->init();
 8009524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009526:	685b      	ldr	r3, [r3, #4]
 8009528:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800952a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800952e:	3301      	adds	r3, #1
 8009530:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8009534:	4b1a      	ldr	r3, [pc, #104]	@ (80095a0 <tud_rhport_init+0x19c>)
 8009536:	781b      	ldrb	r3, [r3, #0]
 8009538:	3304      	adds	r3, #4
 800953a:	b2db      	uxtb	r3, r3
 800953c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8009540:	429a      	cmp	r2, r3
 8009542:	d3b7      	bcc.n	80094b4 <tud_rhport_init+0xb0>
  }

  _usbd_rhport = rhport;
 8009544:	4a19      	ldr	r2, [pc, #100]	@ (80095ac <tud_rhport_init+0x1a8>)
 8009546:	79fb      	ldrb	r3, [r7, #7]
 8009548:	7013      	strb	r3, [r2, #0]

  // Init device controller driver
  TU_ASSERT(dcd_init(rhport, rh_init));
 800954a:	79fb      	ldrb	r3, [r7, #7]
 800954c:	6839      	ldr	r1, [r7, #0]
 800954e:	4618      	mov	r0, r3
 8009550:	f002 fc34 	bl	800bdbc <dcd_init>
 8009554:	4603      	mov	r3, r0
 8009556:	f083 0301 	eor.w	r3, r3, #1
 800955a:	b2db      	uxtb	r3, r3
 800955c:	2b00      	cmp	r3, #0
 800955e:	d00a      	beq.n	8009576 <tud_rhport_init+0x172>
 8009560:	4b09      	ldr	r3, [pc, #36]	@ (8009588 <tud_rhport_init+0x184>)
 8009562:	633b      	str	r3, [r7, #48]	@ 0x30
 8009564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f003 0301 	and.w	r3, r3, #1
 800956c:	2b00      	cmp	r3, #0
 800956e:	d000      	beq.n	8009572 <tud_rhport_init+0x16e>
 8009570:	be00      	bkpt	0x0000
 8009572:	2300      	movs	r3, #0
 8009574:	e004      	b.n	8009580 <tud_rhport_init+0x17c>
  dcd_int_enable(rhport);
 8009576:	79fb      	ldrb	r3, [r7, #7]
 8009578:	4618      	mov	r0, r3
 800957a:	f002 fcbd 	bl	800bef8 <dcd_int_enable>

  return true;
 800957e:	2301      	movs	r3, #1
}
 8009580:	4618      	mov	r0, r3
 8009582:	3738      	adds	r7, #56	@ 0x38
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}
 8009588:	e000edf0 	.word	0xe000edf0
 800958c:	20010f3c 	.word	0x20010f3c
 8009590:	20010f68 	.word	0x20010f68
 8009594:	20000018 	.word	0x20000018
 8009598:	20000020 	.word	0x20000020
 800959c:	20011034 	.word	0x20011034
 80095a0:	20010f70 	.word	0x20010f70
 80095a4:	20010f6c 	.word	0x20010f6c
 80095a8:	0800f004 	.word	0x0800f004
 80095ac:	20000015 	.word	0x20000015

080095b0 <configuration_reset>:

  _usbd_rhport = RHPORT_INVALID;
  return true;
}

static void configuration_reset(uint8_t rhport) {
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b088      	sub	sp, #32
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	4603      	mov	r3, r0
 80095b8:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 80095ba:	2300      	movs	r3, #0
 80095bc:	77fb      	strb	r3, [r7, #31]
 80095be:	e039      	b.n	8009634 <configuration_reset+0x84>
 80095c0:	7ffb      	ldrb	r3, [r7, #31]
 80095c2:	74fb      	strb	r3, [r7, #19]
  usbd_class_driver_t const *driver = NULL;
 80095c4:	2300      	movs	r3, #0
 80095c6:	60fb      	str	r3, [r7, #12]
  if (drvid < _app_driver_count) {
 80095c8:	4b28      	ldr	r3, [pc, #160]	@ (800966c <configuration_reset+0xbc>)
 80095ca:	781b      	ldrb	r3, [r3, #0]
 80095cc:	7cfa      	ldrb	r2, [r7, #19]
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d209      	bcs.n	80095e6 <configuration_reset+0x36>
    driver = &_app_driver[drvid];
 80095d2:	4b27      	ldr	r3, [pc, #156]	@ (8009670 <configuration_reset+0xc0>)
 80095d4:	6819      	ldr	r1, [r3, #0]
 80095d6:	7cfa      	ldrb	r2, [r7, #19]
 80095d8:	4613      	mov	r3, r2
 80095da:	00db      	lsls	r3, r3, #3
 80095dc:	4413      	add	r3, r2
 80095de:	009b      	lsls	r3, r3, #2
 80095e0:	440b      	add	r3, r1
 80095e2:	60fb      	str	r3, [r7, #12]
 80095e4:	e00f      	b.n	8009606 <configuration_reset+0x56>
    drvid -= _app_driver_count;
 80095e6:	4b21      	ldr	r3, [pc, #132]	@ (800966c <configuration_reset+0xbc>)
 80095e8:	781b      	ldrb	r3, [r3, #0]
 80095ea:	7cfa      	ldrb	r2, [r7, #19]
 80095ec:	1ad3      	subs	r3, r2, r3
 80095ee:	74fb      	strb	r3, [r7, #19]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80095f0:	7cfb      	ldrb	r3, [r7, #19]
 80095f2:	2b03      	cmp	r3, #3
 80095f4:	d807      	bhi.n	8009606 <configuration_reset+0x56>
      driver = &_usbd_driver[drvid];
 80095f6:	7cfa      	ldrb	r2, [r7, #19]
 80095f8:	4613      	mov	r3, r2
 80095fa:	00db      	lsls	r3, r3, #3
 80095fc:	4413      	add	r3, r2
 80095fe:	009b      	lsls	r3, r3, #2
 8009600:	4a1c      	ldr	r2, [pc, #112]	@ (8009674 <configuration_reset+0xc4>)
 8009602:	4413      	add	r3, r2
 8009604:	60fb      	str	r3, [r7, #12]
  return driver;
 8009606:	68fb      	ldr	r3, [r7, #12]
    usbd_class_driver_t const* driver = get_driver(i);
 8009608:	61bb      	str	r3, [r7, #24]
    TU_ASSERT(driver,);
 800960a:	69bb      	ldr	r3, [r7, #24]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d109      	bne.n	8009624 <configuration_reset+0x74>
 8009610:	4b19      	ldr	r3, [pc, #100]	@ (8009678 <configuration_reset+0xc8>)
 8009612:	617b      	str	r3, [r7, #20]
 8009614:	697b      	ldr	r3, [r7, #20]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	f003 0301 	and.w	r3, r3, #1
 800961c:	2b00      	cmp	r3, #0
 800961e:	d020      	beq.n	8009662 <configuration_reset+0xb2>
 8009620:	be00      	bkpt	0x0000
 8009622:	e01e      	b.n	8009662 <configuration_reset+0xb2>
    driver->reset(rhport);
 8009624:	69bb      	ldr	r3, [r7, #24]
 8009626:	68db      	ldr	r3, [r3, #12]
 8009628:	79fa      	ldrb	r2, [r7, #7]
 800962a:	4610      	mov	r0, r2
 800962c:	4798      	blx	r3
  for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800962e:	7ffb      	ldrb	r3, [r7, #31]
 8009630:	3301      	adds	r3, #1
 8009632:	77fb      	strb	r3, [r7, #31]
 8009634:	4b0d      	ldr	r3, [pc, #52]	@ (800966c <configuration_reset+0xbc>)
 8009636:	781b      	ldrb	r3, [r3, #0]
 8009638:	3304      	adds	r3, #4
 800963a:	b2db      	uxtb	r3, r3
 800963c:	7ffa      	ldrb	r2, [r7, #31]
 800963e:	429a      	cmp	r2, r3
 8009640:	d3be      	bcc.n	80095c0 <configuration_reset+0x10>
  }

  tu_varclr(&_usbd_dev);
 8009642:	222c      	movs	r2, #44	@ 0x2c
 8009644:	2100      	movs	r1, #0
 8009646:	480d      	ldr	r0, [pc, #52]	@ (800967c <configuration_reset+0xcc>)
 8009648:	f004 febe 	bl	800e3c8 <memset>
  (void) memset(_usbd_dev.itf2drv, DRVID_INVALID, sizeof(_usbd_dev.itf2drv)); // invalid mapping
 800964c:	2210      	movs	r2, #16
 800964e:	21ff      	movs	r1, #255	@ 0xff
 8009650:	480b      	ldr	r0, [pc, #44]	@ (8009680 <configuration_reset+0xd0>)
 8009652:	f004 feb9 	bl	800e3c8 <memset>
  (void) memset(_usbd_dev.ep2drv, DRVID_INVALID, sizeof(_usbd_dev.ep2drv)); // invalid mapping
 8009656:	220c      	movs	r2, #12
 8009658:	21ff      	movs	r1, #255	@ 0xff
 800965a:	480a      	ldr	r0, [pc, #40]	@ (8009684 <configuration_reset+0xd4>)
 800965c:	f004 feb4 	bl	800e3c8 <memset>
 8009660:	e000      	b.n	8009664 <configuration_reset+0xb4>
    TU_ASSERT(driver,);
 8009662:	bf00      	nop
}
 8009664:	3720      	adds	r7, #32
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}
 800966a:	bf00      	nop
 800966c:	20010f70 	.word	0x20010f70
 8009670:	20010f6c 	.word	0x20010f6c
 8009674:	0800f004 	.word	0x0800f004
 8009678:	e000edf0 	.word	0xe000edf0
 800967c:	20010f3c 	.word	0x20010f3c
 8009680:	20010f40 	.word	0x20010f40
 8009684:	20010f50 	.word	0x20010f50

08009688 <usbd_reset>:

static void usbd_reset(uint8_t rhport) {
 8009688:	b580      	push	{r7, lr}
 800968a:	b082      	sub	sp, #8
 800968c:	af00      	add	r7, sp, #0
 800968e:	4603      	mov	r3, r0
 8009690:	71fb      	strb	r3, [r7, #7]
  configuration_reset(rhport);
 8009692:	79fb      	ldrb	r3, [r7, #7]
 8009694:	4618      	mov	r0, r3
 8009696:	f7ff ff8b 	bl	80095b0 <configuration_reset>
  usbd_control_reset();
 800969a:	f001 fdd7 	bl	800b24c <usbd_control_reset>
}
 800969e:	bf00      	nop
 80096a0:	3708      	adds	r7, #8
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
	...

080096a8 <tud_task_ext>:
        application_code();
        tud_task(); // tinyusb device task
      }
    }
 */
void tud_task_ext(uint32_t timeout_ms, bool in_isr) {
 80096a8:	b590      	push	{r4, r7, lr}
 80096aa:	b093      	sub	sp, #76	@ 0x4c
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	460b      	mov	r3, r1
 80096b2:	70fb      	strb	r3, [r7, #3]
  (void) in_isr; // not implemented yet

  // Skip if stack is not initialized
  if (!tud_inited()) {
 80096b4:	f7ff fe96 	bl	80093e4 <tud_inited>
 80096b8:	4603      	mov	r3, r0
 80096ba:	f083 0301 	eor.w	r3, r3, #1
 80096be:	b2db      	uxtb	r3, r3
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	f040 8191 	bne.w	80099e8 <tud_task_ext+0x340>
  }

  // Loop until there is no more events in the queue
  while (1) {
    dcd_event_t event;
    if (!osal_queue_receive(_usbd_q, &event, timeout_ms)) {
 80096c6:	4bb5      	ldr	r3, [pc, #724]	@ (800999c <tud_task_ext+0x2f4>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80096cc:	f107 030c 	add.w	r3, r7, #12
 80096d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	62bb      	str	r3, [r7, #40]	@ 0x28
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_receive(osal_queue_t qhdl, void* data, uint32_t msec) {
  (void) msec; // not used, always behave as msec = 0

  qhdl->interrupt_set(false);
 80096d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	2000      	movs	r0, #0
 80096dc:	4798      	blx	r3
  const bool success = tu_fifo_read(&qhdl->ff, data);
 80096de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096e0:	3304      	adds	r3, #4
 80096e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096e4:	4618      	mov	r0, r3
 80096e6:	f7ff fc5a 	bl	8008f9e <tu_fifo_read>
 80096ea:	4603      	mov	r3, r0
 80096ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  qhdl->interrupt_set(true);
 80096f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	2001      	movs	r0, #1
 80096f6:	4798      	blx	r3

  return success;
 80096f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80096fc:	f083 0301 	eor.w	r3, r3, #1
 8009700:	b2db      	uxtb	r3, r3
 8009702:	2b00      	cmp	r3, #0
 8009704:	f040 8172 	bne.w	80099ec <tud_task_ext+0x344>
#if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
    if (event.event_id == DCD_EVENT_SETUP_RECEIVED) TU_LOG_USBD("\r\n"); // extra line for setup
    TU_LOG_USBD("USBD %s ", event.event_id < DCD_EVENT_COUNT ? _usbd_event_str[event.event_id] : "CORRUPTED");
#endif

    switch (event.event_id) {
 8009708:	7b7b      	ldrb	r3, [r7, #13]
 800970a:	3b01      	subs	r3, #1
 800970c:	2b07      	cmp	r3, #7
 800970e:	f200 8153 	bhi.w	80099b8 <tud_task_ext+0x310>
 8009712:	a201      	add	r2, pc, #4	@ (adr r2, 8009718 <tud_task_ext+0x70>)
 8009714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009718:	08009739 	.word	0x08009739
 800971c:	08009749 	.word	0x08009749
 8009720:	0800996b 	.word	0x0800996b
 8009724:	0800991d 	.word	0x0800991d
 8009728:	08009947 	.word	0x08009947
 800972c:	08009757 	.word	0x08009757
 8009730:	08009807 	.word	0x08009807
 8009734:	0800995b 	.word	0x0800995b
      case DCD_EVENT_BUS_RESET:
        TU_LOG_USBD(": %s Speed\r\n", tu_str_speed[event.bus_reset.speed]);
        usbd_reset(event.rhport);
 8009738:	7b3b      	ldrb	r3, [r7, #12]
 800973a:	4618      	mov	r0, r3
 800973c:	f7ff ffa4 	bl	8009688 <usbd_reset>
        _usbd_dev.speed = event.bus_reset.speed;
 8009740:	7c3a      	ldrb	r2, [r7, #16]
 8009742:	4b97      	ldr	r3, [pc, #604]	@ (80099a0 <tud_task_ext+0x2f8>)
 8009744:	709a      	strb	r2, [r3, #2]
        break;
 8009746:	e14e      	b.n	80099e6 <tud_task_ext+0x33e>

      case DCD_EVENT_UNPLUGGED:
        TU_LOG_USBD("\r\n");
        usbd_reset(event.rhport);
 8009748:	7b3b      	ldrb	r3, [r7, #12]
 800974a:	4618      	mov	r0, r3
 800974c:	f7ff ff9c 	bl	8009688 <usbd_reset>
        tud_umount_cb();
 8009750:	f7ff fdc7 	bl	80092e2 <tud_umount_cb>
        break;
 8009754:	e147      	b.n	80099e6 <tud_task_ext+0x33e>

      case DCD_EVENT_SETUP_RECEIVED:
        TU_ASSERT(_usbd_queued_setup > 0,);
 8009756:	4b93      	ldr	r3, [pc, #588]	@ (80099a4 <tud_task_ext+0x2fc>)
 8009758:	781b      	ldrb	r3, [r3, #0]
 800975a:	b2db      	uxtb	r3, r3
 800975c:	2b00      	cmp	r3, #0
 800975e:	d10a      	bne.n	8009776 <tud_task_ext+0xce>
 8009760:	4b91      	ldr	r3, [pc, #580]	@ (80099a8 <tud_task_ext+0x300>)
 8009762:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f003 0301 	and.w	r3, r3, #1
 800976c:	2b00      	cmp	r3, #0
 800976e:	f000 813f 	beq.w	80099f0 <tud_task_ext+0x348>
 8009772:	be00      	bkpt	0x0000
 8009774:	e13c      	b.n	80099f0 <tud_task_ext+0x348>
        _usbd_queued_setup--;
 8009776:	4b8b      	ldr	r3, [pc, #556]	@ (80099a4 <tud_task_ext+0x2fc>)
 8009778:	781b      	ldrb	r3, [r3, #0]
 800977a:	b2db      	uxtb	r3, r3
 800977c:	3b01      	subs	r3, #1
 800977e:	b2da      	uxtb	r2, r3
 8009780:	4b88      	ldr	r3, [pc, #544]	@ (80099a4 <tud_task_ext+0x2fc>)
 8009782:	701a      	strb	r2, [r3, #0]
        TU_LOG_BUF(CFG_TUD_LOG_LEVEL, &event.setup_received, 8);
        if (_usbd_queued_setup != 0) {
 8009784:	4b87      	ldr	r3, [pc, #540]	@ (80099a4 <tud_task_ext+0x2fc>)
 8009786:	781b      	ldrb	r3, [r3, #0]
 8009788:	b2db      	uxtb	r3, r3
 800978a:	2b00      	cmp	r3, #0
 800978c:	f040 811e 	bne.w	80099cc <tud_task_ext+0x324>
          break;
        }

        // Mark as connected after receiving 1st setup packet.
        // But it is easier to set it every time instead of wasting time to check then set
        _usbd_dev.connected = 1;
 8009790:	4a83      	ldr	r2, [pc, #524]	@ (80099a0 <tud_task_ext+0x2f8>)
 8009792:	7813      	ldrb	r3, [r2, #0]
 8009794:	f043 0301 	orr.w	r3, r3, #1
 8009798:	7013      	strb	r3, [r2, #0]

        // mark both in & out control as free
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].busy = 0;
 800979a:	4a81      	ldr	r2, [pc, #516]	@ (80099a0 <tud_task_ext+0x2f8>)
 800979c:	f892 3020 	ldrb.w	r3, [r2, #32]
 80097a0:	f023 0301 	bic.w	r3, r3, #1
 80097a4:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_OUT].claimed = 0;
 80097a8:	4a7d      	ldr	r2, [pc, #500]	@ (80099a0 <tud_task_ext+0x2f8>)
 80097aa:	f892 3020 	ldrb.w	r3, [r2, #32]
 80097ae:	f023 0304 	bic.w	r3, r3, #4
 80097b2:	f882 3020 	strb.w	r3, [r2, #32]
        _usbd_dev.ep_status[0][TUSB_DIR_IN].busy = 0;
 80097b6:	4a7a      	ldr	r2, [pc, #488]	@ (80099a0 <tud_task_ext+0x2f8>)
 80097b8:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 80097bc:	f023 0301 	bic.w	r3, r3, #1
 80097c0:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
        _usbd_dev.ep_status[0][TUSB_DIR_IN].claimed = 0;
 80097c4:	4a76      	ldr	r2, [pc, #472]	@ (80099a0 <tud_task_ext+0x2f8>)
 80097c6:	f892 3021 	ldrb.w	r3, [r2, #33]	@ 0x21
 80097ca:	f023 0304 	bic.w	r3, r3, #4
 80097ce:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

        // Process control request
        if (!process_control_request(event.rhport, &event.setup_received)) {
 80097d2:	7b3a      	ldrb	r2, [r7, #12]
 80097d4:	f107 030c 	add.w	r3, r7, #12
 80097d8:	3304      	adds	r3, #4
 80097da:	4619      	mov	r1, r3
 80097dc:	4610      	mov	r0, r2
 80097de:	f000 f927 	bl	8009a30 <process_control_request>
 80097e2:	4603      	mov	r3, r0
 80097e4:	f083 0301 	eor.w	r3, r3, #1
 80097e8:	b2db      	uxtb	r3, r3
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	f000 80f0 	beq.w	80099d0 <tud_task_ext+0x328>
          TU_LOG_USBD("  Stall EP0\r\n");
          // Failed -> stall both control endpoint IN and OUT
          dcd_edpt_stall(event.rhport, 0);
 80097f0:	7b3b      	ldrb	r3, [r7, #12]
 80097f2:	2100      	movs	r1, #0
 80097f4:	4618      	mov	r0, r3
 80097f6:	f002 fe07 	bl	800c408 <dcd_edpt_stall>
          dcd_edpt_stall(event.rhport, 0 | TUSB_DIR_IN_MASK);
 80097fa:	7b3b      	ldrb	r3, [r7, #12]
 80097fc:	2180      	movs	r1, #128	@ 0x80
 80097fe:	4618      	mov	r0, r3
 8009800:	f002 fe02 	bl	800c408 <dcd_edpt_stall>
        }
        break;
 8009804:	e0e4      	b.n	80099d0 <tud_task_ext+0x328>

      case DCD_EVENT_XFER_COMPLETE: {
        // Invoke the class callback associated with the endpoint address
        uint8_t const ep_addr = event.xfer_complete.ep_addr;
 8009806:	7c3b      	ldrb	r3, [r7, #16]
 8009808:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800980c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009810:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009814:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009818:	f003 030f 	and.w	r3, r3, #15
 800981c:	b2db      	uxtb	r3, r3
        uint8_t const epnum = tu_edpt_number(ep_addr);
 800981e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8009822:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8009826:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800982a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800982e:	09db      	lsrs	r3, r3, #7
 8009830:	b2db      	uxtb	r3, r3
        uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 8009832:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45

        TU_LOG_USBD("on EP %02X with %u bytes\r\n", ep_addr, (unsigned int) event.xfer_complete.len);

        _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 8009836:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800983a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800983e:	4958      	ldr	r1, [pc, #352]	@ (80099a0 <tud_task_ext+0x2f8>)
 8009840:	0052      	lsls	r2, r2, #1
 8009842:	440a      	add	r2, r1
 8009844:	4413      	add	r3, r2
 8009846:	f103 0220 	add.w	r2, r3, #32
 800984a:	7813      	ldrb	r3, [r2, #0]
 800984c:	f023 0301 	bic.w	r3, r3, #1
 8009850:	7013      	strb	r3, [r2, #0]
        _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 8009852:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8009856:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800985a:	4951      	ldr	r1, [pc, #324]	@ (80099a0 <tud_task_ext+0x2f8>)
 800985c:	0052      	lsls	r2, r2, #1
 800985e:	440a      	add	r2, r1
 8009860:	4413      	add	r3, r2
 8009862:	f103 0220 	add.w	r2, r3, #32
 8009866:	7813      	ldrb	r3, [r2, #0]
 8009868:	f023 0304 	bic.w	r3, r3, #4
 800986c:	7013      	strb	r3, [r2, #0]

        if (0 == epnum) {
 800986e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8009872:	2b00      	cmp	r3, #0
 8009874:	d107      	bne.n	8009886 <tud_task_ext+0x1de>
          usbd_control_xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 8009876:	7b38      	ldrb	r0, [r7, #12]
 8009878:	7c7a      	ldrb	r2, [r7, #17]
 800987a:	697b      	ldr	r3, [r7, #20]
 800987c:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8009880:	f001 fd1a 	bl	800b2b8 <usbd_control_xfer_cb>
          TU_ASSERT(driver,);

          TU_LOG_USBD("  %s xfer callback\r\n", driver->name);
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
        }
        break;
 8009884:	e0af      	b.n	80099e6 <tud_task_ext+0x33e>
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 8009886:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800988a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800988e:	4944      	ldr	r1, [pc, #272]	@ (80099a0 <tud_task_ext+0x2f8>)
 8009890:	0052      	lsls	r2, r2, #1
 8009892:	440a      	add	r2, r1
 8009894:	4413      	add	r3, r2
 8009896:	3314      	adds	r3, #20
 8009898:	781b      	ldrb	r3, [r3, #0]
 800989a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  usbd_class_driver_t const *driver = NULL;
 800989e:	2300      	movs	r3, #0
 80098a0:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 80098a2:	4b42      	ldr	r3, [pc, #264]	@ (80099ac <tud_task_ext+0x304>)
 80098a4:	781b      	ldrb	r3, [r3, #0]
 80098a6:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d20a      	bcs.n	80098c4 <tud_task_ext+0x21c>
    driver = &_app_driver[drvid];
 80098ae:	4b40      	ldr	r3, [pc, #256]	@ (80099b0 <tud_task_ext+0x308>)
 80098b0:	6819      	ldr	r1, [r3, #0]
 80098b2:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80098b6:	4613      	mov	r3, r2
 80098b8:	00db      	lsls	r3, r3, #3
 80098ba:	4413      	add	r3, r2
 80098bc:	009b      	lsls	r3, r3, #2
 80098be:	440b      	add	r3, r1
 80098c0:	623b      	str	r3, [r7, #32]
 80098c2:	e013      	b.n	80098ec <tud_task_ext+0x244>
    drvid -= _app_driver_count;
 80098c4:	4b39      	ldr	r3, [pc, #228]	@ (80099ac <tud_task_ext+0x304>)
 80098c6:	781b      	ldrb	r3, [r3, #0]
 80098c8:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80098cc:	1ad3      	subs	r3, r2, r3
 80098ce:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    if (drvid < BUILTIN_DRIVER_COUNT) {
 80098d2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80098d6:	2b03      	cmp	r3, #3
 80098d8:	d808      	bhi.n	80098ec <tud_task_ext+0x244>
      driver = &_usbd_driver[drvid];
 80098da:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80098de:	4613      	mov	r3, r2
 80098e0:	00db      	lsls	r3, r3, #3
 80098e2:	4413      	add	r3, r2
 80098e4:	009b      	lsls	r3, r3, #2
 80098e6:	4a33      	ldr	r2, [pc, #204]	@ (80099b4 <tud_task_ext+0x30c>)
 80098e8:	4413      	add	r3, r2
 80098ea:	623b      	str	r3, [r7, #32]
  return driver;
 80098ec:	6a3b      	ldr	r3, [r7, #32]
          usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 80098ee:	643b      	str	r3, [r7, #64]	@ 0x40
          TU_ASSERT(driver,);
 80098f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d109      	bne.n	800990a <tud_task_ext+0x262>
 80098f6:	4b2c      	ldr	r3, [pc, #176]	@ (80099a8 <tud_task_ext+0x300>)
 80098f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f003 0301 	and.w	r3, r3, #1
 8009902:	2b00      	cmp	r3, #0
 8009904:	d076      	beq.n	80099f4 <tud_task_ext+0x34c>
 8009906:	be00      	bkpt	0x0000
 8009908:	e074      	b.n	80099f4 <tud_task_ext+0x34c>
          driver->xfer_cb(event.rhport, ep_addr, (xfer_result_t) event.xfer_complete.result, event.xfer_complete.len);
 800990a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800990c:	699c      	ldr	r4, [r3, #24]
 800990e:	7b38      	ldrb	r0, [r7, #12]
 8009910:	7c7a      	ldrb	r2, [r7, #17]
 8009912:	697b      	ldr	r3, [r7, #20]
 8009914:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 8009918:	47a0      	blx	r4
        break;
 800991a:	e064      	b.n	80099e6 <tud_task_ext+0x33e>

      case DCD_EVENT_SUSPEND:
        // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
        // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ), which result in a series of event
        // e.g suspend -> resume -> unplug/plug. Skip suspend/resume if not connected
        if (_usbd_dev.connected) {
 800991c:	4b20      	ldr	r3, [pc, #128]	@ (80099a0 <tud_task_ext+0x2f8>)
 800991e:	781b      	ldrb	r3, [r3, #0]
 8009920:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009924:	b2db      	uxtb	r3, r3
 8009926:	2b00      	cmp	r3, #0
 8009928:	d054      	beq.n	80099d4 <tud_task_ext+0x32c>
          TU_LOG_USBD(": Remote Wakeup = %u\r\n", _usbd_dev.remote_wakeup_en);
          tud_suspend_cb(_usbd_dev.remote_wakeup_en);
 800992a:	4b1d      	ldr	r3, [pc, #116]	@ (80099a0 <tud_task_ext+0x2f8>)
 800992c:	781b      	ldrb	r3, [r3, #0]
 800992e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8009932:	b2db      	uxtb	r3, r3
 8009934:	2b00      	cmp	r3, #0
 8009936:	bf14      	ite	ne
 8009938:	2301      	movne	r3, #1
 800993a:	2300      	moveq	r3, #0
 800993c:	b2db      	uxtb	r3, r3
 800993e:	4618      	mov	r0, r3
 8009940:	f7ff fcd6 	bl	80092f0 <tud_suspend_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8009944:	e046      	b.n	80099d4 <tud_task_ext+0x32c>

      case DCD_EVENT_RESUME:
        if (_usbd_dev.connected) {
 8009946:	4b16      	ldr	r3, [pc, #88]	@ (80099a0 <tud_task_ext+0x2f8>)
 8009948:	781b      	ldrb	r3, [r3, #0]
 800994a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800994e:	b2db      	uxtb	r3, r3
 8009950:	2b00      	cmp	r3, #0
 8009952:	d041      	beq.n	80099d8 <tud_task_ext+0x330>
          TU_LOG_USBD("\r\n");
          tud_resume_cb();
 8009954:	f7ff fcd7 	bl	8009306 <tud_resume_cb>
        } else {
          TU_LOG_USBD(" Skipped\r\n");
        }
        break;
 8009958:	e03e      	b.n	80099d8 <tud_task_ext+0x330>

      case USBD_EVENT_FUNC_CALL:
        TU_LOG_USBD("\r\n");
        if (event.func_call.func != NULL) {
 800995a:	693b      	ldr	r3, [r7, #16]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d03d      	beq.n	80099dc <tud_task_ext+0x334>
          event.func_call.func(event.func_call.param);
 8009960:	693b      	ldr	r3, [r7, #16]
 8009962:	697a      	ldr	r2, [r7, #20]
 8009964:	4610      	mov	r0, r2
 8009966:	4798      	blx	r3
        }
        break;
 8009968:	e038      	b.n	80099dc <tud_task_ext+0x334>

      case DCD_EVENT_SOF:
        if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800996a:	4b0d      	ldr	r3, [pc, #52]	@ (80099a0 <tud_task_ext+0x2f8>)
 800996c:	78db      	ldrb	r3, [r3, #3]
 800996e:	b2db      	uxtb	r3, r3
 8009970:	61fb      	str	r3, [r7, #28]
 8009972:	2300      	movs	r3, #0
 8009974:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8009976:	7efb      	ldrb	r3, [r7, #27]
 8009978:	69fa      	ldr	r2, [r7, #28]
 800997a:	fa22 f303 	lsr.w	r3, r2, r3
 800997e:	f003 0301 	and.w	r3, r3, #1
 8009982:	2b00      	cmp	r3, #0
 8009984:	bf14      	ite	ne
 8009986:	2301      	movne	r3, #1
 8009988:	2300      	moveq	r3, #0
 800998a:	b2db      	uxtb	r3, r3
 800998c:	2b00      	cmp	r3, #0
 800998e:	d027      	beq.n	80099e0 <tud_task_ext+0x338>
          TU_LOG_USBD("\r\n");
          tud_sof_cb(event.sof.frame_count);
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	4618      	mov	r0, r3
 8009994:	f7ff fc78 	bl	8009288 <tud_sof_cb>
        }
      break;
 8009998:	e022      	b.n	80099e0 <tud_task_ext+0x338>
 800999a:	bf00      	nop
 800999c:	20011034 	.word	0x20011034
 80099a0:	20010f3c 	.word	0x20010f3c
 80099a4:	20010f68 	.word	0x20010f68
 80099a8:	e000edf0 	.word	0xe000edf0
 80099ac:	20010f70 	.word	0x20010f70
 80099b0:	20010f6c 	.word	0x20010f6c
 80099b4:	0800f004 	.word	0x0800f004

      default:
        TU_BREAKPOINT();
 80099b8:	4b10      	ldr	r3, [pc, #64]	@ (80099fc <tud_task_ext+0x354>)
 80099ba:	637b      	str	r3, [r7, #52]	@ 0x34
 80099bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	f003 0301 	and.w	r3, r3, #1
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d00d      	beq.n	80099e4 <tud_task_ext+0x33c>
 80099c8:	be00      	bkpt	0x0000
        break;
 80099ca:	e00b      	b.n	80099e4 <tud_task_ext+0x33c>
          break;
 80099cc:	bf00      	nop
 80099ce:	e67a      	b.n	80096c6 <tud_task_ext+0x1e>
        break;
 80099d0:	bf00      	nop
 80099d2:	e678      	b.n	80096c6 <tud_task_ext+0x1e>
        break;
 80099d4:	bf00      	nop
 80099d6:	e676      	b.n	80096c6 <tud_task_ext+0x1e>
        break;
 80099d8:	bf00      	nop
 80099da:	e674      	b.n	80096c6 <tud_task_ext+0x1e>
        break;
 80099dc:	bf00      	nop
 80099de:	e672      	b.n	80096c6 <tud_task_ext+0x1e>
      break;
 80099e0:	bf00      	nop
 80099e2:	e670      	b.n	80096c6 <tud_task_ext+0x1e>
        break;
 80099e4:	bf00      	nop
  while (1) {
 80099e6:	e66e      	b.n	80096c6 <tud_task_ext+0x1e>
    return;
 80099e8:	bf00      	nop
 80099ea:	e004      	b.n	80099f6 <tud_task_ext+0x34e>
      return;
 80099ec:	bf00      	nop
 80099ee:	e002      	b.n	80099f6 <tud_task_ext+0x34e>
        TU_ASSERT(_usbd_queued_setup > 0,);
 80099f0:	bf00      	nop
 80099f2:	e000      	b.n	80099f6 <tud_task_ext+0x34e>
          TU_ASSERT(driver,);
 80099f4:	bf00      	nop
#if CFG_TUSB_OS != OPT_OS_NONE && CFG_TUSB_OS != OPT_OS_PICO
    // return if there is no more events, for application to run other background
    if (osal_queue_empty(_usbd_q)) { return; }
#endif
  }
}
 80099f6:	374c      	adds	r7, #76	@ 0x4c
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd90      	pop	{r4, r7, pc}
 80099fc:	e000edf0 	.word	0xe000edf0

08009a00 <invoke_class_control>:
//--------------------------------------------------------------------+
// Control Request Parser & Handling
//--------------------------------------------------------------------+

// Helper to invoke class driver control request handler
static bool invoke_class_control(uint8_t rhport, usbd_class_driver_t const * driver, tusb_control_request_t const * request) {
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b084      	sub	sp, #16
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	4603      	mov	r3, r0
 8009a08:	60b9      	str	r1, [r7, #8]
 8009a0a:	607a      	str	r2, [r7, #4]
 8009a0c:	73fb      	strb	r3, [r7, #15]
  usbd_control_set_complete_callback(driver->control_xfer_cb);
 8009a0e:	68bb      	ldr	r3, [r7, #8]
 8009a10:	695b      	ldr	r3, [r3, #20]
 8009a12:	4618      	mov	r0, r3
 8009a14:	f001 fc26 	bl	800b264 <usbd_control_set_complete_callback>
  TU_LOG_USBD("  %s control request\r\n", driver->name);
  return driver->control_xfer_cb(rhport, CONTROL_STAGE_SETUP, request);
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	695b      	ldr	r3, [r3, #20]
 8009a1c:	7bf8      	ldrb	r0, [r7, #15]
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	2101      	movs	r1, #1
 8009a22:	4798      	blx	r3
 8009a24:	4603      	mov	r3, r0
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3710      	adds	r7, #16
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}
	...

08009a30 <process_control_request>:

// This handles the actual request and its response.
// Returns false if unable to complete the request, causing caller to stall control endpoints.
static bool process_control_request(uint8_t rhport, tusb_control_request_t const * p_request) {
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b09a      	sub	sp, #104	@ 0x68
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	4603      	mov	r3, r0
 8009a38:	6039      	str	r1, [r7, #0]
 8009a3a:	71fb      	strb	r3, [r7, #7]
  usbd_control_set_complete_callback(NULL);
 8009a3c:	2000      	movs	r0, #0
 8009a3e:	f001 fc11 	bl	800b264 <usbd_control_set_complete_callback>
  TU_ASSERT(p_request->bmRequestType_bit.type < TUSB_REQ_TYPE_INVALID);
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	781b      	ldrb	r3, [r3, #0]
 8009a46:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009a4a:	b2db      	uxtb	r3, r3
 8009a4c:	2b60      	cmp	r3, #96	@ 0x60
 8009a4e:	d10a      	bne.n	8009a66 <process_control_request+0x36>
 8009a50:	4ba8      	ldr	r3, [pc, #672]	@ (8009cf4 <process_control_request+0x2c4>)
 8009a52:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	f003 0301 	and.w	r3, r3, #1
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d000      	beq.n	8009a62 <process_control_request+0x32>
 8009a60:	be00      	bkpt	0x0000
 8009a62:	2300      	movs	r3, #0
 8009a64:	e2cf      	b.n	800a006 <process_control_request+0x5d6>

  // Vendor request
  if ( p_request->bmRequestType_bit.type == TUSB_REQ_TYPE_VENDOR ) {
 8009a66:	683b      	ldr	r3, [r7, #0]
 8009a68:	781b      	ldrb	r3, [r3, #0]
 8009a6a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009a6e:	b2db      	uxtb	r3, r3
 8009a70:	2b40      	cmp	r3, #64	@ 0x40
 8009a72:	d10a      	bne.n	8009a8a <process_control_request+0x5a>
    usbd_control_set_complete_callback(tud_vendor_control_xfer_cb);
 8009a74:	48a0      	ldr	r0, [pc, #640]	@ (8009cf8 <process_control_request+0x2c8>)
 8009a76:	f001 fbf5 	bl	800b264 <usbd_control_set_complete_callback>
    return tud_vendor_control_xfer_cb(rhport, CONTROL_STAGE_SETUP, p_request);
 8009a7a:	79fb      	ldrb	r3, [r7, #7]
 8009a7c:	683a      	ldr	r2, [r7, #0]
 8009a7e:	2101      	movs	r1, #1
 8009a80:	4618      	mov	r0, r3
 8009a82:	f7ff fc47 	bl	8009314 <tud_vendor_control_xfer_cb>
 8009a86:	4603      	mov	r3, r0
 8009a88:	e2bd      	b.n	800a006 <process_control_request+0x5d6>
    TU_LOG_USBD("  %s", tu_str_std_request[p_request->bRequest]);
    if (TUSB_REQ_GET_DESCRIPTOR != p_request->bRequest) TU_LOG_USBD("\r\n");
  }
#endif

  switch (p_request->bmRequestType_bit.recipient) { //-V2520
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	781b      	ldrb	r3, [r3, #0]
 8009a8e:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8009a92:	b2db      	uxtb	r3, r3
 8009a94:	2b02      	cmp	r3, #2
 8009a96:	f000 81d5 	beq.w	8009e44 <process_control_request+0x414>
 8009a9a:	2b02      	cmp	r3, #2
 8009a9c:	f300 82a6 	bgt.w	8009fec <process_control_request+0x5bc>
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d003      	beq.n	8009aac <process_control_request+0x7c>
 8009aa4:	2b01      	cmp	r3, #1
 8009aa6:	f000 8157 	beq.w	8009d58 <process_control_request+0x328>
 8009aaa:	e29f      	b.n	8009fec <process_control_request+0x5bc>
    //------------- Device Requests e.g in enumeration -------------//
    case TUSB_REQ_RCPT_DEVICE:
      if ( TUSB_REQ_TYPE_CLASS == p_request->bmRequestType_bit.type ) {
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009ab4:	b2db      	uxtb	r3, r3
 8009ab6:	2b20      	cmp	r3, #32
 8009ab8:	d14a      	bne.n	8009b50 <process_control_request+0x120>
        uint8_t const itf = tu_u16_low(p_request->wIndex);
 8009aba:	683b      	ldr	r3, [r7, #0]
 8009abc:	889b      	ldrh	r3, [r3, #4]
 8009abe:	b29b      	uxth	r3, r3
 8009ac0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 8009ac2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009ac4:	b2db      	uxtb	r3, r3
 8009ac6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8009aca:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009ace:	2b0f      	cmp	r3, #15
 8009ad0:	d901      	bls.n	8009ad6 <process_control_request+0xa6>
 8009ad2:	2300      	movs	r3, #0
 8009ad4:	e297      	b.n	800a006 <process_control_request+0x5d6>

        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8009ad6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8009ada:	4a88      	ldr	r2, [pc, #544]	@ (8009cfc <process_control_request+0x2cc>)
 8009adc:	4413      	add	r3, r2
 8009ade:	791b      	ldrb	r3, [r3, #4]
 8009ae0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  usbd_class_driver_t const *driver = NULL;
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (drvid < _app_driver_count) {
 8009ae8:	4b85      	ldr	r3, [pc, #532]	@ (8009d00 <process_control_request+0x2d0>)
 8009aea:	781b      	ldrb	r3, [r3, #0]
 8009aec:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d20a      	bcs.n	8009b0a <process_control_request+0xda>
    driver = &_app_driver[drvid];
 8009af4:	4b83      	ldr	r3, [pc, #524]	@ (8009d04 <process_control_request+0x2d4>)
 8009af6:	6819      	ldr	r1, [r3, #0]
 8009af8:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8009afc:	4613      	mov	r3, r2
 8009afe:	00db      	lsls	r3, r3, #3
 8009b00:	4413      	add	r3, r2
 8009b02:	009b      	lsls	r3, r3, #2
 8009b04:	440b      	add	r3, r1
 8009b06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b08:	e013      	b.n	8009b32 <process_control_request+0x102>
    drvid -= _app_driver_count;
 8009b0a:	4b7d      	ldr	r3, [pc, #500]	@ (8009d00 <process_control_request+0x2d0>)
 8009b0c:	781b      	ldrb	r3, [r3, #0]
 8009b0e:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8009b12:	1ad3      	subs	r3, r2, r3
 8009b14:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8009b18:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8009b1c:	2b03      	cmp	r3, #3
 8009b1e:	d808      	bhi.n	8009b32 <process_control_request+0x102>
      driver = &_usbd_driver[drvid];
 8009b20:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8009b24:	4613      	mov	r3, r2
 8009b26:	00db      	lsls	r3, r3, #3
 8009b28:	4413      	add	r3, r2
 8009b2a:	009b      	lsls	r3, r3, #2
 8009b2c:	4a76      	ldr	r2, [pc, #472]	@ (8009d08 <process_control_request+0x2d8>)
 8009b2e:	4413      	add	r3, r2
 8009b30:	62bb      	str	r3, [r7, #40]	@ 0x28
  return driver;
 8009b32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8009b34:	63bb      	str	r3, [r7, #56]	@ 0x38
        TU_VERIFY(driver);
 8009b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d101      	bne.n	8009b40 <process_control_request+0x110>
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	e262      	b.n	800a006 <process_control_request+0x5d6>

        // forward to class driver: "non-STD request to Interface"
        return invoke_class_control(rhport, driver, p_request);
 8009b40:	79fb      	ldrb	r3, [r7, #7]
 8009b42:	683a      	ldr	r2, [r7, #0]
 8009b44:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8009b46:	4618      	mov	r0, r3
 8009b48:	f7ff ff5a 	bl	8009a00 <invoke_class_control>
 8009b4c:	4603      	mov	r3, r0
 8009b4e:	e25a      	b.n	800a006 <process_control_request+0x5d6>
      }

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	781b      	ldrb	r3, [r3, #0]
 8009b54:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009b58:	b2db      	uxtb	r3, r3
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d00a      	beq.n	8009b74 <process_control_request+0x144>
        // Non-standard request is not supported
        TU_BREAKPOINT();
 8009b5e:	4b65      	ldr	r3, [pc, #404]	@ (8009cf4 <process_control_request+0x2c4>)
 8009b60:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f003 0301 	and.w	r3, r3, #1
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d000      	beq.n	8009b70 <process_control_request+0x140>
 8009b6e:	be00      	bkpt	0x0000
        return false;
 8009b70:	2300      	movs	r3, #0
 8009b72:	e248      	b.n	800a006 <process_control_request+0x5d6>
      }

      switch (p_request->bRequest) { //-V2520
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	785b      	ldrb	r3, [r3, #1]
 8009b78:	2b09      	cmp	r3, #9
 8009b7a:	f200 80e0 	bhi.w	8009d3e <process_control_request+0x30e>
 8009b7e:	a201      	add	r2, pc, #4	@ (adr r2, 8009b84 <process_control_request+0x154>)
 8009b80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b84:	08009d0d 	.word	0x08009d0d
 8009b88:	08009cd1 	.word	0x08009cd1
 8009b8c:	08009d3f 	.word	0x08009d3f
 8009b90:	08009cab 	.word	0x08009cab
 8009b94:	08009d3f 	.word	0x08009d3f
 8009b98:	08009bad 	.word	0x08009bad
 8009b9c:	08009c91 	.word	0x08009c91
 8009ba0:	08009d3f 	.word	0x08009d3f
 8009ba4:	08009bd1 	.word	0x08009bd1
 8009ba8:	08009be9 	.word	0x08009be9
        case TUSB_REQ_SET_ADDRESS:
          // Depending on mcu, status phase could be sent either before or after changing device address,
          // or even require stack to not response with status at all
          // Therefore DCD must take full responsibility to response and include zlp status packet if needed.
          usbd_control_set_request(p_request); // set request since DCD has no access to tud_control_status() API
 8009bac:	6838      	ldr	r0, [r7, #0]
 8009bae:	f001 fb69 	bl	800b284 <usbd_control_set_request>
          dcd_set_address(rhport, (uint8_t) p_request->wValue);
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	885b      	ldrh	r3, [r3, #2]
 8009bb6:	b29b      	uxth	r3, r3
 8009bb8:	b2da      	uxtb	r2, r3
 8009bba:	79fb      	ldrb	r3, [r7, #7]
 8009bbc:	4611      	mov	r1, r2
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f002 f9ea 	bl	800bf98 <dcd_set_address>
          // skip tud_control_status()
          _usbd_dev.addressed = 1;
 8009bc4:	4a4d      	ldr	r2, [pc, #308]	@ (8009cfc <process_control_request+0x2cc>)
 8009bc6:	7813      	ldrb	r3, [r2, #0]
 8009bc8:	f043 0302 	orr.w	r3, r3, #2
 8009bcc:	7013      	strb	r3, [r2, #0]
        break;
 8009bce:	e0c2      	b.n	8009d56 <process_control_request+0x326>

        case TUSB_REQ_GET_CONFIGURATION: {
          uint8_t cfg_num = _usbd_dev.cfg_num;
 8009bd0:	4b4a      	ldr	r3, [pc, #296]	@ (8009cfc <process_control_request+0x2cc>)
 8009bd2:	785b      	ldrb	r3, [r3, #1]
 8009bd4:	b2db      	uxtb	r3, r3
 8009bd6:	74fb      	strb	r3, [r7, #19]
          tud_control_xfer(rhport, p_request, &cfg_num, 1);
 8009bd8:	f107 0213 	add.w	r2, r7, #19
 8009bdc:	79f8      	ldrb	r0, [r7, #7]
 8009bde:	2301      	movs	r3, #1
 8009be0:	6839      	ldr	r1, [r7, #0]
 8009be2:	f001 fac3 	bl	800b16c <tud_control_xfer>
        }
        break;
 8009be6:	e0b6      	b.n	8009d56 <process_control_request+0x326>

        case TUSB_REQ_SET_CONFIGURATION: {
          uint8_t const cfg_num = (uint8_t) p_request->wValue;
 8009be8:	683b      	ldr	r3, [r7, #0]
 8009bea:	885b      	ldrh	r3, [r3, #2]
 8009bec:	b29b      	uxth	r3, r3
 8009bee:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

          // Only process if new configure is different
          if (_usbd_dev.cfg_num != cfg_num) {
 8009bf2:	4b42      	ldr	r3, [pc, #264]	@ (8009cfc <process_control_request+0x2cc>)
 8009bf4:	785b      	ldrb	r3, [r3, #1]
 8009bf6:	b2db      	uxtb	r3, r3
 8009bf8:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8009bfc:	429a      	cmp	r2, r3
 8009bfe:	d041      	beq.n	8009c84 <process_control_request+0x254>
            if (_usbd_dev.cfg_num != 0) {
 8009c00:	4b3e      	ldr	r3, [pc, #248]	@ (8009cfc <process_control_request+0x2cc>)
 8009c02:	785b      	ldrb	r3, [r3, #1]
 8009c04:	b2db      	uxtb	r3, r3
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d014      	beq.n	8009c34 <process_control_request+0x204>
              // already configured: need to clear all endpoints and driver first
              TU_LOG_USBD("  Clear current Configuration (%u) before switching\r\n", _usbd_dev.cfg_num);

              dcd_sof_enable(rhport, false);
 8009c0a:	79fb      	ldrb	r3, [r7, #7]
 8009c0c:	2100      	movs	r1, #0
 8009c0e:	4618      	mov	r0, r3
 8009c10:	f002 fa40 	bl	800c094 <dcd_sof_enable>
              dcd_edpt_close_all(rhport);
 8009c14:	79fb      	ldrb	r3, [r7, #7]
 8009c16:	4618      	mov	r0, r3
 8009c18:	f002 faa4 	bl	800c164 <dcd_edpt_close_all>

              // close all drivers and current configured state except bus speed
              const uint8_t speed = _usbd_dev.speed;
 8009c1c:	4b37      	ldr	r3, [pc, #220]	@ (8009cfc <process_control_request+0x2cc>)
 8009c1e:	789b      	ldrb	r3, [r3, #2]
 8009c20:	f887 304e 	strb.w	r3, [r7, #78]	@ 0x4e
              configuration_reset(rhport);
 8009c24:	79fb      	ldrb	r3, [r7, #7]
 8009c26:	4618      	mov	r0, r3
 8009c28:	f7ff fcc2 	bl	80095b0 <configuration_reset>

              _usbd_dev.speed = speed; // restore speed
 8009c2c:	4a33      	ldr	r2, [pc, #204]	@ (8009cfc <process_control_request+0x2cc>)
 8009c2e:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 8009c32:	7093      	strb	r3, [r2, #2]
            }

            _usbd_dev.cfg_num = cfg_num;
 8009c34:	4a31      	ldr	r2, [pc, #196]	@ (8009cfc <process_control_request+0x2cc>)
 8009c36:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009c3a:	7053      	strb	r3, [r2, #1]

            // Handle the new configuration
            if (cfg_num == 0) {
 8009c3c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d102      	bne.n	8009c4a <process_control_request+0x21a>
              tud_umount_cb();
 8009c44:	f7ff fb4d 	bl	80092e2 <tud_umount_cb>
 8009c48:	e01c      	b.n	8009c84 <process_control_request+0x254>
            } else {
              if (!process_set_config(rhport, cfg_num)) {
 8009c4a:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8009c4e:	79fb      	ldrb	r3, [r7, #7]
 8009c50:	4611      	mov	r1, r2
 8009c52:	4618      	mov	r0, r3
 8009c54:	f000 f9e0 	bl	800a018 <process_set_config>
 8009c58:	4603      	mov	r3, r0
 8009c5a:	f083 0301 	eor.w	r3, r3, #1
 8009c5e:	b2db      	uxtb	r3, r3
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d00d      	beq.n	8009c80 <process_control_request+0x250>
                _usbd_dev.cfg_num = 0;
 8009c64:	4b25      	ldr	r3, [pc, #148]	@ (8009cfc <process_control_request+0x2cc>)
 8009c66:	2200      	movs	r2, #0
 8009c68:	705a      	strb	r2, [r3, #1]
                TU_ASSERT(false);
 8009c6a:	4b22      	ldr	r3, [pc, #136]	@ (8009cf4 <process_control_request+0x2c4>)
 8009c6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009c6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	f003 0301 	and.w	r3, r3, #1
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d000      	beq.n	8009c7c <process_control_request+0x24c>
 8009c7a:	be00      	bkpt	0x0000
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	e1c2      	b.n	800a006 <process_control_request+0x5d6>
              }
              tud_mount_cb();
 8009c80:	f7ff fb28 	bl	80092d4 <tud_mount_cb>
            }
          }

          tud_control_status(rhport, p_request);
 8009c84:	79fb      	ldrb	r3, [r7, #7]
 8009c86:	6839      	ldr	r1, [r7, #0]
 8009c88:	4618      	mov	r0, r3
 8009c8a:	f001 f9eb 	bl	800b064 <tud_control_status>
        }
        break;
 8009c8e:	e062      	b.n	8009d56 <process_control_request+0x326>

        case TUSB_REQ_GET_DESCRIPTOR:
          TU_VERIFY(process_get_descriptor(rhport, p_request));
 8009c90:	79fb      	ldrb	r3, [r7, #7]
 8009c92:	6839      	ldr	r1, [r7, #0]
 8009c94:	4618      	mov	r0, r3
 8009c96:	f000 fafb 	bl	800a290 <process_get_descriptor>
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	f083 0301 	eor.w	r3, r3, #1
 8009ca0:	b2db      	uxtb	r3, r3
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d056      	beq.n	8009d54 <process_control_request+0x324>
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	e1ad      	b.n	800a006 <process_control_request+0x5d6>
        break;

        case TUSB_REQ_SET_FEATURE:
          switch(p_request->wValue) { //-V2520
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	885b      	ldrh	r3, [r3, #2]
 8009cae:	b29b      	uxth	r3, r3
 8009cb0:	2b01      	cmp	r3, #1
 8009cb2:	d10b      	bne.n	8009ccc <process_control_request+0x29c>
            case TUSB_REQ_FEATURE_REMOTE_WAKEUP:
              TU_LOG_USBD("    Enable Remote Wakeup\r\n");
              // Host may enable remote wake up before suspending especially HID device
              _usbd_dev.remote_wakeup_en = true;
 8009cb4:	4a11      	ldr	r2, [pc, #68]	@ (8009cfc <process_control_request+0x2cc>)
 8009cb6:	7813      	ldrb	r3, [r2, #0]
 8009cb8:	f043 0308 	orr.w	r3, r3, #8
 8009cbc:	7013      	strb	r3, [r2, #0]
              tud_control_status(rhport, p_request);
 8009cbe:	79fb      	ldrb	r3, [r7, #7]
 8009cc0:	6839      	ldr	r1, [r7, #0]
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f001 f9ce 	bl	800b064 <tud_control_status>
              break;
 8009cc8:	bf00      	nop
            #endif

            // Stall unsupported feature selector
            default: return false;
          }
        break;
 8009cca:	e044      	b.n	8009d56 <process_control_request+0x326>
            default: return false;
 8009ccc:	2300      	movs	r3, #0
 8009cce:	e19a      	b.n	800a006 <process_control_request+0x5d6>

        case TUSB_REQ_CLEAR_FEATURE:
          // Only support remote wakeup for device feature
          TU_VERIFY(TUSB_REQ_FEATURE_REMOTE_WAKEUP == p_request->wValue);
 8009cd0:	683b      	ldr	r3, [r7, #0]
 8009cd2:	885b      	ldrh	r3, [r3, #2]
 8009cd4:	b29b      	uxth	r3, r3
 8009cd6:	2b01      	cmp	r3, #1
 8009cd8:	d001      	beq.n	8009cde <process_control_request+0x2ae>
 8009cda:	2300      	movs	r3, #0
 8009cdc:	e193      	b.n	800a006 <process_control_request+0x5d6>
          TU_LOG_USBD("    Disable Remote Wakeup\r\n");

          // Host may disable remote wake up after resuming
          _usbd_dev.remote_wakeup_en = false;
 8009cde:	4a07      	ldr	r2, [pc, #28]	@ (8009cfc <process_control_request+0x2cc>)
 8009ce0:	7813      	ldrb	r3, [r2, #0]
 8009ce2:	f023 0308 	bic.w	r3, r3, #8
 8009ce6:	7013      	strb	r3, [r2, #0]
          tud_control_status(rhport, p_request);
 8009ce8:	79fb      	ldrb	r3, [r7, #7]
 8009cea:	6839      	ldr	r1, [r7, #0]
 8009cec:	4618      	mov	r0, r3
 8009cee:	f001 f9b9 	bl	800b064 <tud_control_status>
          break;
 8009cf2:	e030      	b.n	8009d56 <process_control_request+0x326>
 8009cf4:	e000edf0 	.word	0xe000edf0
 8009cf8:	08009315 	.word	0x08009315
 8009cfc:	20010f3c 	.word	0x20010f3c
 8009d00:	20010f70 	.word	0x20010f70
 8009d04:	20010f6c 	.word	0x20010f6c
 8009d08:	0800f004 	.word	0x0800f004

        case TUSB_REQ_GET_STATUS: {
          // Device status bit mask
          // - Bit 0: Self Powered
          // - Bit 1: Remote Wakeup enabled
          uint16_t status = (uint16_t) ((_usbd_dev.self_powered ? 1u : 0u) | (_usbd_dev.remote_wakeup_en ? 2u : 0u));
 8009d0c:	4b9b      	ldr	r3, [pc, #620]	@ (8009f7c <process_control_request+0x54c>)
 8009d0e:	781b      	ldrb	r3, [r3, #0]
 8009d10:	095b      	lsrs	r3, r3, #5
 8009d12:	b2db      	uxtb	r3, r3
 8009d14:	f003 0301 	and.w	r3, r3, #1
 8009d18:	b29a      	uxth	r2, r3
 8009d1a:	4b98      	ldr	r3, [pc, #608]	@ (8009f7c <process_control_request+0x54c>)
 8009d1c:	781b      	ldrb	r3, [r3, #0]
 8009d1e:	089b      	lsrs	r3, r3, #2
 8009d20:	b2db      	uxtb	r3, r3
 8009d22:	f003 0302 	and.w	r3, r3, #2
 8009d26:	b29b      	uxth	r3, r3
 8009d28:	4313      	orrs	r3, r2
 8009d2a:	b29b      	uxth	r3, r3
 8009d2c:	823b      	strh	r3, [r7, #16]
          tud_control_xfer(rhport, p_request, &status, 2);
 8009d2e:	f107 0210 	add.w	r2, r7, #16
 8009d32:	79f8      	ldrb	r0, [r7, #7]
 8009d34:	2302      	movs	r3, #2
 8009d36:	6839      	ldr	r1, [r7, #0]
 8009d38:	f001 fa18 	bl	800b16c <tud_control_xfer>
          break;
 8009d3c:	e00b      	b.n	8009d56 <process_control_request+0x326>
        }

        // Unknown/Unsupported request
        default: TU_BREAKPOINT(); return false;
 8009d3e:	4b90      	ldr	r3, [pc, #576]	@ (8009f80 <process_control_request+0x550>)
 8009d40:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f003 0301 	and.w	r3, r3, #1
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d000      	beq.n	8009d50 <process_control_request+0x320>
 8009d4e:	be00      	bkpt	0x0000
 8009d50:	2300      	movs	r3, #0
 8009d52:	e158      	b.n	800a006 <process_control_request+0x5d6>
        break;
 8009d54:	bf00      	nop
      }
    break;
 8009d56:	e155      	b.n	800a004 <process_control_request+0x5d4>

    //------------- Class/Interface Specific Request -------------//
    case TUSB_REQ_RCPT_INTERFACE: {
      uint8_t const itf = tu_u16_low(p_request->wIndex);
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	889b      	ldrh	r3, [r3, #4]
 8009d5c:	b29b      	uxth	r3, r3
 8009d5e:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8009d60:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009d62:	b2db      	uxtb	r3, r3
 8009d64:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      TU_VERIFY(itf < TU_ARRAY_SIZE(_usbd_dev.itf2drv));
 8009d68:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009d6c:	2b0f      	cmp	r3, #15
 8009d6e:	d901      	bls.n	8009d74 <process_control_request+0x344>
 8009d70:	2300      	movs	r3, #0
 8009d72:	e148      	b.n	800a006 <process_control_request+0x5d6>

      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8009d74:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009d78:	4a80      	ldr	r2, [pc, #512]	@ (8009f7c <process_control_request+0x54c>)
 8009d7a:	4413      	add	r3, r2
 8009d7c:	791b      	ldrb	r3, [r3, #4]
 8009d7e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  usbd_class_driver_t const *driver = NULL;
 8009d82:	2300      	movs	r3, #0
 8009d84:	623b      	str	r3, [r7, #32]
  if (drvid < _app_driver_count) {
 8009d86:	4b7f      	ldr	r3, [pc, #508]	@ (8009f84 <process_control_request+0x554>)
 8009d88:	781b      	ldrb	r3, [r3, #0]
 8009d8a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8009d8e:	429a      	cmp	r2, r3
 8009d90:	d20a      	bcs.n	8009da8 <process_control_request+0x378>
    driver = &_app_driver[drvid];
 8009d92:	4b7d      	ldr	r3, [pc, #500]	@ (8009f88 <process_control_request+0x558>)
 8009d94:	6819      	ldr	r1, [r3, #0]
 8009d96:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8009d9a:	4613      	mov	r3, r2
 8009d9c:	00db      	lsls	r3, r3, #3
 8009d9e:	4413      	add	r3, r2
 8009da0:	009b      	lsls	r3, r3, #2
 8009da2:	440b      	add	r3, r1
 8009da4:	623b      	str	r3, [r7, #32]
 8009da6:	e013      	b.n	8009dd0 <process_control_request+0x3a0>
    drvid -= _app_driver_count;
 8009da8:	4b76      	ldr	r3, [pc, #472]	@ (8009f84 <process_control_request+0x554>)
 8009daa:	781b      	ldrb	r3, [r3, #0]
 8009dac:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8009db0:	1ad3      	subs	r3, r2, r3
 8009db2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8009db6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8009dba:	2b03      	cmp	r3, #3
 8009dbc:	d808      	bhi.n	8009dd0 <process_control_request+0x3a0>
      driver = &_usbd_driver[drvid];
 8009dbe:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8009dc2:	4613      	mov	r3, r2
 8009dc4:	00db      	lsls	r3, r3, #3
 8009dc6:	4413      	add	r3, r2
 8009dc8:	009b      	lsls	r3, r3, #2
 8009dca:	4a70      	ldr	r2, [pc, #448]	@ (8009f8c <process_control_request+0x55c>)
 8009dcc:	4413      	add	r3, r2
 8009dce:	623b      	str	r3, [r7, #32]
  return driver;
 8009dd0:	6a3b      	ldr	r3, [r7, #32]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.itf2drv[itf]);
 8009dd2:	653b      	str	r3, [r7, #80]	@ 0x50
      TU_VERIFY(driver);
 8009dd4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d101      	bne.n	8009dde <process_control_request+0x3ae>
 8009dda:	2300      	movs	r3, #0
 8009ddc:	e113      	b.n	800a006 <process_control_request+0x5d6>

      // all requests to Interface (STD or Class) is forwarded to class driver.
      // notable requests are: GET HID REPORT DESCRIPTOR, SET_INTERFACE, GET_INTERFACE
      if (!invoke_class_control(rhport, driver, p_request)) {
 8009dde:	79fb      	ldrb	r3, [r7, #7]
 8009de0:	683a      	ldr	r2, [r7, #0]
 8009de2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009de4:	4618      	mov	r0, r3
 8009de6:	f7ff fe0b 	bl	8009a00 <invoke_class_control>
 8009dea:	4603      	mov	r3, r0
 8009dec:	f083 0301 	eor.w	r3, r3, #1
 8009df0:	b2db      	uxtb	r3, r3
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	f000 8105 	beq.w	800a002 <process_control_request+0x5d2>
        // For GET_INTERFACE and SET_INTERFACE, it is mandatory to respond even if the class
        // driver doesn't use alternate settings or implement this
        TU_VERIFY(TUSB_REQ_TYPE_STANDARD == p_request->bmRequestType_bit.type);
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	781b      	ldrb	r3, [r3, #0]
 8009dfc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009e00:	b2db      	uxtb	r3, r3
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d001      	beq.n	8009e0a <process_control_request+0x3da>
 8009e06:	2300      	movs	r3, #0
 8009e08:	e0fd      	b.n	800a006 <process_control_request+0x5d6>

        // Clear complete callback if driver set since it can also stall the request.
        usbd_control_set_complete_callback(NULL);
 8009e0a:	2000      	movs	r0, #0
 8009e0c:	f001 fa2a 	bl	800b264 <usbd_control_set_complete_callback>

        switch (p_request->bRequest) { //-V2520
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	785b      	ldrb	r3, [r3, #1]
 8009e14:	2b0a      	cmp	r3, #10
 8009e16:	d002      	beq.n	8009e1e <process_control_request+0x3ee>
 8009e18:	2b0b      	cmp	r3, #11
 8009e1a:	d00a      	beq.n	8009e32 <process_control_request+0x402>
 8009e1c:	e00f      	b.n	8009e3e <process_control_request+0x40e>
          case TUSB_REQ_GET_INTERFACE: {
            uint8_t alternate = 0;
 8009e1e:	2300      	movs	r3, #0
 8009e20:	73fb      	strb	r3, [r7, #15]
            tud_control_xfer(rhport, p_request, &alternate, 1);
 8009e22:	f107 020f 	add.w	r2, r7, #15
 8009e26:	79f8      	ldrb	r0, [r7, #7]
 8009e28:	2301      	movs	r3, #1
 8009e2a:	6839      	ldr	r1, [r7, #0]
 8009e2c:	f001 f99e 	bl	800b16c <tud_control_xfer>
            break;
 8009e30:	e007      	b.n	8009e42 <process_control_request+0x412>
          }

          case TUSB_REQ_SET_INTERFACE:
            tud_control_status(rhport, p_request);
 8009e32:	79fb      	ldrb	r3, [r7, #7]
 8009e34:	6839      	ldr	r1, [r7, #0]
 8009e36:	4618      	mov	r0, r3
 8009e38:	f001 f914 	bl	800b064 <tud_control_status>
            break;
 8009e3c:	e001      	b.n	8009e42 <process_control_request+0x412>

          default: return false;
 8009e3e:	2300      	movs	r3, #0
 8009e40:	e0e1      	b.n	800a006 <process_control_request+0x5d6>
        }
      }
      break;
 8009e42:	e0de      	b.n	800a002 <process_control_request+0x5d2>
    }

    //------------- Endpoint Request -------------//
    case TUSB_REQ_RCPT_ENDPOINT: {
      uint8_t const ep_addr = tu_u16_low(p_request->wIndex);
 8009e44:	683b      	ldr	r3, [r7, #0]
 8009e46:	889b      	ldrh	r3, [r3, #4]
 8009e48:	b29b      	uxth	r3, r3
 8009e4a:	83bb      	strh	r3, [r7, #28]
 8009e4c:	8bbb      	ldrh	r3, [r7, #28]
 8009e4e:	b2db      	uxtb	r3, r3
 8009e50:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8009e54:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009e58:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009e5a:	7fbb      	ldrb	r3, [r7, #30]
 8009e5c:	f003 030f 	and.w	r3, r3, #15
 8009e60:	b2db      	uxtb	r3, r3
      uint8_t const ep_num  = tu_edpt_number(ep_addr);
 8009e62:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
 8009e66:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8009e6a:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009e6c:	7ffb      	ldrb	r3, [r7, #31]
 8009e6e:	09db      	lsrs	r3, r3, #7
 8009e70:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir  = tu_edpt_dir(ep_addr);
 8009e72:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65

      TU_ASSERT(ep_num < TU_ARRAY_SIZE(_usbd_dev.ep2drv) );
 8009e76:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8009e7a:	2b05      	cmp	r3, #5
 8009e7c:	d90a      	bls.n	8009e94 <process_control_request+0x464>
 8009e7e:	4b40      	ldr	r3, [pc, #256]	@ (8009f80 <process_control_request+0x550>)
 8009e80:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f003 0301 	and.w	r3, r3, #1
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d000      	beq.n	8009e90 <process_control_request+0x460>
 8009e8e:	be00      	bkpt	0x0000
 8009e90:	2300      	movs	r3, #0
 8009e92:	e0b8      	b.n	800a006 <process_control_request+0x5d6>
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8009e94:	f897 2066 	ldrb.w	r2, [r7, #102]	@ 0x66
 8009e98:	f897 3065 	ldrb.w	r3, [r7, #101]	@ 0x65
 8009e9c:	4937      	ldr	r1, [pc, #220]	@ (8009f7c <process_control_request+0x54c>)
 8009e9e:	0052      	lsls	r2, r2, #1
 8009ea0:	440a      	add	r2, r1
 8009ea2:	4413      	add	r3, r2
 8009ea4:	3314      	adds	r3, #20
 8009ea6:	781b      	ldrb	r3, [r3, #0]
 8009ea8:	76fb      	strb	r3, [r7, #27]
  usbd_class_driver_t const *driver = NULL;
 8009eaa:	2300      	movs	r3, #0
 8009eac:	617b      	str	r3, [r7, #20]
  if (drvid < _app_driver_count) {
 8009eae:	4b35      	ldr	r3, [pc, #212]	@ (8009f84 <process_control_request+0x554>)
 8009eb0:	781b      	ldrb	r3, [r3, #0]
 8009eb2:	7efa      	ldrb	r2, [r7, #27]
 8009eb4:	429a      	cmp	r2, r3
 8009eb6:	d209      	bcs.n	8009ecc <process_control_request+0x49c>
    driver = &_app_driver[drvid];
 8009eb8:	4b33      	ldr	r3, [pc, #204]	@ (8009f88 <process_control_request+0x558>)
 8009eba:	6819      	ldr	r1, [r3, #0]
 8009ebc:	7efa      	ldrb	r2, [r7, #27]
 8009ebe:	4613      	mov	r3, r2
 8009ec0:	00db      	lsls	r3, r3, #3
 8009ec2:	4413      	add	r3, r2
 8009ec4:	009b      	lsls	r3, r3, #2
 8009ec6:	440b      	add	r3, r1
 8009ec8:	617b      	str	r3, [r7, #20]
 8009eca:	e00f      	b.n	8009eec <process_control_request+0x4bc>
    drvid -= _app_driver_count;
 8009ecc:	4b2d      	ldr	r3, [pc, #180]	@ (8009f84 <process_control_request+0x554>)
 8009ece:	781b      	ldrb	r3, [r3, #0]
 8009ed0:	7efa      	ldrb	r2, [r7, #27]
 8009ed2:	1ad3      	subs	r3, r2, r3
 8009ed4:	76fb      	strb	r3, [r7, #27]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 8009ed6:	7efb      	ldrb	r3, [r7, #27]
 8009ed8:	2b03      	cmp	r3, #3
 8009eda:	d807      	bhi.n	8009eec <process_control_request+0x4bc>
      driver = &_usbd_driver[drvid];
 8009edc:	7efa      	ldrb	r2, [r7, #27]
 8009ede:	4613      	mov	r3, r2
 8009ee0:	00db      	lsls	r3, r3, #3
 8009ee2:	4413      	add	r3, r2
 8009ee4:	009b      	lsls	r3, r3, #2
 8009ee6:	4a29      	ldr	r2, [pc, #164]	@ (8009f8c <process_control_request+0x55c>)
 8009ee8:	4413      	add	r3, r2
 8009eea:	617b      	str	r3, [r7, #20]
  return driver;
 8009eec:	697b      	ldr	r3, [r7, #20]
      usbd_class_driver_t const * driver = get_driver(_usbd_dev.ep2drv[ep_num][ep_dir]);
 8009eee:	663b      	str	r3, [r7, #96]	@ 0x60

      if (TUSB_REQ_TYPE_STANDARD != p_request->bmRequestType_bit.type) {
 8009ef0:	683b      	ldr	r3, [r7, #0]
 8009ef2:	781b      	ldrb	r3, [r3, #0]
 8009ef4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009ef8:	b2db      	uxtb	r3, r3
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d00c      	beq.n	8009f18 <process_control_request+0x4e8>
        // Forward class request to its driver
        TU_VERIFY(driver);
 8009efe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d101      	bne.n	8009f08 <process_control_request+0x4d8>
 8009f04:	2300      	movs	r3, #0
 8009f06:	e07e      	b.n	800a006 <process_control_request+0x5d6>
        return invoke_class_control(rhport, driver, p_request);
 8009f08:	79fb      	ldrb	r3, [r7, #7]
 8009f0a:	683a      	ldr	r2, [r7, #0]
 8009f0c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8009f0e:	4618      	mov	r0, r3
 8009f10:	f7ff fd76 	bl	8009a00 <invoke_class_control>
 8009f14:	4603      	mov	r3, r0
 8009f16:	e076      	b.n	800a006 <process_control_request+0x5d6>
      } else {
        // Handle STD request to endpoint
        switch (p_request->bRequest) { //-V2520
 8009f18:	683b      	ldr	r3, [r7, #0]
 8009f1a:	785b      	ldrb	r3, [r3, #1]
 8009f1c:	2b03      	cmp	r3, #3
 8009f1e:	d01c      	beq.n	8009f5a <process_control_request+0x52a>
 8009f20:	2b03      	cmp	r3, #3
 8009f22:	dc56      	bgt.n	8009fd2 <process_control_request+0x5a2>
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d002      	beq.n	8009f2e <process_control_request+0x4fe>
 8009f28:	2b01      	cmp	r3, #1
 8009f2a:	d016      	beq.n	8009f5a <process_control_request+0x52a>
 8009f2c:	e051      	b.n	8009fd2 <process_control_request+0x5a2>
          case TUSB_REQ_GET_STATUS: {
            uint16_t status = usbd_edpt_stalled(rhport, ep_addr) ? 0x0001u : 0x0000u;
 8009f2e:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8009f32:	79fb      	ldrb	r3, [r7, #7]
 8009f34:	4611      	mov	r1, r2
 8009f36:	4618      	mov	r0, r3
 8009f38:	f001 f83c 	bl	800afb4 <usbd_edpt_stalled>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d001      	beq.n	8009f46 <process_control_request+0x516>
 8009f42:	2301      	movs	r3, #1
 8009f44:	e000      	b.n	8009f48 <process_control_request+0x518>
 8009f46:	2300      	movs	r3, #0
 8009f48:	81bb      	strh	r3, [r7, #12]
            tud_control_xfer(rhport, p_request, &status, 2);
 8009f4a:	f107 020c 	add.w	r2, r7, #12
 8009f4e:	79f8      	ldrb	r0, [r7, #7]
 8009f50:	2302      	movs	r3, #2
 8009f52:	6839      	ldr	r1, [r7, #0]
 8009f54:	f001 f90a 	bl	800b16c <tud_control_xfer>
          }
          break;
 8009f58:	e047      	b.n	8009fea <process_control_request+0x5ba>

          case TUSB_REQ_CLEAR_FEATURE:
          case TUSB_REQ_SET_FEATURE: {
            if ( TUSB_REQ_FEATURE_EDPT_HALT == p_request->wValue ) {
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	885b      	ldrh	r3, [r3, #2]
 8009f5e:	b29b      	uxth	r3, r3
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d11c      	bne.n	8009f9e <process_control_request+0x56e>
              if ( TUSB_REQ_CLEAR_FEATURE ==  p_request->bRequest ) {
 8009f64:	683b      	ldr	r3, [r7, #0]
 8009f66:	785b      	ldrb	r3, [r3, #1]
 8009f68:	2b01      	cmp	r3, #1
 8009f6a:	d111      	bne.n	8009f90 <process_control_request+0x560>
                usbd_edpt_clear_stall(rhport, ep_addr);
 8009f6c:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8009f70:	79fb      	ldrb	r3, [r7, #7]
 8009f72:	4611      	mov	r1, r2
 8009f74:	4618      	mov	r0, r3
 8009f76:	f000 ffdf 	bl	800af38 <usbd_edpt_clear_stall>
 8009f7a:	e010      	b.n	8009f9e <process_control_request+0x56e>
 8009f7c:	20010f3c 	.word	0x20010f3c
 8009f80:	e000edf0 	.word	0xe000edf0
 8009f84:	20010f70 	.word	0x20010f70
 8009f88:	20010f6c 	.word	0x20010f6c
 8009f8c:	0800f004 	.word	0x0800f004
              }else {
                usbd_edpt_stall(rhport, ep_addr);
 8009f90:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 8009f94:	79fb      	ldrb	r3, [r7, #7]
 8009f96:	4611      	mov	r1, r2
 8009f98:	4618      	mov	r0, r3
 8009f9a:	f000 ff8f 	bl	800aebc <usbd_edpt_stall>
              }
            }

            if (driver != NULL) {
 8009f9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d021      	beq.n	8009fe8 <process_control_request+0x5b8>
              // Some classes such as USBTMC needs to clear/re-init its buffer when receiving CLEAR_FEATURE request
              // We will also forward std request targeted endpoint to class drivers as well

              // STD request must always be ACKed regardless of driver returned value
              // Also clear complete callback if driver set since it can also stall the request.
              (void) invoke_class_control(rhport, driver, p_request);
 8009fa4:	79fb      	ldrb	r3, [r7, #7]
 8009fa6:	683a      	ldr	r2, [r7, #0]
 8009fa8:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8009faa:	4618      	mov	r0, r3
 8009fac:	f7ff fd28 	bl	8009a00 <invoke_class_control>
              usbd_control_set_complete_callback(NULL);
 8009fb0:	2000      	movs	r0, #0
 8009fb2:	f001 f957 	bl	800b264 <usbd_control_set_complete_callback>

              // skip ZLP status if driver already did that
              if (!_usbd_dev.ep_status[0][TUSB_DIR_IN].busy) {
 8009fb6:	4b16      	ldr	r3, [pc, #88]	@ (800a010 <process_control_request+0x5e0>)
 8009fb8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8009fbc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009fc0:	b2db      	uxtb	r3, r3
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d110      	bne.n	8009fe8 <process_control_request+0x5b8>
                tud_control_status(rhport, p_request);
 8009fc6:	79fb      	ldrb	r3, [r7, #7]
 8009fc8:	6839      	ldr	r1, [r7, #0]
 8009fca:	4618      	mov	r0, r3
 8009fcc:	f001 f84a 	bl	800b064 <tud_control_status>
              }
            }
          }
          break;
 8009fd0:	e00a      	b.n	8009fe8 <process_control_request+0x5b8>

          // Unknown/Unsupported request
          default:
            TU_BREAKPOINT();
 8009fd2:	4b10      	ldr	r3, [pc, #64]	@ (800a014 <process_control_request+0x5e4>)
 8009fd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009fd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f003 0301 	and.w	r3, r3, #1
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d000      	beq.n	8009fe4 <process_control_request+0x5b4>
 8009fe2:	be00      	bkpt	0x0000
            return false;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	e00e      	b.n	800a006 <process_control_request+0x5d6>
          break;
 8009fe8:	bf00      	nop
        }
      }
      break;
 8009fea:	e00b      	b.n	800a004 <process_control_request+0x5d4>
    }

    // Unknown recipient
    default:
      TU_BREAKPOINT();
 8009fec:	4b09      	ldr	r3, [pc, #36]	@ (800a014 <process_control_request+0x5e4>)
 8009fee:	637b      	str	r3, [r7, #52]	@ 0x34
 8009ff0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	f003 0301 	and.w	r3, r3, #1
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d000      	beq.n	8009ffe <process_control_request+0x5ce>
 8009ffc:	be00      	bkpt	0x0000
      return false;
 8009ffe:	2300      	movs	r3, #0
 800a000:	e001      	b.n	800a006 <process_control_request+0x5d6>
      break;
 800a002:	bf00      	nop
  }

  return true;
 800a004:	2301      	movs	r3, #1
}
 800a006:	4618      	mov	r0, r3
 800a008:	3768      	adds	r7, #104	@ 0x68
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}
 800a00e:	bf00      	nop
 800a010:	20010f3c 	.word	0x20010f3c
 800a014:	e000edf0 	.word	0xe000edf0

0800a018 <process_set_config>:

// Process Set Configure Request
// This function parse configuration descriptor & open drivers accordingly
static bool process_set_config(uint8_t rhport, uint8_t cfg_num)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b096      	sub	sp, #88	@ 0x58
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	4603      	mov	r3, r0
 800a020:	460a      	mov	r2, r1
 800a022:	71fb      	strb	r3, [r7, #7]
 800a024:	4613      	mov	r3, r2
 800a026:	71bb      	strb	r3, [r7, #6]
  // index is cfg_num-1
  tusb_desc_configuration_t const * desc_cfg = (tusb_desc_configuration_t const *) tud_descriptor_configuration_cb(cfg_num-1);
 800a028:	79bb      	ldrb	r3, [r7, #6]
 800a02a:	3b01      	subs	r3, #1
 800a02c:	b2db      	uxtb	r3, r3
 800a02e:	4618      	mov	r0, r3
 800a030:	f7f7 f9a0 	bl	8001374 <tud_descriptor_configuration_cb>
 800a034:	64f8      	str	r0, [r7, #76]	@ 0x4c
  TU_ASSERT(desc_cfg != NULL && desc_cfg->bDescriptorType == TUSB_DESC_CONFIGURATION);
 800a036:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d003      	beq.n	800a044 <process_set_config+0x2c>
 800a03c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a03e:	785b      	ldrb	r3, [r3, #1]
 800a040:	2b02      	cmp	r3, #2
 800a042:	d00a      	beq.n	800a05a <process_set_config+0x42>
 800a044:	4b8b      	ldr	r3, [pc, #556]	@ (800a274 <process_set_config+0x25c>)
 800a046:	623b      	str	r3, [r7, #32]
 800a048:	6a3b      	ldr	r3, [r7, #32]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	f003 0301 	and.w	r3, r3, #1
 800a050:	2b00      	cmp	r3, #0
 800a052:	d000      	beq.n	800a056 <process_set_config+0x3e>
 800a054:	be00      	bkpt	0x0000
 800a056:	2300      	movs	r3, #0
 800a058:	e107      	b.n	800a26a <process_set_config+0x252>

  // Parse configuration descriptor
  _usbd_dev.remote_wakeup_support = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP) ? 1u : 0u;
 800a05a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a05c:	79db      	ldrb	r3, [r3, #7]
 800a05e:	115b      	asrs	r3, r3, #5
 800a060:	f003 0301 	and.w	r3, r3, #1
 800a064:	b2d9      	uxtb	r1, r3
 800a066:	4a84      	ldr	r2, [pc, #528]	@ (800a278 <process_set_config+0x260>)
 800a068:	7813      	ldrb	r3, [r2, #0]
 800a06a:	f361 1304 	bfi	r3, r1, #4, #1
 800a06e:	7013      	strb	r3, [r2, #0]
  _usbd_dev.self_powered          = (desc_cfg->bmAttributes & TUSB_DESC_CONFIG_ATT_SELF_POWERED ) ? 1u : 0u;
 800a070:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a072:	79db      	ldrb	r3, [r3, #7]
 800a074:	119b      	asrs	r3, r3, #6
 800a076:	f003 0301 	and.w	r3, r3, #1
 800a07a:	b2d9      	uxtb	r1, r3
 800a07c:	4a7e      	ldr	r2, [pc, #504]	@ (800a278 <process_set_config+0x260>)
 800a07e:	7813      	ldrb	r3, [r2, #0]
 800a080:	f361 1345 	bfi	r3, r1, #5, #1
 800a084:	7013      	strb	r3, [r2, #0]

  // Parse interface descriptor
  uint8_t const * p_desc   = ((uint8_t const*) desc_cfg) + sizeof(tusb_desc_configuration_t);
 800a086:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a088:	3309      	adds	r3, #9
 800a08a:	657b      	str	r3, [r7, #84]	@ 0x54
  uint8_t const * desc_end = ((uint8_t const*) desc_cfg) + tu_le16toh(desc_cfg->wTotalLength);
 800a08c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a08e:	885b      	ldrh	r3, [r3, #2]
 800a090:	b29b      	uxth	r3, r3
 800a092:	461a      	mov	r2, r3
 800a094:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a096:	4413      	add	r3, r2
 800a098:	64bb      	str	r3, [r7, #72]	@ 0x48

  while( p_desc < desc_end )
 800a09a:	e0e0      	b.n	800a25e <process_set_config+0x246>
  {
    uint8_t assoc_itf_count = 1;
 800a09c:	2301      	movs	r3, #1
 800a09e:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800a0a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a0a4:	61fb      	str	r3, [r7, #28]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800a0a6:	69fb      	ldr	r3, [r7, #28]
 800a0a8:	3301      	adds	r3, #1
 800a0aa:	781b      	ldrb	r3, [r3, #0]

    // Class will always starts with Interface Association (if any) and then Interface descriptor
    if ( TUSB_DESC_INTERFACE_ASSOCIATION == tu_desc_type(p_desc) )
 800a0ac:	2b0b      	cmp	r3, #11
 800a0ae:	d10f      	bne.n	800a0d0 <process_set_config+0xb8>
    {
      tusb_desc_interface_assoc_t const * desc_iad = (tusb_desc_interface_assoc_t const *) p_desc;
 800a0b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a0b2:	647b      	str	r3, [r7, #68]	@ 0x44
      assoc_itf_count = desc_iad->bInterfaceCount;
 800a0b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0b6:	78db      	ldrb	r3, [r3, #3]
 800a0b8:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800a0bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a0be:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800a0c0:	69bb      	ldr	r3, [r7, #24]
 800a0c2:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800a0c4:	697b      	ldr	r3, [r7, #20]
 800a0c6:	781b      	ldrb	r3, [r3, #0]
 800a0c8:	461a      	mov	r2, r3
 800a0ca:	697b      	ldr	r3, [r7, #20]
 800a0cc:	4413      	add	r3, r2

      p_desc = tu_desc_next(p_desc); // next to Interface
 800a0ce:	657b      	str	r3, [r7, #84]	@ 0x54
 800a0d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a0d2:	613b      	str	r3, [r7, #16]
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	3301      	adds	r3, #1
 800a0d8:	781b      	ldrb	r3, [r3, #0]
      // IAD's first interface number and class should match with opened interface
      //TU_ASSERT(desc_iad->bFirstInterface == desc_itf->bInterfaceNumber &&
      //          desc_iad->bFunctionClass  == desc_itf->bInterfaceClass);
    }

    TU_ASSERT( TUSB_DESC_INTERFACE == tu_desc_type(p_desc) );
 800a0da:	2b04      	cmp	r3, #4
 800a0dc:	d00a      	beq.n	800a0f4 <process_set_config+0xdc>
 800a0de:	4b65      	ldr	r3, [pc, #404]	@ (800a274 <process_set_config+0x25c>)
 800a0e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a0e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	f003 0301 	and.w	r3, r3, #1
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d000      	beq.n	800a0f0 <process_set_config+0xd8>
 800a0ee:	be00      	bkpt	0x0000
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	e0ba      	b.n	800a26a <process_set_config+0x252>
    tusb_desc_interface_t const * desc_itf = (tusb_desc_interface_t const*) p_desc;
 800a0f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a0f6:	643b      	str	r3, [r7, #64]	@ 0x40

    // Find driver for this interface
    uint16_t const remaining_len = (uint16_t) (desc_end-p_desc);
 800a0f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a0fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a0fc:	1ad3      	subs	r3, r2, r3
 800a0fe:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    uint8_t drv_id;
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800a100:	2300      	movs	r3, #0
 800a102:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800a106:	e08e      	b.n	800a226 <process_set_config+0x20e>
 800a108:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800a10c:	73fb      	strb	r3, [r7, #15]
  usbd_class_driver_t const *driver = NULL;
 800a10e:	2300      	movs	r3, #0
 800a110:	60bb      	str	r3, [r7, #8]
  if (drvid < _app_driver_count) {
 800a112:	4b5a      	ldr	r3, [pc, #360]	@ (800a27c <process_set_config+0x264>)
 800a114:	781b      	ldrb	r3, [r3, #0]
 800a116:	7bfa      	ldrb	r2, [r7, #15]
 800a118:	429a      	cmp	r2, r3
 800a11a:	d209      	bcs.n	800a130 <process_set_config+0x118>
    driver = &_app_driver[drvid];
 800a11c:	4b58      	ldr	r3, [pc, #352]	@ (800a280 <process_set_config+0x268>)
 800a11e:	6819      	ldr	r1, [r3, #0]
 800a120:	7bfa      	ldrb	r2, [r7, #15]
 800a122:	4613      	mov	r3, r2
 800a124:	00db      	lsls	r3, r3, #3
 800a126:	4413      	add	r3, r2
 800a128:	009b      	lsls	r3, r3, #2
 800a12a:	440b      	add	r3, r1
 800a12c:	60bb      	str	r3, [r7, #8]
 800a12e:	e00f      	b.n	800a150 <process_set_config+0x138>
    drvid -= _app_driver_count;
 800a130:	4b52      	ldr	r3, [pc, #328]	@ (800a27c <process_set_config+0x264>)
 800a132:	781b      	ldrb	r3, [r3, #0]
 800a134:	7bfa      	ldrb	r2, [r7, #15]
 800a136:	1ad3      	subs	r3, r2, r3
 800a138:	73fb      	strb	r3, [r7, #15]
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800a13a:	7bfb      	ldrb	r3, [r7, #15]
 800a13c:	2b03      	cmp	r3, #3
 800a13e:	d807      	bhi.n	800a150 <process_set_config+0x138>
      driver = &_usbd_driver[drvid];
 800a140:	7bfa      	ldrb	r2, [r7, #15]
 800a142:	4613      	mov	r3, r2
 800a144:	00db      	lsls	r3, r3, #3
 800a146:	4413      	add	r3, r2
 800a148:	009b      	lsls	r3, r3, #2
 800a14a:	4a4e      	ldr	r2, [pc, #312]	@ (800a284 <process_set_config+0x26c>)
 800a14c:	4413      	add	r3, r2
 800a14e:	60bb      	str	r3, [r7, #8]
  return driver;
 800a150:	68bb      	ldr	r3, [r7, #8]
    {
      usbd_class_driver_t const *driver = get_driver(drv_id);
 800a152:	63bb      	str	r3, [r7, #56]	@ 0x38
      TU_ASSERT(driver);
 800a154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a156:	2b00      	cmp	r3, #0
 800a158:	d10a      	bne.n	800a170 <process_set_config+0x158>
 800a15a:	4b46      	ldr	r3, [pc, #280]	@ (800a274 <process_set_config+0x25c>)
 800a15c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a15e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f003 0301 	and.w	r3, r3, #1
 800a166:	2b00      	cmp	r3, #0
 800a168:	d000      	beq.n	800a16c <process_set_config+0x154>
 800a16a:	be00      	bkpt	0x0000
 800a16c:	2300      	movs	r3, #0
 800a16e:	e07c      	b.n	800a26a <process_set_config+0x252>
      uint16_t const drv_len = driver->open(rhport, desc_itf, remaining_len);
 800a170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a172:	691b      	ldr	r3, [r3, #16]
 800a174:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800a176:	79f8      	ldrb	r0, [r7, #7]
 800a178:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a17a:	4798      	blx	r3
 800a17c:	4603      	mov	r3, r0
 800a17e:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ( (sizeof(tusb_desc_interface_t) <= drv_len)  && (drv_len <= remaining_len) )
 800a180:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a182:	2b08      	cmp	r3, #8
 800a184:	d94a      	bls.n	800a21c <process_set_config+0x204>
 800a186:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a188:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d846      	bhi.n	800a21c <process_set_config+0x204>
        // Open successfully
        TU_LOG_USBD("  %s opened\r\n", driver->name);

        // Some drivers use 2 or more interfaces but may not have IAD e.g MIDI (always) or
        // BTH (even CDC) with class in device descriptor (single interface)
        if (assoc_itf_count == 1) {
 800a18e:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800a192:	2b01      	cmp	r3, #1
 800a194:	d107      	bne.n	800a1a6 <process_set_config+0x18e>
          #if CFG_TUD_CDC
          if ( driver->open == cdcd_open ) {
 800a196:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a198:	691b      	ldr	r3, [r3, #16]
 800a19a:	4a3b      	ldr	r2, [pc, #236]	@ (800a288 <process_set_config+0x270>)
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d102      	bne.n	800a1a6 <process_set_config+0x18e>
            assoc_itf_count = 2;
 800a1a0:	2302      	movs	r3, #2
 800a1a2:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
          }
          #endif
        }

        // bind (associated) interfaces to found driver
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800a1a6:	2300      	movs	r3, #0
 800a1a8:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800a1ac:	e024      	b.n	800a1f8 <process_set_config+0x1e0>
        {
          uint8_t const itf_num = desc_itf->bInterfaceNumber+i;
 800a1ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1b0:	789a      	ldrb	r2, [r3, #2]
 800a1b2:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800a1b6:	4413      	add	r3, r2
 800a1b8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

          // Interface number must not be used already
          TU_ASSERT(DRVID_INVALID == _usbd_dev.itf2drv[itf_num]);
 800a1bc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800a1c0:	4a2d      	ldr	r2, [pc, #180]	@ (800a278 <process_set_config+0x260>)
 800a1c2:	4413      	add	r3, r2
 800a1c4:	791b      	ldrb	r3, [r3, #4]
 800a1c6:	2bff      	cmp	r3, #255	@ 0xff
 800a1c8:	d00a      	beq.n	800a1e0 <process_set_config+0x1c8>
 800a1ca:	4b2a      	ldr	r3, [pc, #168]	@ (800a274 <process_set_config+0x25c>)
 800a1cc:	633b      	str	r3, [r7, #48]	@ 0x30
 800a1ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f003 0301 	and.w	r3, r3, #1
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d000      	beq.n	800a1dc <process_set_config+0x1c4>
 800a1da:	be00      	bkpt	0x0000
 800a1dc:	2300      	movs	r3, #0
 800a1de:	e044      	b.n	800a26a <process_set_config+0x252>
          _usbd_dev.itf2drv[itf_num] = drv_id;
 800a1e0:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800a1e4:	4a24      	ldr	r2, [pc, #144]	@ (800a278 <process_set_config+0x260>)
 800a1e6:	4413      	add	r3, r2
 800a1e8:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800a1ec:	711a      	strb	r2, [r3, #4]
        for(uint8_t i=0; i<assoc_itf_count; i++)
 800a1ee:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 800a1f2:	3301      	adds	r3, #1
 800a1f4:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
 800a1f8:	f897 2051 	ldrb.w	r2, [r7, #81]	@ 0x51
 800a1fc:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800a200:	429a      	cmp	r2, r3
 800a202:	d3d4      	bcc.n	800a1ae <process_set_config+0x196>
        }

        // bind all endpoints to found driver
        tu_edpt_bind_driver(_usbd_dev.ep2drv, desc_itf, drv_len, drv_id);
 800a204:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800a208:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800a20a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a20c:	481f      	ldr	r0, [pc, #124]	@ (800a28c <process_set_config+0x274>)
 800a20e:	f003 fb95 	bl	800d93c <tu_edpt_bind_driver>

        // next Interface
        p_desc += drv_len;
 800a212:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a214:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a216:	4413      	add	r3, r2
 800a218:	657b      	str	r3, [r7, #84]	@ 0x54

        break; // exit driver find loop
 800a21a:	e00d      	b.n	800a238 <process_set_config+0x220>
    for (drv_id = 0; drv_id < TOTAL_DRIVER_COUNT; drv_id++)
 800a21c:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 800a220:	3301      	adds	r3, #1
 800a222:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
 800a226:	4b15      	ldr	r3, [pc, #84]	@ (800a27c <process_set_config+0x264>)
 800a228:	781b      	ldrb	r3, [r3, #0]
 800a22a:	3304      	adds	r3, #4
 800a22c:	b2db      	uxtb	r3, r3
 800a22e:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800a232:	429a      	cmp	r2, r3
 800a234:	f4ff af68 	bcc.w	800a108 <process_set_config+0xf0>
      }
    }

    // Failed if there is no supported drivers
    TU_ASSERT(drv_id < TOTAL_DRIVER_COUNT);
 800a238:	4b10      	ldr	r3, [pc, #64]	@ (800a27c <process_set_config+0x264>)
 800a23a:	781b      	ldrb	r3, [r3, #0]
 800a23c:	3304      	adds	r3, #4
 800a23e:	b2db      	uxtb	r3, r3
 800a240:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 800a244:	429a      	cmp	r2, r3
 800a246:	d30a      	bcc.n	800a25e <process_set_config+0x246>
 800a248:	4b0a      	ldr	r3, [pc, #40]	@ (800a274 <process_set_config+0x25c>)
 800a24a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a24c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f003 0301 	and.w	r3, r3, #1
 800a254:	2b00      	cmp	r3, #0
 800a256:	d000      	beq.n	800a25a <process_set_config+0x242>
 800a258:	be00      	bkpt	0x0000
 800a25a:	2300      	movs	r3, #0
 800a25c:	e005      	b.n	800a26a <process_set_config+0x252>
  while( p_desc < desc_end )
 800a25e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a260:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a262:	429a      	cmp	r2, r3
 800a264:	f4ff af1a 	bcc.w	800a09c <process_set_config+0x84>
  }

  return true;
 800a268:	2301      	movs	r3, #1
}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3758      	adds	r7, #88	@ 0x58
 800a26e:	46bd      	mov	sp, r7
 800a270:	bd80      	pop	{r7, pc}
 800a272:	bf00      	nop
 800a274:	e000edf0 	.word	0xe000edf0
 800a278:	20010f3c 	.word	0x20010f3c
 800a27c:	20010f70 	.word	0x20010f70
 800a280:	20010f6c 	.word	0x20010f6c
 800a284:	0800f004 	.word	0x0800f004
 800a288:	080058ed 	.word	0x080058ed
 800a28c:	20010f50 	.word	0x20010f50

0800a290 <process_get_descriptor>:

// return descriptor's buffer and update desc_len
static bool process_get_descriptor(uint8_t rhport, tusb_control_request_t const * p_request)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b094      	sub	sp, #80	@ 0x50
 800a294:	af00      	add	r7, sp, #0
 800a296:	4603      	mov	r3, r0
 800a298:	6039      	str	r1, [r7, #0]
 800a29a:	71fb      	strb	r3, [r7, #7]
  tusb_desc_type_t const desc_type = (tusb_desc_type_t) tu_u16_high(p_request->wValue);
 800a29c:	683b      	ldr	r3, [r7, #0]
 800a29e:	885b      	ldrh	r3, [r3, #2]
 800a2a0:	b29b      	uxth	r3, r3
 800a2a2:	84bb      	strh	r3, [r7, #36]	@ 0x24
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_high(uint16_t ui16) { return TU_U16_HIGH(ui16); }
 800a2a4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a2a6:	0a1b      	lsrs	r3, r3, #8
 800a2a8:	b29b      	uxth	r3, r3
 800a2aa:	b2db      	uxtb	r3, r3
 800a2ac:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  uint8_t const desc_index = tu_u16_low( p_request->wValue );
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	885b      	ldrh	r3, [r3, #2]
 800a2b4:	b29b      	uxth	r3, r3
 800a2b6:	84fb      	strh	r3, [r7, #38]	@ 0x26
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }
 800a2b8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a2ba:	b2db      	uxtb	r3, r3
 800a2bc:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

  switch(desc_type) { //-V2520
 800a2c0:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800a2c4:	3b01      	subs	r3, #1
 800a2c6:	2b0e      	cmp	r3, #14
 800a2c8:	f200 80b4 	bhi.w	800a434 <process_get_descriptor+0x1a4>
 800a2cc:	a201      	add	r2, pc, #4	@ (adr r2, 800a2d4 <process_get_descriptor+0x44>)
 800a2ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2d2:	bf00      	nop
 800a2d4:	0800a311 	.word	0x0800a311
 800a2d8:	0800a375 	.word	0x0800a375
 800a2dc:	0800a3db 	.word	0x0800a3db
 800a2e0:	0800a435 	.word	0x0800a435
 800a2e4:	0800a435 	.word	0x0800a435
 800a2e8:	0800a40f 	.word	0x0800a40f
 800a2ec:	0800a375 	.word	0x0800a375
 800a2f0:	0800a435 	.word	0x0800a435
 800a2f4:	0800a435 	.word	0x0800a435
 800a2f8:	0800a435 	.word	0x0800a435
 800a2fc:	0800a435 	.word	0x0800a435
 800a300:	0800a435 	.word	0x0800a435
 800a304:	0800a435 	.word	0x0800a435
 800a308:	0800a435 	.word	0x0800a435
 800a30c:	0800a343 	.word	0x0800a343
    case TUSB_DESC_DEVICE: {
      TU_LOG_USBD(" Device\r\n");

      void* desc_device = (void*) (uintptr_t) tud_descriptor_device_cb();
 800a310:	f7f7 f80e 	bl	8001330 <tud_descriptor_device_cb>
 800a314:	62f8      	str	r0, [r7, #44]	@ 0x2c
      TU_ASSERT(desc_device);
 800a316:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d10a      	bne.n	800a332 <process_get_descriptor+0xa2>
 800a31c:	4b48      	ldr	r3, [pc, #288]	@ (800a440 <process_get_descriptor+0x1b0>)
 800a31e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f003 0301 	and.w	r3, r3, #1
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d000      	beq.n	800a32e <process_get_descriptor+0x9e>
 800a32c:	be00      	bkpt	0x0000
 800a32e:	2300      	movs	r3, #0
 800a330:	e081      	b.n	800a436 <process_get_descriptor+0x1a6>
        tusb_control_request_t mod_request = *p_request;
        mod_request.wLength = CFG_TUD_ENDPOINT0_SIZE;

        return tud_control_xfer(rhport, &mod_request, desc_device, CFG_TUD_ENDPOINT0_SIZE);
      }else {
        return tud_control_xfer(rhport, p_request, desc_device, sizeof(tusb_desc_device_t));
 800a332:	79f8      	ldrb	r0, [r7, #7]
 800a334:	2312      	movs	r3, #18
 800a336:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a338:	6839      	ldr	r1, [r7, #0]
 800a33a:	f000 ff17 	bl	800b16c <tud_control_xfer>
 800a33e:	4603      	mov	r3, r0
 800a340:	e079      	b.n	800a436 <process_get_descriptor+0x1a6>

    case TUSB_DESC_BOS: {
      TU_LOG_USBD(" BOS\r\n");

      // requested by host if USB > 2.0 ( i.e 2.1 or 3.x )
      uintptr_t desc_bos = (uintptr_t) tud_descriptor_bos_cb();
 800a342:	f7fe ffab 	bl	800929c <tud_descriptor_bos_cb>
 800a346:	4603      	mov	r3, r0
 800a348:	647b      	str	r3, [r7, #68]	@ 0x44
      TU_VERIFY(desc_bos != 0);
 800a34a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d101      	bne.n	800a354 <process_get_descriptor+0xc4>
 800a350:	2300      	movs	r3, #0
 800a352:	e070      	b.n	800a436 <process_get_descriptor+0x1a6>

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_bos + offsetof(tusb_desc_bos_t, wTotalLength))) );
 800a354:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a356:	3302      	adds	r3, #2
 800a358:	623b      	str	r3, [r7, #32]
  return *((uint16_t const *) mem);
 800a35a:	6a3b      	ldr	r3, [r7, #32]
 800a35c:	881b      	ldrh	r3, [r3, #0]
 800a35e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

      return tud_control_xfer(rhport, p_request, (void*) desc_bos, total_len);
 800a362:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a364:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a368:	79f8      	ldrb	r0, [r7, #7]
 800a36a:	6839      	ldr	r1, [r7, #0]
 800a36c:	f000 fefe 	bl	800b16c <tud_control_xfer>
 800a370:	4603      	mov	r3, r0
 800a372:	e060      	b.n	800a436 <process_get_descriptor+0x1a6>

    case TUSB_DESC_CONFIGURATION:
    case TUSB_DESC_OTHER_SPEED_CONFIG: {
      uintptr_t desc_config;

      if ( desc_type == TUSB_DESC_CONFIGURATION ) {
 800a374:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800a378:	2b02      	cmp	r3, #2
 800a37a:	d114      	bne.n	800a3a6 <process_get_descriptor+0x116>
        TU_LOG_USBD(" Configuration[%u]\r\n", desc_index);
        desc_config = (uintptr_t) tud_descriptor_configuration_cb(desc_index);
 800a37c:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800a380:	4618      	mov	r0, r3
 800a382:	f7f6 fff7 	bl	8001374 <tud_descriptor_configuration_cb>
 800a386:	4603      	mov	r3, r0
 800a388:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_ASSERT(desc_config != 0);
 800a38a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d116      	bne.n	800a3be <process_get_descriptor+0x12e>
 800a390:	4b2b      	ldr	r3, [pc, #172]	@ (800a440 <process_get_descriptor+0x1b0>)
 800a392:	637b      	str	r3, [r7, #52]	@ 0x34
 800a394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	f003 0301 	and.w	r3, r3, #1
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d000      	beq.n	800a3a2 <process_get_descriptor+0x112>
 800a3a0:	be00      	bkpt	0x0000
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	e047      	b.n	800a436 <process_get_descriptor+0x1a6>
      }else {
        // Host only request this after getting Device Qualifier descriptor
        TU_LOG_USBD(" Other Speed Configuration\r\n");
        desc_config = (uintptr_t) tud_descriptor_other_speed_configuration_cb(desc_index);
 800a3a6:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800a3aa:	4618      	mov	r0, r3
 800a3ac:	f7fe ff86 	bl	80092bc <tud_descriptor_other_speed_configuration_cb>
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
        TU_VERIFY(desc_config != 0);
 800a3b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d101      	bne.n	800a3be <process_get_descriptor+0x12e>
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	e03b      	b.n	800a436 <process_get_descriptor+0x1a6>
      }

      // Use offsetof to avoid pointer to the odd/misaligned address
      uint16_t const total_len = tu_le16toh( tu_unaligned_read16((const void*) (desc_config + offsetof(tusb_desc_configuration_t, wTotalLength))) );
 800a3be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a3c0:	3302      	adds	r3, #2
 800a3c2:	61fb      	str	r3, [r7, #28]
 800a3c4:	69fb      	ldr	r3, [r7, #28]
 800a3c6:	881b      	ldrh	r3, [r3, #0]
 800a3c8:	867b      	strh	r3, [r7, #50]	@ 0x32

      return tud_control_xfer(rhport, p_request, (void*) desc_config, total_len);
 800a3ca:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a3cc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800a3ce:	79f8      	ldrb	r0, [r7, #7]
 800a3d0:	6839      	ldr	r1, [r7, #0]
 800a3d2:	f000 fecb 	bl	800b16c <tud_control_xfer>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	e02d      	b.n	800a436 <process_get_descriptor+0x1a6>

    case TUSB_DESC_STRING: {
      TU_LOG_USBD(" String[%u]\r\n", desc_index);

      // String Descriptor always uses the desc set from user
      uint8_t const* desc_str = (uint8_t const*) tud_descriptor_string_cb(desc_index, tu_le16toh(p_request->wIndex));
 800a3da:	683b      	ldr	r3, [r7, #0]
 800a3dc:	889b      	ldrh	r3, [r3, #4]
 800a3de:	b29a      	uxth	r2, r3
 800a3e0:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800a3e4:	4611      	mov	r1, r2
 800a3e6:	4618      	mov	r0, r3
 800a3e8:	f7f6 ffdc 	bl	80013a4 <tud_descriptor_string_cb>
 800a3ec:	63b8      	str	r0, [r7, #56]	@ 0x38
      TU_VERIFY(desc_str);
 800a3ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d101      	bne.n	800a3f8 <process_get_descriptor+0x168>
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	e01e      	b.n	800a436 <process_get_descriptor+0x1a6>
 800a3f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3fa:	61bb      	str	r3, [r7, #24]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
 800a3fc:	69bb      	ldr	r3, [r7, #24]
 800a3fe:	781b      	ldrb	r3, [r3, #0]

      // first byte of descriptor is its size
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_str, tu_desc_len(desc_str));
 800a400:	79f8      	ldrb	r0, [r7, #7]
 800a402:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a404:	6839      	ldr	r1, [r7, #0]
 800a406:	f000 feb1 	bl	800b16c <tud_control_xfer>
 800a40a:	4603      	mov	r3, r0
 800a40c:	e013      	b.n	800a436 <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    case TUSB_DESC_DEVICE_QUALIFIER: {
      TU_LOG_USBD(" Device Qualifier\r\n");
      uint8_t const* desc_qualifier = tud_descriptor_device_qualifier_cb();
 800a40e:	f7fe ff4d 	bl	80092ac <tud_descriptor_device_qualifier_cb>
 800a412:	63f8      	str	r0, [r7, #60]	@ 0x3c
      TU_VERIFY(desc_qualifier);
 800a414:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a416:	2b00      	cmp	r3, #0
 800a418:	d101      	bne.n	800a41e <process_get_descriptor+0x18e>
 800a41a:	2300      	movs	r3, #0
 800a41c:	e00b      	b.n	800a436 <process_get_descriptor+0x1a6>
 800a41e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a420:	617b      	str	r3, [r7, #20]
 800a422:	697b      	ldr	r3, [r7, #20]
 800a424:	781b      	ldrb	r3, [r3, #0]
      return tud_control_xfer(rhport, p_request, (void*) (uintptr_t) desc_qualifier, tu_desc_len(desc_qualifier));
 800a426:	79f8      	ldrb	r0, [r7, #7]
 800a428:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a42a:	6839      	ldr	r1, [r7, #0]
 800a42c:	f000 fe9e 	bl	800b16c <tud_control_xfer>
 800a430:	4603      	mov	r3, r0
 800a432:	e000      	b.n	800a436 <process_get_descriptor+0x1a6>
    }
    // break; // unreachable

    default: return false;
 800a434:	2300      	movs	r3, #0
  }
}
 800a436:	4618      	mov	r0, r3
 800a438:	3750      	adds	r7, #80	@ 0x50
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd80      	pop	{r7, pc}
 800a43e:	bf00      	nop
 800a440:	e000edf0 	.word	0xe000edf0

0800a444 <dcd_event_handler>:

//--------------------------------------------------------------------+
// DCD Event Handler
//--------------------------------------------------------------------+
TU_ATTR_FAST_FUNC void dcd_event_handler(dcd_event_t const* event, bool in_isr) {
 800a444:	b590      	push	{r4, r7, lr}
 800a446:	b0a5      	sub	sp, #148	@ 0x94
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
 800a44c:	460b      	mov	r3, r1
 800a44e:	70fb      	strb	r3, [r7, #3]
  bool send = false;
 800a450:	2300      	movs	r3, #0
 800a452:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  switch (event->event_id) {
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	785b      	ldrb	r3, [r3, #1]
 800a45a:	3b02      	subs	r3, #2
 800a45c:	2b05      	cmp	r3, #5
 800a45e:	f200 823c 	bhi.w	800a8da <dcd_event_handler+0x496>
 800a462:	a201      	add	r2, pc, #4	@ (adr r2, 800a468 <dcd_event_handler+0x24>)
 800a464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a468:	0800a481 	.word	0x0800a481
 800a46c:	0800a4f1 	.word	0x0800a4f1
 800a470:	0800a4ad 	.word	0x0800a4ad
 800a474:	0800a4cf 	.word	0x0800a4cf
 800a478:	0800a751 	.word	0x0800a751
 800a47c:	0800a767 	.word	0x0800a767
    case DCD_EVENT_UNPLUGGED:
      _usbd_dev.connected = 0;
 800a480:	4aad      	ldr	r2, [pc, #692]	@ (800a738 <dcd_event_handler+0x2f4>)
 800a482:	7813      	ldrb	r3, [r2, #0]
 800a484:	f023 0301 	bic.w	r3, r3, #1
 800a488:	7013      	strb	r3, [r2, #0]
      _usbd_dev.addressed = 0;
 800a48a:	4aab      	ldr	r2, [pc, #684]	@ (800a738 <dcd_event_handler+0x2f4>)
 800a48c:	7813      	ldrb	r3, [r2, #0]
 800a48e:	f023 0302 	bic.w	r3, r3, #2
 800a492:	7013      	strb	r3, [r2, #0]
      _usbd_dev.cfg_num = 0;
 800a494:	4ba8      	ldr	r3, [pc, #672]	@ (800a738 <dcd_event_handler+0x2f4>)
 800a496:	2200      	movs	r2, #0
 800a498:	705a      	strb	r2, [r3, #1]
      _usbd_dev.suspended = 0;
 800a49a:	4aa7      	ldr	r2, [pc, #668]	@ (800a738 <dcd_event_handler+0x2f4>)
 800a49c:	7813      	ldrb	r3, [r2, #0]
 800a49e:	f023 0304 	bic.w	r3, r3, #4
 800a4a2:	7013      	strb	r3, [r2, #0]
      send = true;
 800a4a4:	2301      	movs	r3, #1
 800a4a6:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800a4aa:	e221      	b.n	800a8f0 <dcd_event_handler+0x4ac>
    case DCD_EVENT_SUSPEND:
      // NOTE: When plugging/unplugging device, the D+/D- state are unstable and
      // can accidentally meet the SUSPEND condition ( Bus Idle for 3ms ).
      // In addition, some MCUs such as SAMD or boards that haven no VBUS detection cannot distinguish
      // suspended vs disconnected. We will skip handling SUSPEND/RESUME event if not currently connected
      if (_usbd_dev.connected) {
 800a4ac:	4ba2      	ldr	r3, [pc, #648]	@ (800a738 <dcd_event_handler+0x2f4>)
 800a4ae:	781b      	ldrb	r3, [r3, #0]
 800a4b0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a4b4:	b2db      	uxtb	r3, r3
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	f000 8213 	beq.w	800a8e2 <dcd_event_handler+0x49e>
        _usbd_dev.suspended = 1;
 800a4bc:	4a9e      	ldr	r2, [pc, #632]	@ (800a738 <dcd_event_handler+0x2f4>)
 800a4be:	7813      	ldrb	r3, [r2, #0]
 800a4c0:	f043 0304 	orr.w	r3, r3, #4
 800a4c4:	7013      	strb	r3, [r2, #0]
        send = true;
 800a4c6:	2301      	movs	r3, #1
 800a4c8:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800a4cc:	e209      	b.n	800a8e2 <dcd_event_handler+0x49e>

    case DCD_EVENT_RESUME:
      // skip event if not connected (especially required for SAMD)
      if (_usbd_dev.connected) {
 800a4ce:	4b9a      	ldr	r3, [pc, #616]	@ (800a738 <dcd_event_handler+0x2f4>)
 800a4d0:	781b      	ldrb	r3, [r3, #0]
 800a4d2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a4d6:	b2db      	uxtb	r3, r3
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	f000 8204 	beq.w	800a8e6 <dcd_event_handler+0x4a2>
        _usbd_dev.suspended = 0;
 800a4de:	4a96      	ldr	r2, [pc, #600]	@ (800a738 <dcd_event_handler+0x2f4>)
 800a4e0:	7813      	ldrb	r3, [r2, #0]
 800a4e2:	f023 0304 	bic.w	r3, r3, #4
 800a4e6:	7013      	strb	r3, [r2, #0]
        send = true;
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      }
      break;
 800a4ee:	e1fa      	b.n	800a8e6 <dcd_event_handler+0x4a2>

    case DCD_EVENT_SOF:
      // SOF driver handler in ISR context
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800a4f6:	e044      	b.n	800a582 <dcd_event_handler+0x13e>
 800a4f8:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800a4fc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
  usbd_class_driver_t const *driver = NULL;
 800a500:	2300      	movs	r3, #0
 800a502:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (drvid < _app_driver_count) {
 800a504:	4b8d      	ldr	r3, [pc, #564]	@ (800a73c <dcd_event_handler+0x2f8>)
 800a506:	781b      	ldrb	r3, [r3, #0]
 800a508:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800a50c:	429a      	cmp	r2, r3
 800a50e:	d20a      	bcs.n	800a526 <dcd_event_handler+0xe2>
    driver = &_app_driver[drvid];
 800a510:	4b8b      	ldr	r3, [pc, #556]	@ (800a740 <dcd_event_handler+0x2fc>)
 800a512:	6819      	ldr	r1, [r3, #0]
 800a514:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800a518:	4613      	mov	r3, r2
 800a51a:	00db      	lsls	r3, r3, #3
 800a51c:	4413      	add	r3, r2
 800a51e:	009b      	lsls	r3, r3, #2
 800a520:	440b      	add	r3, r1
 800a522:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a524:	e013      	b.n	800a54e <dcd_event_handler+0x10a>
    drvid -= _app_driver_count;
 800a526:	4b85      	ldr	r3, [pc, #532]	@ (800a73c <dcd_event_handler+0x2f8>)
 800a528:	781b      	ldrb	r3, [r3, #0]
 800a52a:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800a52e:	1ad3      	subs	r3, r2, r3
 800a530:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800a534:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800a538:	2b03      	cmp	r3, #3
 800a53a:	d808      	bhi.n	800a54e <dcd_event_handler+0x10a>
      driver = &_usbd_driver[drvid];
 800a53c:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800a540:	4613      	mov	r3, r2
 800a542:	00db      	lsls	r3, r3, #3
 800a544:	4413      	add	r3, r2
 800a546:	009b      	lsls	r3, r3, #2
 800a548:	4a7e      	ldr	r2, [pc, #504]	@ (800a744 <dcd_event_handler+0x300>)
 800a54a:	4413      	add	r3, r2
 800a54c:	67bb      	str	r3, [r7, #120]	@ 0x78
  return driver;
 800a54e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
        usbd_class_driver_t const* driver = get_driver(i);
 800a550:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        if (driver && driver->sof) {
 800a554:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d00d      	beq.n	800a578 <dcd_event_handler+0x134>
 800a55c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a560:	6a1b      	ldr	r3, [r3, #32]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d008      	beq.n	800a578 <dcd_event_handler+0x134>
          driver->sof(event->rhport, event->sof.frame_count);
 800a566:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a56a:	6a1b      	ldr	r3, [r3, #32]
 800a56c:	687a      	ldr	r2, [r7, #4]
 800a56e:	7810      	ldrb	r0, [r2, #0]
 800a570:	687a      	ldr	r2, [r7, #4]
 800a572:	6852      	ldr	r2, [r2, #4]
 800a574:	4611      	mov	r1, r2
 800a576:	4798      	blx	r3
      for (uint8_t i = 0; i < TOTAL_DRIVER_COUNT; i++) {
 800a578:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800a57c:	3301      	adds	r3, #1
 800a57e:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800a582:	4b6e      	ldr	r3, [pc, #440]	@ (800a73c <dcd_event_handler+0x2f8>)
 800a584:	781b      	ldrb	r3, [r3, #0]
 800a586:	3304      	adds	r3, #4
 800a588:	b2db      	uxtb	r3, r3
 800a58a:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800a58e:	429a      	cmp	r2, r3
 800a590:	d3b2      	bcc.n	800a4f8 <dcd_event_handler+0xb4>
        }
      }

      // Some MCUs after running dcd_remote_wakeup() does not have way to detect the end of remote wakeup
      // which last 1-15 ms. DCD can use SOF as a clear indicator that bus is back to operational
      if (_usbd_dev.suspended) {
 800a592:	4b69      	ldr	r3, [pc, #420]	@ (800a738 <dcd_event_handler+0x2f4>)
 800a594:	781b      	ldrb	r3, [r3, #0]
 800a596:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d05a      	beq.n	800a656 <dcd_event_handler+0x212>
        _usbd_dev.suspended = 0;
 800a5a0:	4a65      	ldr	r2, [pc, #404]	@ (800a738 <dcd_event_handler+0x2f4>)
 800a5a2:	7813      	ldrb	r3, [r2, #0]
 800a5a4:	f023 0304 	bic.w	r3, r3, #4
 800a5a8:	7013      	strb	r3, [r2, #0]

        dcd_event_t const event_resume = {.rhport = event->rhport, .event_id = DCD_EVENT_RESUME};
 800a5aa:	f107 0314 	add.w	r3, r7, #20
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	601a      	str	r2, [r3, #0]
 800a5b2:	605a      	str	r2, [r3, #4]
 800a5b4:	609a      	str	r2, [r3, #8]
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	781b      	ldrb	r3, [r3, #0]
 800a5ba:	753b      	strb	r3, [r7, #20]
 800a5bc:	2305      	movs	r3, #5
 800a5be:	757b      	strb	r3, [r7, #21]
 800a5c0:	f107 0314 	add.w	r3, r7, #20
 800a5c4:	677b      	str	r3, [r7, #116]	@ 0x74
 800a5c6:	78fb      	ldrb	r3, [r7, #3]
 800a5c8:	f887 3073 	strb.w	r3, [r7, #115]	@ 0x73
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a5cc:	4b5e      	ldr	r3, [pc, #376]	@ (800a748 <dcd_event_handler+0x304>)
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a5d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a5d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a5d6:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800a5da:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
}

TU_ATTR_ALWAYS_INLINE static inline bool osal_queue_send(osal_queue_t qhdl, void const* data, bool in_isr) {
  if (!in_isr) {
 800a5de:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a5e2:	f083 0301 	eor.w	r3, r3, #1
 800a5e6:	b2db      	uxtb	r3, r3
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d003      	beq.n	800a5f4 <dcd_event_handler+0x1b0>
    qhdl->interrupt_set(false);
 800a5ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	2000      	movs	r0, #0
 800a5f2:	4798      	blx	r3
  }

  const bool success = tu_fifo_write(&qhdl->ff, data);
 800a5f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a5f6:	3304      	adds	r3, #4
 800a5f8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	f7fe fd0a 	bl	8009014 <tu_fifo_write>
 800a600:	4603      	mov	r3, r0
 800a602:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66

  if (!in_isr) {
 800a606:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800a60a:	f083 0301 	eor.w	r3, r3, #1
 800a60e:	b2db      	uxtb	r3, r3
 800a610:	2b00      	cmp	r3, #0
 800a612:	d003      	beq.n	800a61c <dcd_event_handler+0x1d8>
    qhdl->interrupt_set(true);
 800a614:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	2001      	movs	r0, #1
 800a61a:	4798      	blx	r3
  }

  return success;
 800a61c:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800a620:	f083 0301 	eor.w	r3, r3, #1
 800a624:	b2db      	uxtb	r3, r3
 800a626:	2b00      	cmp	r3, #0
 800a628:	d009      	beq.n	800a63e <dcd_event_handler+0x1fa>
 800a62a:	4b48      	ldr	r3, [pc, #288]	@ (800a74c <dcd_event_handler+0x308>)
 800a62c:	663b      	str	r3, [r7, #96]	@ 0x60
 800a62e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	f003 0301 	and.w	r3, r3, #1
 800a636:	2b00      	cmp	r3, #0
 800a638:	d00c      	beq.n	800a654 <dcd_event_handler+0x210>
 800a63a:	be00      	bkpt	0x0000
 800a63c:	e00a      	b.n	800a654 <dcd_event_handler+0x210>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800a63e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a640:	7818      	ldrb	r0, [r3, #0]
 800a642:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a644:	785b      	ldrb	r3, [r3, #1]
 800a646:	4619      	mov	r1, r3
 800a648:	f897 3073 	ldrb.w	r3, [r7, #115]	@ 0x73
 800a64c:	461a      	mov	r2, r3
 800a64e:	f7fe fe0d 	bl	800926c <tud_event_hook_cb>
  return true;
 800a652:	e000      	b.n	800a656 <dcd_event_handler+0x212>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a654:	bf00      	nop
        queue_event(&event_resume, in_isr);
      }

      if (tu_bit_test(_usbd_dev.sof_consumer, SOF_CONSUMER_USER)) {
 800a656:	4b38      	ldr	r3, [pc, #224]	@ (800a738 <dcd_event_handler+0x2f4>)
 800a658:	78db      	ldrb	r3, [r3, #3]
 800a65a:	b2db      	uxtb	r3, r3
 800a65c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a65e:	2300      	movs	r3, #0
 800a660:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800a664:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800a668:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a66a:	fa22 f303 	lsr.w	r3, r2, r3
 800a66e:	f003 0301 	and.w	r3, r3, #1
 800a672:	2b00      	cmp	r3, #0
 800a674:	bf14      	ite	ne
 800a676:	2301      	movne	r3, #1
 800a678:	2300      	moveq	r3, #0
 800a67a:	b2db      	uxtb	r3, r3
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	f000 8134 	beq.w	800a8ea <dcd_event_handler+0x4a6>
        dcd_event_t const event_sof = {.rhport = event->rhport, .event_id = DCD_EVENT_SOF, .sof.frame_count = event->sof.frame_count};
 800a682:	f107 0308 	add.w	r3, r7, #8
 800a686:	2200      	movs	r2, #0
 800a688:	601a      	str	r2, [r3, #0]
 800a68a:	605a      	str	r2, [r3, #4]
 800a68c:	609a      	str	r2, [r3, #8]
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	781b      	ldrb	r3, [r3, #0]
 800a692:	723b      	strb	r3, [r7, #8]
 800a694:	2303      	movs	r3, #3
 800a696:	727b      	strb	r3, [r7, #9]
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	685b      	ldr	r3, [r3, #4]
 800a69c:	60fb      	str	r3, [r7, #12]
 800a69e:	f107 0308 	add.w	r3, r7, #8
 800a6a2:	657b      	str	r3, [r7, #84]	@ 0x54
 800a6a4:	78fb      	ldrb	r3, [r7, #3]
 800a6a6:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a6aa:	4b27      	ldr	r3, [pc, #156]	@ (800a748 <dcd_event_handler+0x304>)
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a6b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a6b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a6b4:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800a6b8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  if (!in_isr) {
 800a6bc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a6c0:	f083 0301 	eor.w	r3, r3, #1
 800a6c4:	b2db      	uxtb	r3, r3
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d003      	beq.n	800a6d2 <dcd_event_handler+0x28e>
    qhdl->interrupt_set(false);
 800a6ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	2000      	movs	r0, #0
 800a6d0:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800a6d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6d4:	3304      	adds	r3, #4
 800a6d6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a6d8:	4618      	mov	r0, r3
 800a6da:	f7fe fc9b 	bl	8009014 <tu_fifo_write>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  if (!in_isr) {
 800a6e4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800a6e8:	f083 0301 	eor.w	r3, r3, #1
 800a6ec:	b2db      	uxtb	r3, r3
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d003      	beq.n	800a6fa <dcd_event_handler+0x2b6>
    qhdl->interrupt_set(true);
 800a6f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	2001      	movs	r0, #1
 800a6f8:	4798      	blx	r3
  return success;
 800a6fa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800a6fe:	f083 0301 	eor.w	r3, r3, #1
 800a702:	b2db      	uxtb	r3, r3
 800a704:	2b00      	cmp	r3, #0
 800a706:	d009      	beq.n	800a71c <dcd_event_handler+0x2d8>
 800a708:	4b10      	ldr	r3, [pc, #64]	@ (800a74c <dcd_event_handler+0x308>)
 800a70a:	643b      	str	r3, [r7, #64]	@ 0x40
 800a70c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f003 0301 	and.w	r3, r3, #1
 800a714:	2b00      	cmp	r3, #0
 800a716:	d00c      	beq.n	800a732 <dcd_event_handler+0x2ee>
 800a718:	be00      	bkpt	0x0000
 800a71a:	e00a      	b.n	800a732 <dcd_event_handler+0x2ee>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800a71c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a71e:	7818      	ldrb	r0, [r3, #0]
 800a720:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a722:	785b      	ldrb	r3, [r3, #1]
 800a724:	4619      	mov	r1, r3
 800a726:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800a72a:	461a      	mov	r2, r3
 800a72c:	f7fe fd9e 	bl	800926c <tud_event_hook_cb>
  return true;
 800a730:	e000      	b.n	800a734 <dcd_event_handler+0x2f0>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a732:	bf00      	nop
        queue_event(&event_sof, in_isr);
      }
      break;
 800a734:	e0d9      	b.n	800a8ea <dcd_event_handler+0x4a6>
 800a736:	bf00      	nop
 800a738:	20010f3c 	.word	0x20010f3c
 800a73c:	20010f70 	.word	0x20010f70
 800a740:	20010f6c 	.word	0x20010f6c
 800a744:	0800f004 	.word	0x0800f004
 800a748:	20011034 	.word	0x20011034
 800a74c:	e000edf0 	.word	0xe000edf0

    case DCD_EVENT_SETUP_RECEIVED:
      _usbd_queued_setup++;
 800a750:	4b90      	ldr	r3, [pc, #576]	@ (800a994 <dcd_event_handler+0x550>)
 800a752:	781b      	ldrb	r3, [r3, #0]
 800a754:	b2db      	uxtb	r3, r3
 800a756:	3301      	adds	r3, #1
 800a758:	b2da      	uxtb	r2, r3
 800a75a:	4b8e      	ldr	r3, [pc, #568]	@ (800a994 <dcd_event_handler+0x550>)
 800a75c:	701a      	strb	r2, [r3, #0]
      send = true;
 800a75e:	2301      	movs	r3, #1
 800a760:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800a764:	e0c4      	b.n	800a8f0 <dcd_event_handler+0x4ac>

    case DCD_EVENT_XFER_COMPLETE: {
      // Invoke the class callback associated with the endpoint address
      uint8_t const ep_addr = event->xfer_complete.ep_addr;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	791b      	ldrb	r3, [r3, #4]
 800a76a:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
 800a76e:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800a772:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a776:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800a77a:	f003 030f 	and.w	r3, r3, #15
 800a77e:	b2db      	uxtb	r3, r3
      uint8_t const epnum = tu_edpt_number(ep_addr);
 800a780:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
 800a784:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800a788:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a78c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a790:	09db      	lsrs	r3, r3, #7
 800a792:	b2db      	uxtb	r3, r3
      uint8_t const ep_dir = tu_edpt_dir(ep_addr);
 800a794:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b

      send = true;
 800a798:	2301      	movs	r3, #1
 800a79a:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      if(epnum > 0) {
 800a79e:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	f000 80a3 	beq.w	800a8ee <dcd_event_handler+0x4aa>
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800a7a8:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800a7ac:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a7b0:	4979      	ldr	r1, [pc, #484]	@ (800a998 <dcd_event_handler+0x554>)
 800a7b2:	0052      	lsls	r2, r2, #1
 800a7b4:	440a      	add	r2, r1
 800a7b6:	4413      	add	r3, r2
 800a7b8:	3314      	adds	r3, #20
 800a7ba:	781b      	ldrb	r3, [r3, #0]
 800a7bc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  usbd_class_driver_t const *driver = NULL;
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (drvid < _app_driver_count) {
 800a7c4:	4b75      	ldr	r3, [pc, #468]	@ (800a99c <dcd_event_handler+0x558>)
 800a7c6:	781b      	ldrb	r3, [r3, #0]
 800a7c8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800a7cc:	429a      	cmp	r2, r3
 800a7ce:	d20a      	bcs.n	800a7e6 <dcd_event_handler+0x3a2>
    driver = &_app_driver[drvid];
 800a7d0:	4b73      	ldr	r3, [pc, #460]	@ (800a9a0 <dcd_event_handler+0x55c>)
 800a7d2:	6819      	ldr	r1, [r3, #0]
 800a7d4:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800a7d8:	4613      	mov	r3, r2
 800a7da:	00db      	lsls	r3, r3, #3
 800a7dc:	4413      	add	r3, r2
 800a7de:	009b      	lsls	r3, r3, #2
 800a7e0:	440b      	add	r3, r1
 800a7e2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a7e4:	e013      	b.n	800a80e <dcd_event_handler+0x3ca>
    drvid -= _app_driver_count;
 800a7e6:	4b6d      	ldr	r3, [pc, #436]	@ (800a99c <dcd_event_handler+0x558>)
 800a7e8:	781b      	ldrb	r3, [r3, #0]
 800a7ea:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800a7ee:	1ad3      	subs	r3, r2, r3
 800a7f0:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
    if (drvid < BUILTIN_DRIVER_COUNT) {
 800a7f4:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 800a7f8:	2b03      	cmp	r3, #3
 800a7fa:	d808      	bhi.n	800a80e <dcd_event_handler+0x3ca>
      driver = &_usbd_driver[drvid];
 800a7fc:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 800a800:	4613      	mov	r3, r2
 800a802:	00db      	lsls	r3, r3, #3
 800a804:	4413      	add	r3, r2
 800a806:	009b      	lsls	r3, r3, #2
 800a808:	4a66      	ldr	r2, [pc, #408]	@ (800a9a4 <dcd_event_handler+0x560>)
 800a80a:	4413      	add	r3, r2
 800a80c:	63bb      	str	r3, [r7, #56]	@ 0x38
  return driver;
 800a80e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
        usbd_class_driver_t const* driver = get_driver(_usbd_dev.ep2drv[epnum][ep_dir]);
 800a810:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

        if (driver && driver->xfer_isr) {
 800a814:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d068      	beq.n	800a8ee <dcd_event_handler+0x4aa>
 800a81c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a820:	69db      	ldr	r3, [r3, #28]
 800a822:	2b00      	cmp	r3, #0
 800a824:	d063      	beq.n	800a8ee <dcd_event_handler+0x4aa>
          _usbd_dev.ep_status[epnum][ep_dir].busy = 0;
 800a826:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800a82a:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a82e:	495a      	ldr	r1, [pc, #360]	@ (800a998 <dcd_event_handler+0x554>)
 800a830:	0052      	lsls	r2, r2, #1
 800a832:	440a      	add	r2, r1
 800a834:	4413      	add	r3, r2
 800a836:	f103 0220 	add.w	r2, r3, #32
 800a83a:	7813      	ldrb	r3, [r2, #0]
 800a83c:	f023 0301 	bic.w	r3, r3, #1
 800a840:	7013      	strb	r3, [r2, #0]
          _usbd_dev.ep_status[epnum][ep_dir].claimed = 0;
 800a842:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800a846:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a84a:	4953      	ldr	r1, [pc, #332]	@ (800a998 <dcd_event_handler+0x554>)
 800a84c:	0052      	lsls	r2, r2, #1
 800a84e:	440a      	add	r2, r1
 800a850:	4413      	add	r3, r2
 800a852:	f103 0220 	add.w	r2, r3, #32
 800a856:	7813      	ldrb	r3, [r2, #0]
 800a858:	f023 0304 	bic.w	r3, r3, #4
 800a85c:	7013      	strb	r3, [r2, #0]

          send = !driver->xfer_isr(event->rhport, ep_addr, (xfer_result_t) event->xfer_complete.result, event->xfer_complete.len);
 800a85e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a862:	69dc      	ldr	r4, [r3, #28]
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	7818      	ldrb	r0, [r3, #0]
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	795a      	ldrb	r2, [r3, #5]
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	689b      	ldr	r3, [r3, #8]
 800a870:	f897 108d 	ldrb.w	r1, [r7, #141]	@ 0x8d
 800a874:	47a0      	blx	r4
 800a876:	4603      	mov	r3, r0
 800a878:	2b00      	cmp	r3, #0
 800a87a:	bf14      	ite	ne
 800a87c:	2301      	movne	r3, #1
 800a87e:	2300      	moveq	r3, #0
 800a880:	b2db      	uxtb	r3, r3
 800a882:	f083 0301 	eor.w	r3, r3, #1
 800a886:	b2db      	uxtb	r3, r3
 800a888:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800a88c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a890:	f003 0301 	and.w	r3, r3, #1
 800a894:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

          // xfer_isr() is deferred to xfer_cb(), revert busy/claimed status
          if (send) {
 800a898:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d026      	beq.n	800a8ee <dcd_event_handler+0x4aa>
            _usbd_dev.ep_status[epnum][ep_dir].busy = 1;
 800a8a0:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800a8a4:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a8a8:	493b      	ldr	r1, [pc, #236]	@ (800a998 <dcd_event_handler+0x554>)
 800a8aa:	0052      	lsls	r2, r2, #1
 800a8ac:	440a      	add	r2, r1
 800a8ae:	4413      	add	r3, r2
 800a8b0:	f103 0220 	add.w	r2, r3, #32
 800a8b4:	7813      	ldrb	r3, [r2, #0]
 800a8b6:	f043 0301 	orr.w	r3, r3, #1
 800a8ba:	7013      	strb	r3, [r2, #0]
            _usbd_dev.ep_status[epnum][ep_dir].claimed = 1;
 800a8bc:	f897 208c 	ldrb.w	r2, [r7, #140]	@ 0x8c
 800a8c0:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800a8c4:	4934      	ldr	r1, [pc, #208]	@ (800a998 <dcd_event_handler+0x554>)
 800a8c6:	0052      	lsls	r2, r2, #1
 800a8c8:	440a      	add	r2, r1
 800a8ca:	4413      	add	r3, r2
 800a8cc:	f103 0220 	add.w	r2, r3, #32
 800a8d0:	7813      	ldrb	r3, [r2, #0]
 800a8d2:	f043 0304 	orr.w	r3, r3, #4
 800a8d6:	7013      	strb	r3, [r2, #0]
          }
        }
      }
      break;
 800a8d8:	e009      	b.n	800a8ee <dcd_event_handler+0x4aa>
    }

    default:
      send = true;
 800a8da:	2301      	movs	r3, #1
 800a8dc:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
      break;
 800a8e0:	e006      	b.n	800a8f0 <dcd_event_handler+0x4ac>
      break;
 800a8e2:	bf00      	nop
 800a8e4:	e004      	b.n	800a8f0 <dcd_event_handler+0x4ac>
      break;
 800a8e6:	bf00      	nop
 800a8e8:	e002      	b.n	800a8f0 <dcd_event_handler+0x4ac>
      break;
 800a8ea:	bf00      	nop
 800a8ec:	e000      	b.n	800a8f0 <dcd_event_handler+0x4ac>
      break;
 800a8ee:	bf00      	nop
  }

  if (send) {
 800a8f0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d049      	beq.n	800a98c <dcd_event_handler+0x548>
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8fc:	78fb      	ldrb	r3, [r7, #3]
 800a8fe:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a902:	4b29      	ldr	r3, [pc, #164]	@ (800a9a8 <dcd_event_handler+0x564>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a90a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a90c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a910:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if (!in_isr) {
 800a914:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a918:	f083 0301 	eor.w	r3, r3, #1
 800a91c:	b2db      	uxtb	r3, r3
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d003      	beq.n	800a92a <dcd_event_handler+0x4e6>
    qhdl->interrupt_set(false);
 800a922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	2000      	movs	r0, #0
 800a928:	4798      	blx	r3
  const bool success = tu_fifo_write(&qhdl->ff, data);
 800a92a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a92c:	3304      	adds	r3, #4
 800a92e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a930:	4618      	mov	r0, r3
 800a932:	f7fe fb6f 	bl	8009014 <tu_fifo_write>
 800a936:	4603      	mov	r3, r0
 800a938:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  if (!in_isr) {
 800a93c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a940:	f083 0301 	eor.w	r3, r3, #1
 800a944:	b2db      	uxtb	r3, r3
 800a946:	2b00      	cmp	r3, #0
 800a948:	d003      	beq.n	800a952 <dcd_event_handler+0x50e>
    qhdl->interrupt_set(true);
 800a94a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	2001      	movs	r0, #1
 800a950:	4798      	blx	r3
  return success;
 800a952:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a956:	f083 0301 	eor.w	r3, r3, #1
 800a95a:	b2db      	uxtb	r3, r3
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d009      	beq.n	800a974 <dcd_event_handler+0x530>
 800a960:	4b12      	ldr	r3, [pc, #72]	@ (800a9ac <dcd_event_handler+0x568>)
 800a962:	623b      	str	r3, [r7, #32]
 800a964:	6a3b      	ldr	r3, [r7, #32]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	f003 0301 	and.w	r3, r3, #1
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d00c      	beq.n	800a98a <dcd_event_handler+0x546>
 800a970:	be00      	bkpt	0x0000
 800a972:	e00a      	b.n	800a98a <dcd_event_handler+0x546>
  tud_event_hook_cb(event->rhport, event->event_id, in_isr);
 800a974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a976:	7818      	ldrb	r0, [r3, #0]
 800a978:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a97a:	785b      	ldrb	r3, [r3, #1]
 800a97c:	4619      	mov	r1, r3
 800a97e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a982:	461a      	mov	r2, r3
 800a984:	f7fe fc72 	bl	800926c <tud_event_hook_cb>
  return true;
 800a988:	e000      	b.n	800a98c <dcd_event_handler+0x548>
  TU_ASSERT(osal_queue_send(_usbd_q, event, in_isr));
 800a98a:	bf00      	nop
    queue_event(event, in_isr);
  }
}
 800a98c:	bf00      	nop
 800a98e:	3794      	adds	r7, #148	@ 0x94
 800a990:	46bd      	mov	sp, r7
 800a992:	bd90      	pop	{r4, r7, pc}
 800a994:	20010f68 	.word	0x20010f68
 800a998:	20010f3c 	.word	0x20010f3c
 800a99c:	20010f70 	.word	0x20010f70
 800a9a0:	20010f6c 	.word	0x20010f6c
 800a9a4:	0800f004 	.word	0x0800f004
 800a9a8:	20011034 	.word	0x20011034
 800a9ac:	e000edf0 	.word	0xe000edf0

0800a9b0 <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b082      	sub	sp, #8
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 800a9ba:	79fb      	ldrb	r3, [r7, #7]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d005      	beq.n	800a9cc <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 800a9c0:	4b07      	ldr	r3, [pc, #28]	@ (800a9e0 <usbd_int_set+0x30>)
 800a9c2:	781b      	ldrb	r3, [r3, #0]
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	f001 fa97 	bl	800bef8 <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 800a9ca:	e004      	b.n	800a9d6 <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 800a9cc:	4b04      	ldr	r3, [pc, #16]	@ (800a9e0 <usbd_int_set+0x30>)
 800a9ce:	781b      	ldrb	r3, [r3, #0]
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	f001 fab9 	bl	800bf48 <dcd_int_disable>
}
 800a9d6:	bf00      	nop
 800a9d8:	3708      	adds	r7, #8
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}
 800a9de:	bf00      	nop
 800a9e0:	20000015 	.word	0x20000015

0800a9e4 <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b084      	sub	sp, #16
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	71fb      	strb	r3, [r7, #7]
 800a9ee:	4b0e      	ldr	r3, [pc, #56]	@ (800aa28 <usbd_spin_lock+0x44>)
 800a9f0:	60fb      	str	r3, [r7, #12]
 800a9f2:	79fb      	ldrb	r3, [r7, #7]
 800a9f4:	72fb      	strb	r3, [r7, #11]
  if (!in_isr && ctx->nested_count == 0) {
 800a9f6:	7afb      	ldrb	r3, [r7, #11]
 800a9f8:	f083 0301 	eor.w	r3, r3, #1
 800a9fc:	b2db      	uxtb	r3, r3
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d007      	beq.n	800aa12 <usbd_spin_lock+0x2e>
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	685b      	ldr	r3, [r3, #4]
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d103      	bne.n	800aa12 <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	2000      	movs	r0, #0
 800aa10:	4798      	blx	r3
  ctx->nested_count++;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	685b      	ldr	r3, [r3, #4]
 800aa16:	1c5a      	adds	r2, r3, #1
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	605a      	str	r2, [r3, #4]
}
 800aa1c:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 800aa1e:	bf00      	nop
 800aa20:	3710      	adds	r7, #16
 800aa22:	46bd      	mov	sp, r7
 800aa24:	bd80      	pop	{r7, pc}
 800aa26:	bf00      	nop
 800aa28:	20000018 	.word	0x20000018

0800aa2c <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b084      	sub	sp, #16
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	4603      	mov	r3, r0
 800aa34:	71fb      	strb	r3, [r7, #7]
 800aa36:	4b10      	ldr	r3, [pc, #64]	@ (800aa78 <usbd_spin_unlock+0x4c>)
 800aa38:	60fb      	str	r3, [r7, #12]
 800aa3a:	79fb      	ldrb	r3, [r7, #7]
 800aa3c:	72fb      	strb	r3, [r7, #11]
  if (ctx->nested_count == 0) {
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	685b      	ldr	r3, [r3, #4]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d013      	beq.n	800aa6e <usbd_spin_unlock+0x42>
  ctx->nested_count--;
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	685b      	ldr	r3, [r3, #4]
 800aa4a:	1e5a      	subs	r2, r3, #1
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	605a      	str	r2, [r3, #4]
  if (!in_isr && ctx->nested_count == 0) {
 800aa50:	7afb      	ldrb	r3, [r7, #11]
 800aa52:	f083 0301 	eor.w	r3, r3, #1
 800aa56:	b2db      	uxtb	r3, r3
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d009      	beq.n	800aa70 <usbd_spin_unlock+0x44>
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	685b      	ldr	r3, [r3, #4]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d105      	bne.n	800aa70 <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	2001      	movs	r0, #1
 800aa6a:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 800aa6c:	e000      	b.n	800aa70 <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 800aa6e:	bf00      	nop
 800aa70:	bf00      	nop
 800aa72:	3710      	adds	r7, #16
 800aa74:	46bd      	mov	sp, r7
 800aa76:	bd80      	pop	{r7, pc}
 800aa78:	20000018 	.word	0x20000018

0800aa7c <usbd_open_edpt_pair>:

// Parse consecutive endpoint descriptors (IN & OUT)
bool usbd_open_edpt_pair(uint8_t rhport, uint8_t const* p_desc, uint8_t ep_count, uint8_t xfer_type, uint8_t* ep_out, uint8_t* ep_in)
{
 800aa7c:	b580      	push	{r7, lr}
 800aa7e:	b08a      	sub	sp, #40	@ 0x28
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6039      	str	r1, [r7, #0]
 800aa84:	4611      	mov	r1, r2
 800aa86:	461a      	mov	r2, r3
 800aa88:	4603      	mov	r3, r0
 800aa8a:	71fb      	strb	r3, [r7, #7]
 800aa8c:	460b      	mov	r3, r1
 800aa8e:	71bb      	strb	r3, [r7, #6]
 800aa90:	4613      	mov	r3, r2
 800aa92:	717b      	strb	r3, [r7, #5]
  for(int i=0; i<ep_count; i++)
 800aa94:	2300      	movs	r3, #0
 800aa96:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa98:	e04d      	b.n	800ab36 <usbd_open_edpt_pair+0xba>
  {
    tusb_desc_endpoint_t const * desc_ep = (tusb_desc_endpoint_t const *) p_desc;
 800aa9a:	683b      	ldr	r3, [r7, #0]
 800aa9c:	623b      	str	r3, [r7, #32]

    TU_ASSERT(TUSB_DESC_ENDPOINT == desc_ep->bDescriptorType && xfer_type == desc_ep->bmAttributes.xfer);
 800aa9e:	6a3b      	ldr	r3, [r7, #32]
 800aaa0:	785b      	ldrb	r3, [r3, #1]
 800aaa2:	2b05      	cmp	r3, #5
 800aaa4:	d108      	bne.n	800aab8 <usbd_open_edpt_pair+0x3c>
 800aaa6:	6a3b      	ldr	r3, [r7, #32]
 800aaa8:	78db      	ldrb	r3, [r3, #3]
 800aaaa:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800aaae:	b2db      	uxtb	r3, r3
 800aab0:	461a      	mov	r2, r3
 800aab2:	797b      	ldrb	r3, [r7, #5]
 800aab4:	4293      	cmp	r3, r2
 800aab6:	d00a      	beq.n	800aace <usbd_open_edpt_pair+0x52>
 800aab8:	4b23      	ldr	r3, [pc, #140]	@ (800ab48 <usbd_open_edpt_pair+0xcc>)
 800aaba:	61bb      	str	r3, [r7, #24]
 800aabc:	69bb      	ldr	r3, [r7, #24]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f003 0301 	and.w	r3, r3, #1
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d000      	beq.n	800aaca <usbd_open_edpt_pair+0x4e>
 800aac8:	be00      	bkpt	0x0000
 800aaca:	2300      	movs	r3, #0
 800aacc:	e038      	b.n	800ab40 <usbd_open_edpt_pair+0xc4>
    TU_ASSERT(usbd_edpt_open(rhport, desc_ep));
 800aace:	79fb      	ldrb	r3, [r7, #7]
 800aad0:	6a39      	ldr	r1, [r7, #32]
 800aad2:	4618      	mov	r0, r3
 800aad4:	f000 f83a 	bl	800ab4c <usbd_edpt_open>
 800aad8:	4603      	mov	r3, r0
 800aada:	f083 0301 	eor.w	r3, r3, #1
 800aade:	b2db      	uxtb	r3, r3
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d00a      	beq.n	800aafa <usbd_open_edpt_pair+0x7e>
 800aae4:	4b18      	ldr	r3, [pc, #96]	@ (800ab48 <usbd_open_edpt_pair+0xcc>)
 800aae6:	61fb      	str	r3, [r7, #28]
 800aae8:	69fb      	ldr	r3, [r7, #28]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	f003 0301 	and.w	r3, r3, #1
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d000      	beq.n	800aaf6 <usbd_open_edpt_pair+0x7a>
 800aaf4:	be00      	bkpt	0x0000
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	e022      	b.n	800ab40 <usbd_open_edpt_pair+0xc4>

    if ( tu_edpt_dir(desc_ep->bEndpointAddress) == TUSB_DIR_IN )
 800aafa:	6a3b      	ldr	r3, [r7, #32]
 800aafc:	789b      	ldrb	r3, [r3, #2]
 800aafe:	75fb      	strb	r3, [r7, #23]
 800ab00:	7dfb      	ldrb	r3, [r7, #23]
 800ab02:	09db      	lsrs	r3, r3, #7
 800ab04:	b2db      	uxtb	r3, r3
 800ab06:	2b01      	cmp	r3, #1
 800ab08:	d104      	bne.n	800ab14 <usbd_open_edpt_pair+0x98>
    {
      (*ep_in) = desc_ep->bEndpointAddress;
 800ab0a:	6a3b      	ldr	r3, [r7, #32]
 800ab0c:	789a      	ldrb	r2, [r3, #2]
 800ab0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ab10:	701a      	strb	r2, [r3, #0]
 800ab12:	e003      	b.n	800ab1c <usbd_open_edpt_pair+0xa0>
    }else
    {
      (*ep_out) = desc_ep->bEndpointAddress;
 800ab14:	6a3b      	ldr	r3, [r7, #32]
 800ab16:	789a      	ldrb	r2, [r3, #2]
 800ab18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab1a:	701a      	strb	r2, [r3, #0]
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	613b      	str	r3, [r7, #16]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800ab20:	693b      	ldr	r3, [r7, #16]
 800ab22:	60fb      	str	r3, [r7, #12]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	781b      	ldrb	r3, [r3, #0]
 800ab28:	461a      	mov	r2, r3
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	4413      	add	r3, r2
    }

    p_desc = tu_desc_next(p_desc);
 800ab2e:	603b      	str	r3, [r7, #0]
  for(int i=0; i<ep_count; i++)
 800ab30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab32:	3301      	adds	r3, #1
 800ab34:	627b      	str	r3, [r7, #36]	@ 0x24
 800ab36:	79bb      	ldrb	r3, [r7, #6]
 800ab38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab3a:	429a      	cmp	r2, r3
 800ab3c:	dbad      	blt.n	800aa9a <usbd_open_edpt_pair+0x1e>
  }

  return true;
 800ab3e:	2301      	movs	r3, #1
}
 800ab40:	4618      	mov	r0, r3
 800ab42:	3728      	adds	r7, #40	@ 0x28
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bd80      	pop	{r7, pc}
 800ab48:	e000edf0 	.word	0xe000edf0

0800ab4c <usbd_edpt_open>:

//--------------------------------------------------------------------+
// USBD Endpoint API
//--------------------------------------------------------------------+

bool usbd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_ep) {
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	b086      	sub	sp, #24
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	4603      	mov	r3, r0
 800ab54:	6039      	str	r1, [r7, #0]
 800ab56:	71fb      	strb	r3, [r7, #7]
  rhport = _usbd_rhport;
 800ab58:	4b1c      	ldr	r3, [pc, #112]	@ (800abcc <usbd_edpt_open+0x80>)
 800ab5a:	781b      	ldrb	r3, [r3, #0]
 800ab5c:	71fb      	strb	r3, [r7, #7]

  TU_ASSERT(tu_edpt_number(desc_ep->bEndpointAddress) < CFG_TUD_ENDPPOINT_MAX);
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	789b      	ldrb	r3, [r3, #2]
 800ab62:	73fb      	strb	r3, [r7, #15]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ab64:	7bfb      	ldrb	r3, [r7, #15]
 800ab66:	f003 030f 	and.w	r3, r3, #15
 800ab6a:	b2db      	uxtb	r3, r3
 800ab6c:	2b05      	cmp	r3, #5
 800ab6e:	d90a      	bls.n	800ab86 <usbd_edpt_open+0x3a>
 800ab70:	4b17      	ldr	r3, [pc, #92]	@ (800abd0 <usbd_edpt_open+0x84>)
 800ab72:	613b      	str	r3, [r7, #16]
 800ab74:	693b      	ldr	r3, [r7, #16]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	f003 0301 	and.w	r3, r3, #1
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d000      	beq.n	800ab82 <usbd_edpt_open+0x36>
 800ab80:	be00      	bkpt	0x0000
 800ab82:	2300      	movs	r3, #0
 800ab84:	e01d      	b.n	800abc2 <usbd_edpt_open+0x76>
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));
 800ab86:	4b13      	ldr	r3, [pc, #76]	@ (800abd4 <usbd_edpt_open+0x88>)
 800ab88:	789b      	ldrb	r3, [r3, #2]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	4619      	mov	r1, r3
 800ab8e:	6838      	ldr	r0, [r7, #0]
 800ab90:	f002 fe3a 	bl	800d808 <tu_edpt_validate>
 800ab94:	4603      	mov	r3, r0
 800ab96:	f083 0301 	eor.w	r3, r3, #1
 800ab9a:	b2db      	uxtb	r3, r3
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d00a      	beq.n	800abb6 <usbd_edpt_open+0x6a>
 800aba0:	4b0b      	ldr	r3, [pc, #44]	@ (800abd0 <usbd_edpt_open+0x84>)
 800aba2:	617b      	str	r3, [r7, #20]
 800aba4:	697b      	ldr	r3, [r7, #20]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	f003 0301 	and.w	r3, r3, #1
 800abac:	2b00      	cmp	r3, #0
 800abae:	d000      	beq.n	800abb2 <usbd_edpt_open+0x66>
 800abb0:	be00      	bkpt	0x0000
 800abb2:	2300      	movs	r3, #0
 800abb4:	e005      	b.n	800abc2 <usbd_edpt_open+0x76>

  return dcd_edpt_open(rhport, desc_ep);
 800abb6:	79fb      	ldrb	r3, [r7, #7]
 800abb8:	6839      	ldr	r1, [r7, #0]
 800abba:	4618      	mov	r0, r3
 800abbc:	f001 faa0 	bl	800c100 <dcd_edpt_open>
 800abc0:	4603      	mov	r3, r0
}
 800abc2:	4618      	mov	r0, r3
 800abc4:	3718      	adds	r7, #24
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}
 800abca:	bf00      	nop
 800abcc:	20000015 	.word	0x20000015
 800abd0:	e000edf0 	.word	0xe000edf0
 800abd4:	20010f3c 	.word	0x20010f3c

0800abd8 <usbd_edpt_claim>:

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 800abd8:	b580      	push	{r7, lr}
 800abda:	b086      	sub	sp, #24
 800abdc:	af00      	add	r7, sp, #0
 800abde:	4603      	mov	r3, r0
 800abe0:	460a      	mov	r2, r1
 800abe2:	71fb      	strb	r3, [r7, #7]
 800abe4:	4613      	mov	r3, r2
 800abe6:	71bb      	strb	r3, [r7, #6]
 800abe8:	79bb      	ldrb	r3, [r7, #6]
 800abea:	73bb      	strb	r3, [r7, #14]
 800abec:	7bbb      	ldrb	r3, [r7, #14]
 800abee:	f003 030f 	and.w	r3, r3, #15
 800abf2:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800abf4:	75fb      	strb	r3, [r7, #23]
 800abf6:	79bb      	ldrb	r3, [r7, #6]
 800abf8:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800abfa:	7bfb      	ldrb	r3, [r7, #15]
 800abfc:	09db      	lsrs	r3, r3, #7
 800abfe:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ac00:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800ac02:	7dfa      	ldrb	r2, [r7, #23]
 800ac04:	7dbb      	ldrb	r3, [r7, #22]
 800ac06:	0052      	lsls	r2, r2, #1
 800ac08:	4413      	add	r3, r2
 800ac0a:	3320      	adds	r3, #32
 800ac0c:	4a05      	ldr	r2, [pc, #20]	@ (800ac24 <usbd_edpt_claim+0x4c>)
 800ac0e:	4413      	add	r3, r2
 800ac10:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 800ac12:	2100      	movs	r1, #0
 800ac14:	6938      	ldr	r0, [r7, #16]
 800ac16:	f002 fd91 	bl	800d73c <tu_edpt_claim>
 800ac1a:	4603      	mov	r3, r0
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	3718      	adds	r7, #24
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}
 800ac24:	20010f3c 	.word	0x20010f3c

0800ac28 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 800ac28:	b580      	push	{r7, lr}
 800ac2a:	b086      	sub	sp, #24
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	4603      	mov	r3, r0
 800ac30:	460a      	mov	r2, r1
 800ac32:	71fb      	strb	r3, [r7, #7]
 800ac34:	4613      	mov	r3, r2
 800ac36:	71bb      	strb	r3, [r7, #6]
 800ac38:	79bb      	ldrb	r3, [r7, #6]
 800ac3a:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ac3c:	7bbb      	ldrb	r3, [r7, #14]
 800ac3e:	f003 030f 	and.w	r3, r3, #15
 800ac42:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ac44:	75fb      	strb	r3, [r7, #23]
 800ac46:	79bb      	ldrb	r3, [r7, #6]
 800ac48:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ac4a:	7bfb      	ldrb	r3, [r7, #15]
 800ac4c:	09db      	lsrs	r3, r3, #7
 800ac4e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ac50:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 800ac52:	7dfa      	ldrb	r2, [r7, #23]
 800ac54:	7dbb      	ldrb	r3, [r7, #22]
 800ac56:	0052      	lsls	r2, r2, #1
 800ac58:	4413      	add	r3, r2
 800ac5a:	3320      	adds	r3, #32
 800ac5c:	4a05      	ldr	r2, [pc, #20]	@ (800ac74 <usbd_edpt_release+0x4c>)
 800ac5e:	4413      	add	r3, r2
 800ac60:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 800ac62:	2100      	movs	r1, #0
 800ac64:	6938      	ldr	r0, [r7, #16]
 800ac66:	f002 fda5 	bl	800d7b4 <tu_edpt_release>
 800ac6a:	4603      	mov	r3, r0
}
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	3718      	adds	r7, #24
 800ac70:	46bd      	mov	sp, r7
 800ac72:	bd80      	pop	{r7, pc}
 800ac74:	20010f3c 	.word	0x20010f3c

0800ac78 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b088      	sub	sp, #32
 800ac7c:	af02      	add	r7, sp, #8
 800ac7e:	603a      	str	r2, [r7, #0]
 800ac80:	461a      	mov	r2, r3
 800ac82:	4603      	mov	r3, r0
 800ac84:	71fb      	strb	r3, [r7, #7]
 800ac86:	460b      	mov	r3, r1
 800ac88:	71bb      	strb	r3, [r7, #6]
 800ac8a:	4613      	mov	r3, r2
 800ac8c:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 800ac8e:	4b34      	ldr	r3, [pc, #208]	@ (800ad60 <usbd_edpt_xfer+0xe8>)
 800ac90:	781b      	ldrb	r3, [r3, #0]
 800ac92:	71fb      	strb	r3, [r7, #7]
 800ac94:	79bb      	ldrb	r3, [r7, #6]
 800ac96:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ac98:	7abb      	ldrb	r3, [r7, #10]
 800ac9a:	f003 030f 	and.w	r3, r3, #15
 800ac9e:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800aca0:	75fb      	strb	r3, [r7, #23]
 800aca2:	79bb      	ldrb	r3, [r7, #6]
 800aca4:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800aca6:	7afb      	ldrb	r3, [r7, #11]
 800aca8:	09db      	lsrs	r3, r3, #7
 800acaa:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800acac:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800acae:	7dfa      	ldrb	r2, [r7, #23]
 800acb0:	7dbb      	ldrb	r3, [r7, #22]
 800acb2:	492c      	ldr	r1, [pc, #176]	@ (800ad64 <usbd_edpt_xfer+0xec>)
 800acb4:	0052      	lsls	r2, r2, #1
 800acb6:	440a      	add	r2, r1
 800acb8:	4413      	add	r3, r2
 800acba:	3320      	adds	r3, #32
 800acbc:	781b      	ldrb	r3, [r3, #0]
 800acbe:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800acc2:	b2db      	uxtb	r3, r3
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d00a      	beq.n	800acde <usbd_edpt_xfer+0x66>
 800acc8:	4b27      	ldr	r3, [pc, #156]	@ (800ad68 <usbd_edpt_xfer+0xf0>)
 800acca:	60fb      	str	r3, [r7, #12]
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	f003 0301 	and.w	r3, r3, #1
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d000      	beq.n	800acda <usbd_edpt_xfer+0x62>
 800acd8:	be00      	bkpt	0x0000
 800acda:	2300      	movs	r3, #0
 800acdc:	e03c      	b.n	800ad58 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800acde:	7dfa      	ldrb	r2, [r7, #23]
 800ace0:	7dbb      	ldrb	r3, [r7, #22]
 800ace2:	4920      	ldr	r1, [pc, #128]	@ (800ad64 <usbd_edpt_xfer+0xec>)
 800ace4:	0052      	lsls	r2, r2, #1
 800ace6:	440a      	add	r2, r1
 800ace8:	4413      	add	r3, r2
 800acea:	f103 0220 	add.w	r2, r3, #32
 800acee:	7813      	ldrb	r3, [r2, #0]
 800acf0:	f043 0301 	orr.w	r3, r3, #1
 800acf4:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 800acf6:	88ba      	ldrh	r2, [r7, #4]
 800acf8:	79b9      	ldrb	r1, [r7, #6]
 800acfa:	79f8      	ldrb	r0, [r7, #7]
 800acfc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ad00:	9300      	str	r3, [sp, #0]
 800ad02:	4613      	mov	r3, r2
 800ad04:	683a      	ldr	r2, [r7, #0]
 800ad06:	f001 fac5 	bl	800c294 <dcd_edpt_xfer>
 800ad0a:	4603      	mov	r3, r0
 800ad0c:	2b00      	cmp	r3, #0
 800ad0e:	d001      	beq.n	800ad14 <usbd_edpt_xfer+0x9c>
    return true;
 800ad10:	2301      	movs	r3, #1
 800ad12:	e021      	b.n	800ad58 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800ad14:	7dfa      	ldrb	r2, [r7, #23]
 800ad16:	7dbb      	ldrb	r3, [r7, #22]
 800ad18:	4912      	ldr	r1, [pc, #72]	@ (800ad64 <usbd_edpt_xfer+0xec>)
 800ad1a:	0052      	lsls	r2, r2, #1
 800ad1c:	440a      	add	r2, r1
 800ad1e:	4413      	add	r3, r2
 800ad20:	f103 0220 	add.w	r2, r3, #32
 800ad24:	7813      	ldrb	r3, [r2, #0]
 800ad26:	f023 0301 	bic.w	r3, r3, #1
 800ad2a:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800ad2c:	7dfa      	ldrb	r2, [r7, #23]
 800ad2e:	7dbb      	ldrb	r3, [r7, #22]
 800ad30:	490c      	ldr	r1, [pc, #48]	@ (800ad64 <usbd_edpt_xfer+0xec>)
 800ad32:	0052      	lsls	r2, r2, #1
 800ad34:	440a      	add	r2, r1
 800ad36:	4413      	add	r3, r2
 800ad38:	f103 0220 	add.w	r2, r3, #32
 800ad3c:	7813      	ldrb	r3, [r2, #0]
 800ad3e:	f023 0304 	bic.w	r3, r3, #4
 800ad42:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 800ad44:	4b08      	ldr	r3, [pc, #32]	@ (800ad68 <usbd_edpt_xfer+0xf0>)
 800ad46:	613b      	str	r3, [r7, #16]
 800ad48:	693b      	ldr	r3, [r7, #16]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	f003 0301 	and.w	r3, r3, #1
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d000      	beq.n	800ad56 <usbd_edpt_xfer+0xde>
 800ad54:	be00      	bkpt	0x0000
    return false;
 800ad56:	2300      	movs	r3, #0
  }
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3718      	adds	r7, #24
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}
 800ad60:	20000015 	.word	0x20000015
 800ad64:	20010f3c 	.word	0x20010f3c
 800ad68:	e000edf0 	.word	0xe000edf0

0800ad6c <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b088      	sub	sp, #32
 800ad70:	af02      	add	r7, sp, #8
 800ad72:	603a      	str	r2, [r7, #0]
 800ad74:	461a      	mov	r2, r3
 800ad76:	4603      	mov	r3, r0
 800ad78:	71fb      	strb	r3, [r7, #7]
 800ad7a:	460b      	mov	r3, r1
 800ad7c:	71bb      	strb	r3, [r7, #6]
 800ad7e:	4613      	mov	r3, r2
 800ad80:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 800ad82:	4b34      	ldr	r3, [pc, #208]	@ (800ae54 <usbd_edpt_xfer_fifo+0xe8>)
 800ad84:	781b      	ldrb	r3, [r3, #0]
 800ad86:	71fb      	strb	r3, [r7, #7]
 800ad88:	79bb      	ldrb	r3, [r7, #6]
 800ad8a:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ad8c:	7abb      	ldrb	r3, [r7, #10]
 800ad8e:	f003 030f 	and.w	r3, r3, #15
 800ad92:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ad94:	75fb      	strb	r3, [r7, #23]
 800ad96:	79bb      	ldrb	r3, [r7, #6]
 800ad98:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ad9a:	7afb      	ldrb	r3, [r7, #11]
 800ad9c:	09db      	lsrs	r3, r3, #7
 800ad9e:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ada0:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 800ada2:	7dfa      	ldrb	r2, [r7, #23]
 800ada4:	7dbb      	ldrb	r3, [r7, #22]
 800ada6:	492c      	ldr	r1, [pc, #176]	@ (800ae58 <usbd_edpt_xfer_fifo+0xec>)
 800ada8:	0052      	lsls	r2, r2, #1
 800adaa:	440a      	add	r2, r1
 800adac:	4413      	add	r3, r2
 800adae:	3320      	adds	r3, #32
 800adb0:	781b      	ldrb	r3, [r3, #0]
 800adb2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800adb6:	b2db      	uxtb	r3, r3
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d00a      	beq.n	800add2 <usbd_edpt_xfer_fifo+0x66>
 800adbc:	4b27      	ldr	r3, [pc, #156]	@ (800ae5c <usbd_edpt_xfer_fifo+0xf0>)
 800adbe:	60fb      	str	r3, [r7, #12]
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	f003 0301 	and.w	r3, r3, #1
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d000      	beq.n	800adce <usbd_edpt_xfer_fifo+0x62>
 800adcc:	be00      	bkpt	0x0000
 800adce:	2300      	movs	r3, #0
 800add0:	e03c      	b.n	800ae4c <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800add2:	7dfa      	ldrb	r2, [r7, #23]
 800add4:	7dbb      	ldrb	r3, [r7, #22]
 800add6:	4920      	ldr	r1, [pc, #128]	@ (800ae58 <usbd_edpt_xfer_fifo+0xec>)
 800add8:	0052      	lsls	r2, r2, #1
 800adda:	440a      	add	r2, r1
 800addc:	4413      	add	r3, r2
 800adde:	f103 0220 	add.w	r2, r3, #32
 800ade2:	7813      	ldrb	r3, [r2, #0]
 800ade4:	f043 0301 	orr.w	r3, r3, #1
 800ade8:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 800adea:	88ba      	ldrh	r2, [r7, #4]
 800adec:	79b9      	ldrb	r1, [r7, #6]
 800adee:	79f8      	ldrb	r0, [r7, #7]
 800adf0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800adf4:	9300      	str	r3, [sp, #0]
 800adf6:	4613      	mov	r3, r2
 800adf8:	683a      	ldr	r2, [r7, #0]
 800adfa:	f001 faa3 	bl	800c344 <dcd_edpt_xfer_fifo>
 800adfe:	4603      	mov	r3, r0
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d001      	beq.n	800ae08 <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 800ae04:	2301      	movs	r3, #1
 800ae06:	e021      	b.n	800ae4c <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 800ae08:	7dfa      	ldrb	r2, [r7, #23]
 800ae0a:	7dbb      	ldrb	r3, [r7, #22]
 800ae0c:	4912      	ldr	r1, [pc, #72]	@ (800ae58 <usbd_edpt_xfer_fifo+0xec>)
 800ae0e:	0052      	lsls	r2, r2, #1
 800ae10:	440a      	add	r2, r1
 800ae12:	4413      	add	r3, r2
 800ae14:	f103 0220 	add.w	r2, r3, #32
 800ae18:	7813      	ldrb	r3, [r2, #0]
 800ae1a:	f023 0301 	bic.w	r3, r3, #1
 800ae1e:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 800ae20:	7dfa      	ldrb	r2, [r7, #23]
 800ae22:	7dbb      	ldrb	r3, [r7, #22]
 800ae24:	490c      	ldr	r1, [pc, #48]	@ (800ae58 <usbd_edpt_xfer_fifo+0xec>)
 800ae26:	0052      	lsls	r2, r2, #1
 800ae28:	440a      	add	r2, r1
 800ae2a:	4413      	add	r3, r2
 800ae2c:	f103 0220 	add.w	r2, r3, #32
 800ae30:	7813      	ldrb	r3, [r2, #0]
 800ae32:	f023 0304 	bic.w	r3, r3, #4
 800ae36:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 800ae38:	4b08      	ldr	r3, [pc, #32]	@ (800ae5c <usbd_edpt_xfer_fifo+0xf0>)
 800ae3a:	613b      	str	r3, [r7, #16]
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	f003 0301 	and.w	r3, r3, #1
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d000      	beq.n	800ae4a <usbd_edpt_xfer_fifo+0xde>
 800ae48:	be00      	bkpt	0x0000
    return false;
 800ae4a:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	3718      	adds	r7, #24
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}
 800ae54:	20000015 	.word	0x20000015
 800ae58:	20010f3c 	.word	0x20010f3c
 800ae5c:	e000edf0 	.word	0xe000edf0

0800ae60 <usbd_edpt_busy>:

bool usbd_edpt_busy(uint8_t rhport, uint8_t ep_addr) {
 800ae60:	b480      	push	{r7}
 800ae62:	b085      	sub	sp, #20
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	4603      	mov	r3, r0
 800ae68:	460a      	mov	r2, r1
 800ae6a:	71fb      	strb	r3, [r7, #7]
 800ae6c:	4613      	mov	r3, r2
 800ae6e:	71bb      	strb	r3, [r7, #6]
 800ae70:	79bb      	ldrb	r3, [r7, #6]
 800ae72:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800ae74:	7b3b      	ldrb	r3, [r7, #12]
 800ae76:	f003 030f 	and.w	r3, r3, #15
 800ae7a:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800ae7c:	73fb      	strb	r3, [r7, #15]
 800ae7e:	79bb      	ldrb	r3, [r7, #6]
 800ae80:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800ae82:	7b7b      	ldrb	r3, [r7, #13]
 800ae84:	09db      	lsrs	r3, r3, #7
 800ae86:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800ae88:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].busy;
 800ae8a:	7bfa      	ldrb	r2, [r7, #15]
 800ae8c:	7bbb      	ldrb	r3, [r7, #14]
 800ae8e:	490a      	ldr	r1, [pc, #40]	@ (800aeb8 <usbd_edpt_busy+0x58>)
 800ae90:	0052      	lsls	r2, r2, #1
 800ae92:	440a      	add	r2, r1
 800ae94:	4413      	add	r3, r2
 800ae96:	3320      	adds	r3, #32
 800ae98:	781b      	ldrb	r3, [r3, #0]
 800ae9a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800ae9e:	b2db      	uxtb	r3, r3
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	bf14      	ite	ne
 800aea4:	2301      	movne	r3, #1
 800aea6:	2300      	moveq	r3, #0
 800aea8:	b2db      	uxtb	r3, r3
}
 800aeaa:	4618      	mov	r0, r3
 800aeac:	3714      	adds	r7, #20
 800aeae:	46bd      	mov	sp, r7
 800aeb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb4:	4770      	bx	lr
 800aeb6:	bf00      	nop
 800aeb8:	20010f3c 	.word	0x20010f3c

0800aebc <usbd_edpt_stall>:

void usbd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b084      	sub	sp, #16
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	4603      	mov	r3, r0
 800aec4:	460a      	mov	r2, r1
 800aec6:	71fb      	strb	r3, [r7, #7]
 800aec8:	4613      	mov	r3, r2
 800aeca:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800aecc:	4b18      	ldr	r3, [pc, #96]	@ (800af30 <usbd_edpt_stall+0x74>)
 800aece:	781b      	ldrb	r3, [r3, #0]
 800aed0:	71fb      	strb	r3, [r7, #7]
 800aed2:	79bb      	ldrb	r3, [r7, #6]
 800aed4:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800aed6:	7b3b      	ldrb	r3, [r7, #12]
 800aed8:	f003 030f 	and.w	r3, r3, #15
 800aedc:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800aede:	73fb      	strb	r3, [r7, #15]
 800aee0:	79bb      	ldrb	r3, [r7, #6]
 800aee2:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800aee4:	7b7b      	ldrb	r3, [r7, #13]
 800aee6:	09db      	lsrs	r3, r3, #7
 800aee8:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800aeea:	73bb      	strb	r3, [r7, #14]

  // only stalled if currently cleared
  TU_LOG_USBD("    Stall EP %02X\r\n", ep_addr);
  dcd_edpt_stall(rhport, ep_addr);
 800aeec:	79ba      	ldrb	r2, [r7, #6]
 800aeee:	79fb      	ldrb	r3, [r7, #7]
 800aef0:	4611      	mov	r1, r2
 800aef2:	4618      	mov	r0, r3
 800aef4:	f001 fa88 	bl	800c408 <dcd_edpt_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 1;
 800aef8:	7bfa      	ldrb	r2, [r7, #15]
 800aefa:	7bbb      	ldrb	r3, [r7, #14]
 800aefc:	490d      	ldr	r1, [pc, #52]	@ (800af34 <usbd_edpt_stall+0x78>)
 800aefe:	0052      	lsls	r2, r2, #1
 800af00:	440a      	add	r2, r1
 800af02:	4413      	add	r3, r2
 800af04:	f103 0220 	add.w	r2, r3, #32
 800af08:	7813      	ldrb	r3, [r2, #0]
 800af0a:	f043 0302 	orr.w	r3, r3, #2
 800af0e:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 800af10:	7bfa      	ldrb	r2, [r7, #15]
 800af12:	7bbb      	ldrb	r3, [r7, #14]
 800af14:	4907      	ldr	r1, [pc, #28]	@ (800af34 <usbd_edpt_stall+0x78>)
 800af16:	0052      	lsls	r2, r2, #1
 800af18:	440a      	add	r2, r1
 800af1a:	4413      	add	r3, r2
 800af1c:	f103 0220 	add.w	r2, r3, #32
 800af20:	7813      	ldrb	r3, [r2, #0]
 800af22:	f043 0301 	orr.w	r3, r3, #1
 800af26:	7013      	strb	r3, [r2, #0]
}
 800af28:	bf00      	nop
 800af2a:	3710      	adds	r7, #16
 800af2c:	46bd      	mov	sp, r7
 800af2e:	bd80      	pop	{r7, pc}
 800af30:	20000015 	.word	0x20000015
 800af34:	20010f3c 	.word	0x20010f3c

0800af38 <usbd_edpt_clear_stall>:

void usbd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800af38:	b580      	push	{r7, lr}
 800af3a:	b084      	sub	sp, #16
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	4603      	mov	r3, r0
 800af40:	460a      	mov	r2, r1
 800af42:	71fb      	strb	r3, [r7, #7]
 800af44:	4613      	mov	r3, r2
 800af46:	71bb      	strb	r3, [r7, #6]
  rhport = _usbd_rhport;
 800af48:	4b18      	ldr	r3, [pc, #96]	@ (800afac <usbd_edpt_clear_stall+0x74>)
 800af4a:	781b      	ldrb	r3, [r3, #0]
 800af4c:	71fb      	strb	r3, [r7, #7]
 800af4e:	79bb      	ldrb	r3, [r7, #6]
 800af50:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800af52:	7b3b      	ldrb	r3, [r7, #12]
 800af54:	f003 030f 	and.w	r3, r3, #15
 800af58:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800af5a:	73fb      	strb	r3, [r7, #15]
 800af5c:	79bb      	ldrb	r3, [r7, #6]
 800af5e:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800af60:	7b7b      	ldrb	r3, [r7, #13]
 800af62:	09db      	lsrs	r3, r3, #7
 800af64:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800af66:	73bb      	strb	r3, [r7, #14]

  // only clear if currently stalled
  TU_LOG_USBD("    Clear Stall EP %02X\r\n", ep_addr);
  dcd_edpt_clear_stall(rhport, ep_addr);
 800af68:	79ba      	ldrb	r2, [r7, #6]
 800af6a:	79fb      	ldrb	r3, [r7, #7]
 800af6c:	4611      	mov	r1, r2
 800af6e:	4618      	mov	r0, r3
 800af70:	f001 fa80 	bl	800c474 <dcd_edpt_clear_stall>
  _usbd_dev.ep_status[epnum][dir].stalled = 0;
 800af74:	7bfa      	ldrb	r2, [r7, #15]
 800af76:	7bbb      	ldrb	r3, [r7, #14]
 800af78:	490d      	ldr	r1, [pc, #52]	@ (800afb0 <usbd_edpt_clear_stall+0x78>)
 800af7a:	0052      	lsls	r2, r2, #1
 800af7c:	440a      	add	r2, r1
 800af7e:	4413      	add	r3, r2
 800af80:	f103 0220 	add.w	r2, r3, #32
 800af84:	7813      	ldrb	r3, [r2, #0]
 800af86:	f023 0302 	bic.w	r3, r3, #2
 800af8a:	7013      	strb	r3, [r2, #0]
  _usbd_dev.ep_status[epnum][dir].busy = 0;
 800af8c:	7bfa      	ldrb	r2, [r7, #15]
 800af8e:	7bbb      	ldrb	r3, [r7, #14]
 800af90:	4907      	ldr	r1, [pc, #28]	@ (800afb0 <usbd_edpt_clear_stall+0x78>)
 800af92:	0052      	lsls	r2, r2, #1
 800af94:	440a      	add	r2, r1
 800af96:	4413      	add	r3, r2
 800af98:	f103 0220 	add.w	r2, r3, #32
 800af9c:	7813      	ldrb	r3, [r2, #0]
 800af9e:	f023 0301 	bic.w	r3, r3, #1
 800afa2:	7013      	strb	r3, [r2, #0]
}
 800afa4:	bf00      	nop
 800afa6:	3710      	adds	r7, #16
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bd80      	pop	{r7, pc}
 800afac:	20000015 	.word	0x20000015
 800afb0:	20010f3c 	.word	0x20010f3c

0800afb4 <usbd_edpt_stalled>:

bool usbd_edpt_stalled(uint8_t rhport, uint8_t ep_addr) {
 800afb4:	b480      	push	{r7}
 800afb6:	b085      	sub	sp, #20
 800afb8:	af00      	add	r7, sp, #0
 800afba:	4603      	mov	r3, r0
 800afbc:	460a      	mov	r2, r1
 800afbe:	71fb      	strb	r3, [r7, #7]
 800afc0:	4613      	mov	r3, r2
 800afc2:	71bb      	strb	r3, [r7, #6]
 800afc4:	79bb      	ldrb	r3, [r7, #6]
 800afc6:	733b      	strb	r3, [r7, #12]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800afc8:	7b3b      	ldrb	r3, [r7, #12]
 800afca:	f003 030f 	and.w	r3, r3, #15
 800afce:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800afd0:	73fb      	strb	r3, [r7, #15]
 800afd2:	79bb      	ldrb	r3, [r7, #6]
 800afd4:	737b      	strb	r3, [r7, #13]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800afd6:	7b7b      	ldrb	r3, [r7, #13]
 800afd8:	09db      	lsrs	r3, r3, #7
 800afda:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800afdc:	73bb      	strb	r3, [r7, #14]

  return _usbd_dev.ep_status[epnum][dir].stalled;
 800afde:	7bfa      	ldrb	r2, [r7, #15]
 800afe0:	7bbb      	ldrb	r3, [r7, #14]
 800afe2:	490a      	ldr	r1, [pc, #40]	@ (800b00c <usbd_edpt_stalled+0x58>)
 800afe4:	0052      	lsls	r2, r2, #1
 800afe6:	440a      	add	r2, r1
 800afe8:	4413      	add	r3, r2
 800afea:	3320      	adds	r3, #32
 800afec:	781b      	ldrb	r3, [r3, #0]
 800afee:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800aff2:	b2db      	uxtb	r3, r3
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	bf14      	ite	ne
 800aff8:	2301      	movne	r3, #1
 800affa:	2300      	moveq	r3, #0
 800affc:	b2db      	uxtb	r3, r3
}
 800affe:	4618      	mov	r0, r3
 800b000:	3714      	adds	r7, #20
 800b002:	46bd      	mov	sp, r7
 800b004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b008:	4770      	bx	lr
 800b00a:	bf00      	nop
 800b00c:	20010f3c 	.word	0x20010f3c

0800b010 <dcd_edpt0_status_complete>:
#include "device/usbd_pvt.h"

//--------------------------------------------------------------------+
// Callback weak stubs (called if application does not provide)
//--------------------------------------------------------------------+
TU_ATTR_WEAK void dcd_edpt0_status_complete(uint8_t rhport, const tusb_control_request_t* request) {
 800b010:	b480      	push	{r7}
 800b012:	b083      	sub	sp, #12
 800b014:	af00      	add	r7, sp, #0
 800b016:	4603      	mov	r3, r0
 800b018:	6039      	str	r1, [r7, #0]
 800b01a:	71fb      	strb	r3, [r7, #7]
  (void) rhport;
  (void) request;
}
 800b01c:	bf00      	nop
 800b01e:	370c      	adds	r7, #12
 800b020:	46bd      	mov	sp, r7
 800b022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b026:	4770      	bx	lr

0800b028 <status_stage_xact>:
//--------------------------------------------------------------------+
// Application API
//--------------------------------------------------------------------+

// Queue ZLP status transaction
static inline bool status_stage_xact(uint8_t rhport, const tusb_control_request_t* request) {
 800b028:	b580      	push	{r7, lr}
 800b02a:	b086      	sub	sp, #24
 800b02c:	af02      	add	r7, sp, #8
 800b02e:	4603      	mov	r3, r0
 800b030:	6039      	str	r1, [r7, #0]
 800b032:	71fb      	strb	r3, [r7, #7]
  // Opposite to endpoint in Data Phase
  const uint8_t ep_addr = request->bmRequestType_bit.direction ? EDPT_CTRL_OUT : EDPT_CTRL_IN;
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	781b      	ldrb	r3, [r3, #0]
 800b038:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b03c:	b2db      	uxtb	r3, r3
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d001      	beq.n	800b046 <status_stage_xact+0x1e>
 800b042:	2300      	movs	r3, #0
 800b044:	e000      	b.n	800b048 <status_stage_xact+0x20>
 800b046:	2380      	movs	r3, #128	@ 0x80
 800b048:	73fb      	strb	r3, [r7, #15]
  return usbd_edpt_xfer(rhport, ep_addr, NULL, 0, false);
 800b04a:	7bf9      	ldrb	r1, [r7, #15]
 800b04c:	79f8      	ldrb	r0, [r7, #7]
 800b04e:	2300      	movs	r3, #0
 800b050:	9300      	str	r3, [sp, #0]
 800b052:	2300      	movs	r3, #0
 800b054:	2200      	movs	r2, #0
 800b056:	f7ff fe0f 	bl	800ac78 <usbd_edpt_xfer>
 800b05a:	4603      	mov	r3, r0
}
 800b05c:	4618      	mov	r0, r3
 800b05e:	3710      	adds	r7, #16
 800b060:	46bd      	mov	sp, r7
 800b062:	bd80      	pop	{r7, pc}

0800b064 <tud_control_status>:

// Status phase
bool tud_control_status(uint8_t rhport, const tusb_control_request_t* request) {
 800b064:	b580      	push	{r7, lr}
 800b066:	b082      	sub	sp, #8
 800b068:	af00      	add	r7, sp, #0
 800b06a:	4603      	mov	r3, r0
 800b06c:	6039      	str	r1, [r7, #0]
 800b06e:	71fb      	strb	r3, [r7, #7]
  _ctrl_xfer.request = (*request);
 800b070:	4b0b      	ldr	r3, [pc, #44]	@ (800b0a0 <tud_control_status+0x3c>)
 800b072:	683a      	ldr	r2, [r7, #0]
 800b074:	6810      	ldr	r0, [r2, #0]
 800b076:	6851      	ldr	r1, [r2, #4]
 800b078:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800b07a:	4b09      	ldr	r3, [pc, #36]	@ (800b0a0 <tud_control_status+0x3c>)
 800b07c:	2200      	movs	r2, #0
 800b07e:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800b080:	4b07      	ldr	r3, [pc, #28]	@ (800b0a0 <tud_control_status+0x3c>)
 800b082:	2200      	movs	r2, #0
 800b084:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800b086:	4b06      	ldr	r3, [pc, #24]	@ (800b0a0 <tud_control_status+0x3c>)
 800b088:	2200      	movs	r2, #0
 800b08a:	819a      	strh	r2, [r3, #12]

  return status_stage_xact(rhport, request);
 800b08c:	79fb      	ldrb	r3, [r7, #7]
 800b08e:	6839      	ldr	r1, [r7, #0]
 800b090:	4618      	mov	r0, r3
 800b092:	f7ff ffc9 	bl	800b028 <status_stage_xact>
 800b096:	4603      	mov	r3, r0
}
 800b098:	4618      	mov	r0, r3
 800b09a:	3708      	adds	r7, #8
 800b09c:	46bd      	mov	sp, r7
 800b09e:	bd80      	pop	{r7, pc}
 800b0a0:	20011038 	.word	0x20011038

0800b0a4 <data_stage_xact>:

// Queue a transaction in Data Stage
// Each transaction has up to Endpoint0's max packet size.
// This function can also transfer an zero-length packet
static bool data_stage_xact(uint8_t rhport) {
 800b0a4:	b590      	push	{r4, r7, lr}
 800b0a6:	b08b      	sub	sp, #44	@ 0x2c
 800b0a8:	af02      	add	r7, sp, #8
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	71fb      	strb	r3, [r7, #7]
  const uint16_t xact_len = tu_min16(_ctrl_xfer.data_len - _ctrl_xfer.total_xferred, CFG_TUD_ENDPOINT0_BUFSIZE);
 800b0ae:	4b2d      	ldr	r3, [pc, #180]	@ (800b164 <data_stage_xact+0xc0>)
 800b0b0:	899a      	ldrh	r2, [r3, #12]
 800b0b2:	4b2c      	ldr	r3, [pc, #176]	@ (800b164 <data_stage_xact+0xc0>)
 800b0b4:	89db      	ldrh	r3, [r3, #14]
 800b0b6:	1ad3      	subs	r3, r2, r3
 800b0b8:	b29b      	uxth	r3, r3
 800b0ba:	837b      	strh	r3, [r7, #26]
 800b0bc:	2340      	movs	r3, #64	@ 0x40
 800b0be:	833b      	strh	r3, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800b0c0:	8b7a      	ldrh	r2, [r7, #26]
 800b0c2:	8b3b      	ldrh	r3, [r7, #24]
 800b0c4:	4293      	cmp	r3, r2
 800b0c6:	bf28      	it	cs
 800b0c8:	4613      	movcs	r3, r2
 800b0ca:	b29b      	uxth	r3, r3
 800b0cc:	83bb      	strh	r3, [r7, #28]
  uint8_t ep_addr = EDPT_CTRL_OUT;
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	77fb      	strb	r3, [r7, #31]

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_IN) {
 800b0d2:	4b24      	ldr	r3, [pc, #144]	@ (800b164 <data_stage_xact+0xc0>)
 800b0d4:	781b      	ldrb	r3, [r3, #0]
 800b0d6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b0da:	b2db      	uxtb	r3, r3
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d02f      	beq.n	800b140 <data_stage_xact+0x9c>
    ep_addr = EDPT_CTRL_IN;
 800b0e0:	2380      	movs	r3, #128	@ 0x80
 800b0e2:	77fb      	strb	r3, [r7, #31]
    if (0u != xact_len) {
 800b0e4:	8bbb      	ldrh	r3, [r7, #28]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d02a      	beq.n	800b140 <data_stage_xact+0x9c>
      TU_VERIFY(0 == tu_memcpy_s(_ctrl_epbuf.buf, CFG_TUD_ENDPOINT0_BUFSIZE, _ctrl_xfer.buffer, xact_len));
 800b0ea:	4b1e      	ldr	r3, [pc, #120]	@ (800b164 <data_stage_xact+0xc0>)
 800b0ec:	689a      	ldr	r2, [r3, #8]
 800b0ee:	8bbb      	ldrh	r3, [r7, #28]
 800b0f0:	491d      	ldr	r1, [pc, #116]	@ (800b168 <data_stage_xact+0xc4>)
 800b0f2:	6179      	str	r1, [r7, #20]
 800b0f4:	2140      	movs	r1, #64	@ 0x40
 800b0f6:	6139      	str	r1, [r7, #16]
 800b0f8:	60fa      	str	r2, [r7, #12]
 800b0fa:	60bb      	str	r3, [r7, #8]
  if (dest == NULL) {
 800b0fc:	697b      	ldr	r3, [r7, #20]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d102      	bne.n	800b108 <data_stage_xact+0x64>
    return -1;
 800b102:	f04f 33ff 	mov.w	r3, #4294967295
 800b106:	e017      	b.n	800b138 <data_stage_xact+0x94>
  if (count == 0u) {
 800b108:	68bb      	ldr	r3, [r7, #8]
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d101      	bne.n	800b112 <data_stage_xact+0x6e>
    return 0;
 800b10e:	2300      	movs	r3, #0
 800b110:	e012      	b.n	800b138 <data_stage_xact+0x94>
  if (src == NULL) {
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d102      	bne.n	800b11e <data_stage_xact+0x7a>
    return -1;
 800b118:	f04f 33ff 	mov.w	r3, #4294967295
 800b11c:	e00c      	b.n	800b138 <data_stage_xact+0x94>
  if (count > destsz) {
 800b11e:	693a      	ldr	r2, [r7, #16]
 800b120:	68bb      	ldr	r3, [r7, #8]
 800b122:	429a      	cmp	r2, r3
 800b124:	d202      	bcs.n	800b12c <data_stage_xact+0x88>
    return -1;
 800b126:	f04f 33ff 	mov.w	r3, #4294967295
 800b12a:	e005      	b.n	800b138 <data_stage_xact+0x94>
  (void) memcpy(dest, src, count);
 800b12c:	68ba      	ldr	r2, [r7, #8]
 800b12e:	68f9      	ldr	r1, [r7, #12]
 800b130:	6978      	ldr	r0, [r7, #20]
 800b132:	f003 f9a5 	bl	800e480 <memcpy>
  return 0;
 800b136:	2300      	movs	r3, #0
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d001      	beq.n	800b140 <data_stage_xact+0x9c>
 800b13c:	2300      	movs	r3, #0
 800b13e:	e00d      	b.n	800b15c <data_stage_xact+0xb8>
    }
  }

  return usbd_edpt_xfer(rhport, ep_addr, xact_len ? _ctrl_epbuf.buf : NULL, xact_len, false);
 800b140:	8bbb      	ldrh	r3, [r7, #28]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d001      	beq.n	800b14a <data_stage_xact+0xa6>
 800b146:	4a08      	ldr	r2, [pc, #32]	@ (800b168 <data_stage_xact+0xc4>)
 800b148:	e000      	b.n	800b14c <data_stage_xact+0xa8>
 800b14a:	2200      	movs	r2, #0
 800b14c:	8bbb      	ldrh	r3, [r7, #28]
 800b14e:	7ff9      	ldrb	r1, [r7, #31]
 800b150:	79f8      	ldrb	r0, [r7, #7]
 800b152:	2400      	movs	r4, #0
 800b154:	9400      	str	r4, [sp, #0]
 800b156:	f7ff fd8f 	bl	800ac78 <usbd_edpt_xfer>
 800b15a:	4603      	mov	r3, r0
}
 800b15c:	4618      	mov	r0, r3
 800b15e:	3724      	adds	r7, #36	@ 0x24
 800b160:	46bd      	mov	sp, r7
 800b162:	bd90      	pop	{r4, r7, pc}
 800b164:	20011038 	.word	0x20011038
 800b168:	2001104c 	.word	0x2001104c

0800b16c <tud_control_xfer>:

// Transmit data to/from the control endpoint.
// If the request's wLength is zero, a status packet is sent instead.
bool tud_control_xfer(uint8_t rhport, const tusb_control_request_t* request, void* buffer, uint16_t len) {
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b088      	sub	sp, #32
 800b170:	af00      	add	r7, sp, #0
 800b172:	60b9      	str	r1, [r7, #8]
 800b174:	607a      	str	r2, [r7, #4]
 800b176:	461a      	mov	r2, r3
 800b178:	4603      	mov	r3, r0
 800b17a:	73fb      	strb	r3, [r7, #15]
 800b17c:	4613      	mov	r3, r2
 800b17e:	81bb      	strh	r3, [r7, #12]
  _ctrl_xfer.request = (*request);
 800b180:	4b30      	ldr	r3, [pc, #192]	@ (800b244 <tud_control_xfer+0xd8>)
 800b182:	68ba      	ldr	r2, [r7, #8]
 800b184:	6810      	ldr	r0, [r2, #0]
 800b186:	6851      	ldr	r1, [r2, #4]
 800b188:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = (uint8_t*) buffer;
 800b18a:	4a2e      	ldr	r2, [pc, #184]	@ (800b244 <tud_control_xfer+0xd8>)
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	6093      	str	r3, [r2, #8]
  _ctrl_xfer.total_xferred = 0U;
 800b190:	4b2c      	ldr	r3, [pc, #176]	@ (800b244 <tud_control_xfer+0xd8>)
 800b192:	2200      	movs	r2, #0
 800b194:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = tu_min16(len, request->wLength);
 800b196:	68bb      	ldr	r3, [r7, #8]
 800b198:	88db      	ldrh	r3, [r3, #6]
 800b19a:	b29a      	uxth	r2, r3
 800b19c:	89bb      	ldrh	r3, [r7, #12]
 800b19e:	827b      	strh	r3, [r7, #18]
 800b1a0:	4613      	mov	r3, r2
 800b1a2:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800b1a4:	8a7a      	ldrh	r2, [r7, #18]
 800b1a6:	8a3b      	ldrh	r3, [r7, #16]
 800b1a8:	4293      	cmp	r3, r2
 800b1aa:	bf28      	it	cs
 800b1ac:	4613      	movcs	r3, r2
 800b1ae:	b29a      	uxth	r2, r3
 800b1b0:	4b24      	ldr	r3, [pc, #144]	@ (800b244 <tud_control_xfer+0xd8>)
 800b1b2:	819a      	strh	r2, [r3, #12]

  if (request->wLength > 0U) {
 800b1b4:	68bb      	ldr	r3, [r7, #8]
 800b1b6:	88db      	ldrh	r3, [r3, #6]
 800b1b8:	b29b      	uxth	r3, r3
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d026      	beq.n	800b20c <tud_control_xfer+0xa0>
    if (_ctrl_xfer.data_len > 0U) {
 800b1be:	4b21      	ldr	r3, [pc, #132]	@ (800b244 <tud_control_xfer+0xd8>)
 800b1c0:	899b      	ldrh	r3, [r3, #12]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d00d      	beq.n	800b1e2 <tud_control_xfer+0x76>
      TU_ASSERT(buffer);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d10a      	bne.n	800b1e2 <tud_control_xfer+0x76>
 800b1cc:	4b1e      	ldr	r3, [pc, #120]	@ (800b248 <tud_control_xfer+0xdc>)
 800b1ce:	61bb      	str	r3, [r7, #24]
 800b1d0:	69bb      	ldr	r3, [r7, #24]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	f003 0301 	and.w	r3, r3, #1
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d000      	beq.n	800b1de <tud_control_xfer+0x72>
 800b1dc:	be00      	bkpt	0x0000
 800b1de:	2300      	movs	r3, #0
 800b1e0:	e02b      	b.n	800b23a <tud_control_xfer+0xce>
    }
    TU_ASSERT(data_stage_xact(rhport));
 800b1e2:	7bfb      	ldrb	r3, [r7, #15]
 800b1e4:	4618      	mov	r0, r3
 800b1e6:	f7ff ff5d 	bl	800b0a4 <data_stage_xact>
 800b1ea:	4603      	mov	r3, r0
 800b1ec:	f083 0301 	eor.w	r3, r3, #1
 800b1f0:	b2db      	uxtb	r3, r3
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d020      	beq.n	800b238 <tud_control_xfer+0xcc>
 800b1f6:	4b14      	ldr	r3, [pc, #80]	@ (800b248 <tud_control_xfer+0xdc>)
 800b1f8:	617b      	str	r3, [r7, #20]
 800b1fa:	697b      	ldr	r3, [r7, #20]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	f003 0301 	and.w	r3, r3, #1
 800b202:	2b00      	cmp	r3, #0
 800b204:	d000      	beq.n	800b208 <tud_control_xfer+0x9c>
 800b206:	be00      	bkpt	0x0000
 800b208:	2300      	movs	r3, #0
 800b20a:	e016      	b.n	800b23a <tud_control_xfer+0xce>
  } else {
    TU_ASSERT(status_stage_xact(rhport, request));
 800b20c:	7bfb      	ldrb	r3, [r7, #15]
 800b20e:	68b9      	ldr	r1, [r7, #8]
 800b210:	4618      	mov	r0, r3
 800b212:	f7ff ff09 	bl	800b028 <status_stage_xact>
 800b216:	4603      	mov	r3, r0
 800b218:	f083 0301 	eor.w	r3, r3, #1
 800b21c:	b2db      	uxtb	r3, r3
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d00a      	beq.n	800b238 <tud_control_xfer+0xcc>
 800b222:	4b09      	ldr	r3, [pc, #36]	@ (800b248 <tud_control_xfer+0xdc>)
 800b224:	61fb      	str	r3, [r7, #28]
 800b226:	69fb      	ldr	r3, [r7, #28]
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	f003 0301 	and.w	r3, r3, #1
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d000      	beq.n	800b234 <tud_control_xfer+0xc8>
 800b232:	be00      	bkpt	0x0000
 800b234:	2300      	movs	r3, #0
 800b236:	e000      	b.n	800b23a <tud_control_xfer+0xce>
  }

  return true;
 800b238:	2301      	movs	r3, #1
}
 800b23a:	4618      	mov	r0, r3
 800b23c:	3720      	adds	r7, #32
 800b23e:	46bd      	mov	sp, r7
 800b240:	bd80      	pop	{r7, pc}
 800b242:	bf00      	nop
 800b244:	20011038 	.word	0x20011038
 800b248:	e000edf0 	.word	0xe000edf0

0800b24c <usbd_control_reset>:
void usbd_control_reset(void);
void usbd_control_set_request(const tusb_control_request_t* request);
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp);
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes);

void usbd_control_reset(void) {
 800b24c:	b580      	push	{r7, lr}
 800b24e:	af00      	add	r7, sp, #0
  tu_varclr(&_ctrl_xfer);
 800b250:	2214      	movs	r2, #20
 800b252:	2100      	movs	r1, #0
 800b254:	4802      	ldr	r0, [pc, #8]	@ (800b260 <usbd_control_reset+0x14>)
 800b256:	f003 f8b7 	bl	800e3c8 <memset>
}
 800b25a:	bf00      	nop
 800b25c:	bd80      	pop	{r7, pc}
 800b25e:	bf00      	nop
 800b260:	20011038 	.word	0x20011038

0800b264 <usbd_control_set_complete_callback>:

// Set complete callback
void usbd_control_set_complete_callback(usbd_control_xfer_cb_t fp) {
 800b264:	b480      	push	{r7}
 800b266:	b083      	sub	sp, #12
 800b268:	af00      	add	r7, sp, #0
 800b26a:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.complete_cb = fp;
 800b26c:	4a04      	ldr	r2, [pc, #16]	@ (800b280 <usbd_control_set_complete_callback+0x1c>)
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6113      	str	r3, [r2, #16]
}
 800b272:	bf00      	nop
 800b274:	370c      	adds	r7, #12
 800b276:	46bd      	mov	sp, r7
 800b278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27c:	4770      	bx	lr
 800b27e:	bf00      	nop
 800b280:	20011038 	.word	0x20011038

0800b284 <usbd_control_set_request>:

// for dcd_set_address where DCD is responsible for status response
void usbd_control_set_request(const tusb_control_request_t* request) {
 800b284:	b480      	push	{r7}
 800b286:	b083      	sub	sp, #12
 800b288:	af00      	add	r7, sp, #0
 800b28a:	6078      	str	r0, [r7, #4]
  _ctrl_xfer.request = (*request);
 800b28c:	4b09      	ldr	r3, [pc, #36]	@ (800b2b4 <usbd_control_set_request+0x30>)
 800b28e:	687a      	ldr	r2, [r7, #4]
 800b290:	6810      	ldr	r0, [r2, #0]
 800b292:	6851      	ldr	r1, [r2, #4]
 800b294:	c303      	stmia	r3!, {r0, r1}
  _ctrl_xfer.buffer = NULL;
 800b296:	4b07      	ldr	r3, [pc, #28]	@ (800b2b4 <usbd_control_set_request+0x30>)
 800b298:	2200      	movs	r2, #0
 800b29a:	609a      	str	r2, [r3, #8]
  _ctrl_xfer.total_xferred = 0;
 800b29c:	4b05      	ldr	r3, [pc, #20]	@ (800b2b4 <usbd_control_set_request+0x30>)
 800b29e:	2200      	movs	r2, #0
 800b2a0:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.data_len = 0;
 800b2a2:	4b04      	ldr	r3, [pc, #16]	@ (800b2b4 <usbd_control_set_request+0x30>)
 800b2a4:	2200      	movs	r2, #0
 800b2a6:	819a      	strh	r2, [r3, #12]
}
 800b2a8:	bf00      	nop
 800b2aa:	370c      	adds	r7, #12
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b2:	4770      	bx	lr
 800b2b4:	20011038 	.word	0x20011038

0800b2b8 <usbd_control_xfer_cb>:

// callback when a transaction complete on
// - DATA stage of control endpoint or
// - Status stage
bool usbd_control_xfer_cb(uint8_t rhport, uint8_t ep_addr, xfer_result_t result, uint32_t xferred_bytes) {
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b088      	sub	sp, #32
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	603b      	str	r3, [r7, #0]
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	71fb      	strb	r3, [r7, #7]
 800b2c4:	460b      	mov	r3, r1
 800b2c6:	71bb      	strb	r3, [r7, #6]
 800b2c8:	4613      	mov	r3, r2
 800b2ca:	717b      	strb	r3, [r7, #5]
 800b2cc:	79bb      	ldrb	r3, [r7, #6]
 800b2ce:	73fb      	strb	r3, [r7, #15]
 800b2d0:	7bfb      	ldrb	r3, [r7, #15]
 800b2d2:	09db      	lsrs	r3, r3, #7
 800b2d4:	b2db      	uxtb	r3, r3
  (void) result;

  // Endpoint Address is opposite to direction bit, this is Status Stage complete event
  if (tu_edpt_dir(ep_addr) != _ctrl_xfer.request.bmRequestType_bit.direction) {
 800b2d6:	4a4f      	ldr	r2, [pc, #316]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b2d8:	7812      	ldrb	r2, [r2, #0]
 800b2da:	f3c2 12c0 	ubfx	r2, r2, #7, #1
 800b2de:	b2d2      	uxtb	r2, r2
 800b2e0:	4293      	cmp	r3, r2
 800b2e2:	d01e      	beq.n	800b322 <usbd_control_xfer_cb+0x6a>
    TU_ASSERT(0 == xferred_bytes);
 800b2e4:	683b      	ldr	r3, [r7, #0]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d00a      	beq.n	800b300 <usbd_control_xfer_cb+0x48>
 800b2ea:	4b4b      	ldr	r3, [pc, #300]	@ (800b418 <usbd_control_xfer_cb+0x160>)
 800b2ec:	613b      	str	r3, [r7, #16]
 800b2ee:	693b      	ldr	r3, [r7, #16]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	f003 0301 	and.w	r3, r3, #1
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d000      	beq.n	800b2fc <usbd_control_xfer_cb+0x44>
 800b2fa:	be00      	bkpt	0x0000
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	e084      	b.n	800b40a <usbd_control_xfer_cb+0x152>

    // invoke optional dcd hook if available
    dcd_edpt0_status_complete(rhport, &_ctrl_xfer.request);
 800b300:	79fb      	ldrb	r3, [r7, #7]
 800b302:	4944      	ldr	r1, [pc, #272]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b304:	4618      	mov	r0, r3
 800b306:	f7ff fe83 	bl	800b010 <dcd_edpt0_status_complete>

    if (NULL != _ctrl_xfer.complete_cb) {
 800b30a:	4b42      	ldr	r3, [pc, #264]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b30c:	691b      	ldr	r3, [r3, #16]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d005      	beq.n	800b31e <usbd_control_xfer_cb+0x66>
      // TODO refactor with usbd_driver_print_control_complete_name
      _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_ACK, &_ctrl_xfer.request);
 800b312:	4b40      	ldr	r3, [pc, #256]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b314:	691b      	ldr	r3, [r3, #16]
 800b316:	79f8      	ldrb	r0, [r7, #7]
 800b318:	4a3e      	ldr	r2, [pc, #248]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b31a:	2103      	movs	r1, #3
 800b31c:	4798      	blx	r3
    }

    return true;
 800b31e:	2301      	movs	r3, #1
 800b320:	e073      	b.n	800b40a <usbd_control_xfer_cb+0x152>
  }

  if (_ctrl_xfer.request.bmRequestType_bit.direction == TUSB_DIR_OUT) {
 800b322:	4b3c      	ldr	r3, [pc, #240]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b32a:	b2db      	uxtb	r3, r3
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d10c      	bne.n	800b34a <usbd_control_xfer_cb+0x92>
    TU_VERIFY(_ctrl_xfer.buffer);
 800b330:	4b38      	ldr	r3, [pc, #224]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b332:	689b      	ldr	r3, [r3, #8]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d101      	bne.n	800b33c <usbd_control_xfer_cb+0x84>
 800b338:	2300      	movs	r3, #0
 800b33a:	e066      	b.n	800b40a <usbd_control_xfer_cb+0x152>
    memcpy(_ctrl_xfer.buffer, _ctrl_epbuf.buf, xferred_bytes);
 800b33c:	4b35      	ldr	r3, [pc, #212]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b33e:	689b      	ldr	r3, [r3, #8]
 800b340:	683a      	ldr	r2, [r7, #0]
 800b342:	4936      	ldr	r1, [pc, #216]	@ (800b41c <usbd_control_xfer_cb+0x164>)
 800b344:	4618      	mov	r0, r3
 800b346:	f003 f89b 	bl	800e480 <memcpy>
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, _ctrl_xfer.buffer, xferred_bytes, 2);
  }

  _ctrl_xfer.total_xferred += (uint16_t) xferred_bytes;
 800b34a:	4b32      	ldr	r3, [pc, #200]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b34c:	89da      	ldrh	r2, [r3, #14]
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	b29b      	uxth	r3, r3
 800b352:	4413      	add	r3, r2
 800b354:	b29a      	uxth	r2, r3
 800b356:	4b2f      	ldr	r3, [pc, #188]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b358:	81da      	strh	r2, [r3, #14]
  _ctrl_xfer.buffer += xferred_bytes;
 800b35a:	4b2e      	ldr	r3, [pc, #184]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b35c:	689a      	ldr	r2, [r3, #8]
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	4413      	add	r3, r2
 800b362:	4a2c      	ldr	r2, [pc, #176]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b364:	6093      	str	r3, [r2, #8]

  // Data Stage is complete when all request's length are transferred or
  // a short packet is sent including zero-length packet.
  if ((_ctrl_xfer.request.wLength == _ctrl_xfer.total_xferred) ||
 800b366:	4b2b      	ldr	r3, [pc, #172]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b368:	88da      	ldrh	r2, [r3, #6]
 800b36a:	4b2a      	ldr	r3, [pc, #168]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b36c:	89db      	ldrh	r3, [r3, #14]
 800b36e:	429a      	cmp	r2, r3
 800b370:	d002      	beq.n	800b378 <usbd_control_xfer_cb+0xc0>
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	2b3f      	cmp	r3, #63	@ 0x3f
 800b376:	d831      	bhi.n	800b3dc <usbd_control_xfer_cb+0x124>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
    // DATA stage is complete
    bool is_ok = true;
 800b378:	2301      	movs	r3, #1
 800b37a:	77fb      	strb	r3, [r7, #31]

    // invoke complete callback if set
    // callback can still stall control in status phase e.g out data does not make sense
    if (NULL != _ctrl_xfer.complete_cb) {
 800b37c:	4b25      	ldr	r3, [pc, #148]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b37e:	691b      	ldr	r3, [r3, #16]
 800b380:	2b00      	cmp	r3, #0
 800b382:	d007      	beq.n	800b394 <usbd_control_xfer_cb+0xdc>
      #if CFG_TUSB_DEBUG >= CFG_TUD_LOG_LEVEL
      usbd_driver_print_control_complete_name(_ctrl_xfer.complete_cb);
      #endif

      is_ok = _ctrl_xfer.complete_cb(rhport, CONTROL_STAGE_DATA, &_ctrl_xfer.request);
 800b384:	4b23      	ldr	r3, [pc, #140]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b386:	691b      	ldr	r3, [r3, #16]
 800b388:	79f8      	ldrb	r0, [r7, #7]
 800b38a:	4a22      	ldr	r2, [pc, #136]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b38c:	2102      	movs	r1, #2
 800b38e:	4798      	blx	r3
 800b390:	4603      	mov	r3, r0
 800b392:	77fb      	strb	r3, [r7, #31]
    }

    if (is_ok) {
 800b394:	7ffb      	ldrb	r3, [r7, #31]
 800b396:	2b00      	cmp	r3, #0
 800b398:	d015      	beq.n	800b3c6 <usbd_control_xfer_cb+0x10e>
      TU_ASSERT(status_stage_xact(rhport, &_ctrl_xfer.request));
 800b39a:	79fb      	ldrb	r3, [r7, #7]
 800b39c:	491d      	ldr	r1, [pc, #116]	@ (800b414 <usbd_control_xfer_cb+0x15c>)
 800b39e:	4618      	mov	r0, r3
 800b3a0:	f7ff fe42 	bl	800b028 <status_stage_xact>
 800b3a4:	4603      	mov	r3, r0
 800b3a6:	f083 0301 	eor.w	r3, r3, #1
 800b3aa:	b2db      	uxtb	r3, r3
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d02a      	beq.n	800b406 <usbd_control_xfer_cb+0x14e>
 800b3b0:	4b19      	ldr	r3, [pc, #100]	@ (800b418 <usbd_control_xfer_cb+0x160>)
 800b3b2:	617b      	str	r3, [r7, #20]
 800b3b4:	697b      	ldr	r3, [r7, #20]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	f003 0301 	and.w	r3, r3, #1
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d000      	beq.n	800b3c2 <usbd_control_xfer_cb+0x10a>
 800b3c0:	be00      	bkpt	0x0000
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	e021      	b.n	800b40a <usbd_control_xfer_cb+0x152>
    } else {
      // Stall both IN and OUT control endpoint
      dcd_edpt_stall(rhport, EDPT_CTRL_OUT);
 800b3c6:	79fb      	ldrb	r3, [r7, #7]
 800b3c8:	2100      	movs	r1, #0
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	f001 f81c 	bl	800c408 <dcd_edpt_stall>
      dcd_edpt_stall(rhport, EDPT_CTRL_IN);
 800b3d0:	79fb      	ldrb	r3, [r7, #7]
 800b3d2:	2180      	movs	r1, #128	@ 0x80
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	f001 f817 	bl	800c408 <dcd_edpt_stall>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800b3da:	e014      	b.n	800b406 <usbd_control_xfer_cb+0x14e>
    }
  } else {
    // More data to transfer
    TU_ASSERT(data_stage_xact(rhport));
 800b3dc:	79fb      	ldrb	r3, [r7, #7]
 800b3de:	4618      	mov	r0, r3
 800b3e0:	f7ff fe60 	bl	800b0a4 <data_stage_xact>
 800b3e4:	4603      	mov	r3, r0
 800b3e6:	f083 0301 	eor.w	r3, r3, #1
 800b3ea:	b2db      	uxtb	r3, r3
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d00b      	beq.n	800b408 <usbd_control_xfer_cb+0x150>
 800b3f0:	4b09      	ldr	r3, [pc, #36]	@ (800b418 <usbd_control_xfer_cb+0x160>)
 800b3f2:	61bb      	str	r3, [r7, #24]
 800b3f4:	69bb      	ldr	r3, [r7, #24]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	f003 0301 	and.w	r3, r3, #1
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d000      	beq.n	800b402 <usbd_control_xfer_cb+0x14a>
 800b400:	be00      	bkpt	0x0000
 800b402:	2300      	movs	r3, #0
 800b404:	e001      	b.n	800b40a <usbd_control_xfer_cb+0x152>
      (xferred_bytes < CFG_TUD_ENDPOINT0_BUFSIZE)) {
 800b406:	bf00      	nop
  }

  return true;
 800b408:	2301      	movs	r3, #1
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3720      	adds	r7, #32
 800b40e:	46bd      	mov	sp, r7
 800b410:	bd80      	pop	{r7, pc}
 800b412:	bf00      	nop
 800b414:	20011038 	.word	0x20011038
 800b418:	e000edf0 	.word	0xe000edf0
 800b41c:	2001104c 	.word	0x2001104c

0800b420 <__NVIC_EnableIRQ>:
{
 800b420:	b480      	push	{r7}
 800b422:	b083      	sub	sp, #12
 800b424:	af00      	add	r7, sp, #0
 800b426:	4603      	mov	r3, r0
 800b428:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b42a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b42e:	2b00      	cmp	r3, #0
 800b430:	db0b      	blt.n	800b44a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b432:	79fb      	ldrb	r3, [r7, #7]
 800b434:	f003 021f 	and.w	r2, r3, #31
 800b438:	4907      	ldr	r1, [pc, #28]	@ (800b458 <__NVIC_EnableIRQ+0x38>)
 800b43a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b43e:	095b      	lsrs	r3, r3, #5
 800b440:	2001      	movs	r0, #1
 800b442:	fa00 f202 	lsl.w	r2, r0, r2
 800b446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800b44a:	bf00      	nop
 800b44c:	370c      	adds	r7, #12
 800b44e:	46bd      	mov	sp, r7
 800b450:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b454:	4770      	bx	lr
 800b456:	bf00      	nop
 800b458:	e000e100 	.word	0xe000e100

0800b45c <__NVIC_DisableIRQ>:
{
 800b45c:	b480      	push	{r7}
 800b45e:	b083      	sub	sp, #12
 800b460:	af00      	add	r7, sp, #0
 800b462:	4603      	mov	r3, r0
 800b464:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	db12      	blt.n	800b494 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b46e:	79fb      	ldrb	r3, [r7, #7]
 800b470:	f003 021f 	and.w	r2, r3, #31
 800b474:	490a      	ldr	r1, [pc, #40]	@ (800b4a0 <__NVIC_DisableIRQ+0x44>)
 800b476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b47a:	095b      	lsrs	r3, r3, #5
 800b47c:	2001      	movs	r0, #1
 800b47e:	fa00 f202 	lsl.w	r2, r0, r2
 800b482:	3320      	adds	r3, #32
 800b484:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800b488:	f3bf 8f4f 	dsb	sy
}
 800b48c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800b48e:	f3bf 8f6f 	isb	sy
}
 800b492:	bf00      	nop
}
 800b494:	bf00      	nop
 800b496:	370c      	adds	r7, #12
 800b498:	46bd      	mov	sp, r7
 800b49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49e:	4770      	bx	lr
 800b4a0:	e000e100 	.word	0xe000e100

0800b4a4 <dma_setup_prepare>:
  // Internal DMA only
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
}

static void dma_setup_prepare(uint8_t rhport) {
 800b4a4:	b480      	push	{r7}
 800b4a6:	b087      	sub	sp, #28
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	4603      	mov	r3, r0
 800b4ac:	71fb      	strb	r3, [r7, #7]
 800b4ae:	79fb      	ldrb	r3, [r7, #7]
 800b4b0:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b4b2:	7cfb      	ldrb	r3, [r7, #19]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d001      	beq.n	800b4bc <dma_setup_prepare+0x18>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b4bc:	7cfb      	ldrb	r3, [r7, #19]
 800b4be:	4a15      	ldr	r2, [pc, #84]	@ (800b514 <dma_setup_prepare+0x70>)
 800b4c0:	011b      	lsls	r3, r3, #4
 800b4c2:	4413      	add	r3, r2
 800b4c4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b4c6:	617b      	str	r3, [r7, #20]

  if (dwc2->gsnpsid >= DWC2_CORE_REV_3_00a) {
 800b4c8:	697b      	ldr	r3, [r7, #20]
 800b4ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b4cc:	4a12      	ldr	r2, [pc, #72]	@ (800b518 <dma_setup_prepare+0x74>)
 800b4ce:	4293      	cmp	r3, r2
 800b4d0:	d909      	bls.n	800b4e6 <dma_setup_prepare+0x42>
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800b4d2:	697b      	ldr	r3, [r7, #20]
 800b4d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b4d8:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800b4da:	68fb      	ldr	r3, [r7, #12]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	0fdb      	lsrs	r3, r3, #31
 800b4e0:	b2db      	uxtb	r3, r3
    if(edpt_is_enabled(&dwc2->epout[0])) {
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d110      	bne.n	800b508 <dma_setup_prepare+0x64>
      return;
    }
  }

  // Receive only 1 packet
  dwc2->epout[0].doeptsiz = (1 << DOEPTSIZ_STUPCNT_Pos) | (1 << DOEPTSIZ_PKTCNT_Pos) | (8 << DOEPTSIZ_XFRSIZ_Pos);
 800b4e6:	697b      	ldr	r3, [r7, #20]
 800b4e8:	4a0c      	ldr	r2, [pc, #48]	@ (800b51c <dma_setup_prepare+0x78>)
 800b4ea:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  dwc2->epout[0].doepdma = (uintptr_t) _dcd_usbbuf.setup_packet;
 800b4ee:	4a0c      	ldr	r2, [pc, #48]	@ (800b520 <dma_setup_prepare+0x7c>)
 800b4f0:	697b      	ldr	r3, [r7, #20]
 800b4f2:	f8c3 2b14 	str.w	r2, [r3, #2836]	@ 0xb14
  dwc2->epout[0].doepctl |= DOEPCTL_EPENA | DOEPCTL_USBAEP;
 800b4f6:	697b      	ldr	r3, [r7, #20]
 800b4f8:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800b4fc:	f043 2280 	orr.w	r2, r3, #2147516416	@ 0x80008000
 800b500:	697b      	ldr	r3, [r7, #20]
 800b502:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
 800b506:	e000      	b.n	800b50a <dma_setup_prepare+0x66>
      return;
 800b508:	bf00      	nop
}
 800b50a:	371c      	adds	r7, #28
 800b50c:	46bd      	mov	sp, r7
 800b50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b512:	4770      	bx	lr
 800b514:	0800f094 	.word	0x0800f094
 800b518:	4f543009 	.word	0x4f543009
 800b51c:	20080008 	.word	0x20080008
 800b520:	20011114 	.word	0x20011114

0800b524 <dfifo_alloc>:

TU_ATTR_ALWAYS_INLINE static inline uint16_t calc_device_grxfsiz(uint16_t largest_ep_size, uint8_t ep_count) {
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
}

static bool dfifo_alloc(uint8_t rhport, uint8_t ep_addr, uint16_t packet_size) {
 800b524:	b480      	push	{r7}
 800b526:	b091      	sub	sp, #68	@ 0x44
 800b528:	af00      	add	r7, sp, #0
 800b52a:	4603      	mov	r3, r0
 800b52c:	71fb      	strb	r3, [r7, #7]
 800b52e:	460b      	mov	r3, r1
 800b530:	71bb      	strb	r3, [r7, #6]
 800b532:	4613      	mov	r3, r2
 800b534:	80bb      	strh	r3, [r7, #4]
 800b536:	79fb      	ldrb	r3, [r7, #7]
 800b538:	767b      	strb	r3, [r7, #25]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b53a:	7e7b      	ldrb	r3, [r7, #25]
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d001      	beq.n	800b544 <dfifo_alloc+0x20>
    rhport = 0;
 800b540:	2300      	movs	r3, #0
 800b542:	767b      	strb	r3, [r7, #25]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b544:	7e7b      	ldrb	r3, [r7, #25]
 800b546:	4a64      	ldr	r2, [pc, #400]	@ (800b6d8 <dfifo_alloc+0x1b4>)
 800b548:	011b      	lsls	r3, r3, #4
 800b54a:	4413      	add	r3, r2
 800b54c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b54e:	63bb      	str	r3, [r7, #56]	@ 0x38
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800b550:	79fb      	ldrb	r3, [r7, #7]
 800b552:	011b      	lsls	r3, r3, #4
 800b554:	4a60      	ldr	r2, [pc, #384]	@ (800b6d8 <dfifo_alloc+0x1b4>)
 800b556:	4413      	add	r3, r2
 800b558:	637b      	str	r3, [r7, #52]	@ 0x34
  const uint8_t ep_count = dwc2_controller->ep_count;
 800b55a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b55c:	7a1b      	ldrb	r3, [r3, #8]
 800b55e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 800b562:	79bb      	ldrb	r3, [r7, #6]
 800b564:	76bb      	strb	r3, [r7, #26]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800b566:	7ebb      	ldrb	r3, [r7, #26]
 800b568:	f003 030f 	and.w	r3, r3, #15
 800b56c:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800b56e:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800b572:	79bb      	ldrb	r3, [r7, #6]
 800b574:	76fb      	strb	r3, [r7, #27]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b576:	7efb      	ldrb	r3, [r7, #27]
 800b578:	09db      	lsrs	r3, r3, #7
 800b57a:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800b57c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

  TU_ASSERT(epnum < ep_count);
 800b580:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800b584:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b588:	429a      	cmp	r2, r3
 800b58a:	d30a      	bcc.n	800b5a2 <dfifo_alloc+0x7e>
 800b58c:	4b53      	ldr	r3, [pc, #332]	@ (800b6dc <dfifo_alloc+0x1b8>)
 800b58e:	61fb      	str	r3, [r7, #28]
 800b590:	69fb      	ldr	r3, [r7, #28]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	f003 0301 	and.w	r3, r3, #1
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d000      	beq.n	800b59e <dfifo_alloc+0x7a>
 800b59c:	be00      	bkpt	0x0000
 800b59e:	2300      	movs	r3, #0
 800b5a0:	e094      	b.n	800b6cc <dfifo_alloc+0x1a8>

  uint16_t fifo_size = tu_div_ceil(packet_size, 4);
 800b5a2:	88bb      	ldrh	r3, [r7, #4]
 800b5a4:	617b      	str	r3, [r7, #20]
 800b5a6:	2304      	movs	r3, #4
 800b5a8:	613b      	str	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800b5aa:	697a      	ldr	r2, [r7, #20]
 800b5ac:	693b      	ldr	r3, [r7, #16]
 800b5ae:	4413      	add	r3, r2
 800b5b0:	1e5a      	subs	r2, r3, #1
 800b5b2:	693b      	ldr	r3, [r7, #16]
 800b5b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5b8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  if (dir == TUSB_DIR_OUT) {
 800b5ba:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d12a      	bne.n	800b618 <dfifo_alloc+0xf4>
    // Calculate required size of RX FIFO
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800b5c2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b5c4:	009b      	lsls	r3, r3, #2
 800b5c6:	b29b      	uxth	r3, r3
 800b5c8:	81fb      	strh	r3, [r7, #14]
 800b5ca:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800b5ce:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800b5d0:	89fb      	ldrh	r3, [r7, #14]
 800b5d2:	089b      	lsrs	r3, r3, #2
 800b5d4:	b29b      	uxth	r3, r3
 800b5d6:	f103 0208 	add.w	r2, r3, #8
 800b5da:	7b7b      	ldrb	r3, [r7, #13]
 800b5dc:	4413      	add	r3, r2
 800b5de:	b29b      	uxth	r3, r3
 800b5e0:	005b      	lsls	r3, r3, #1
 800b5e2:	b29b      	uxth	r3, r3
    const uint16_t new_sz = calc_device_grxfsiz(4 * fifo_size, ep_count);
 800b5e4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // If size_rx needs to be extended check if there is enough free space
    if (dwc2->grxfsiz < new_sz) {
 800b5e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b5e8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b5ea:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b5ec:	429a      	cmp	r2, r3
 800b5ee:	d26c      	bcs.n	800b6ca <dfifo_alloc+0x1a6>
      TU_ASSERT(new_sz <= _dcd_data.dfifo_top);
 800b5f0:	4b3b      	ldr	r3, [pc, #236]	@ (800b6e0 <dfifo_alloc+0x1bc>)
 800b5f2:	889b      	ldrh	r3, [r3, #4]
 800b5f4:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800b5f6:	429a      	cmp	r2, r3
 800b5f8:	d90a      	bls.n	800b610 <dfifo_alloc+0xec>
 800b5fa:	4b38      	ldr	r3, [pc, #224]	@ (800b6dc <dfifo_alloc+0x1b8>)
 800b5fc:	623b      	str	r3, [r7, #32]
 800b5fe:	6a3b      	ldr	r3, [r7, #32]
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	f003 0301 	and.w	r3, r3, #1
 800b606:	2b00      	cmp	r3, #0
 800b608:	d000      	beq.n	800b60c <dfifo_alloc+0xe8>
 800b60a:	be00      	bkpt	0x0000
 800b60c:	2300      	movs	r3, #0
 800b60e:	e05d      	b.n	800b6cc <dfifo_alloc+0x1a8>
      dwc2->grxfsiz = new_sz; // Enlarge RX FIFO
 800b610:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800b612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b614:	625a      	str	r2, [r3, #36]	@ 0x24
 800b616:	e058      	b.n	800b6ca <dfifo_alloc+0x1a6>
    }
  } else {
    // Check IN endpoints concurrently active limit
    if(0 != dwc2_controller->ep_in_count) {
 800b618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b61a:	7a5b      	ldrb	r3, [r3, #9]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d016      	beq.n	800b64e <dfifo_alloc+0x12a>
      TU_ASSERT(_dcd_data.allocated_epin_count < dwc2_controller->ep_in_count);
 800b620:	4b2f      	ldr	r3, [pc, #188]	@ (800b6e0 <dfifo_alloc+0x1bc>)
 800b622:	799a      	ldrb	r2, [r3, #6]
 800b624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b626:	7a5b      	ldrb	r3, [r3, #9]
 800b628:	429a      	cmp	r2, r3
 800b62a:	d30a      	bcc.n	800b642 <dfifo_alloc+0x11e>
 800b62c:	4b2b      	ldr	r3, [pc, #172]	@ (800b6dc <dfifo_alloc+0x1b8>)
 800b62e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	f003 0301 	and.w	r3, r3, #1
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d000      	beq.n	800b63e <dfifo_alloc+0x11a>
 800b63c:	be00      	bkpt	0x0000
 800b63e:	2300      	movs	r3, #0
 800b640:	e044      	b.n	800b6cc <dfifo_alloc+0x1a8>
      _dcd_data.allocated_epin_count++;
 800b642:	4b27      	ldr	r3, [pc, #156]	@ (800b6e0 <dfifo_alloc+0x1bc>)
 800b644:	799b      	ldrb	r3, [r3, #6]
 800b646:	3301      	adds	r3, #1
 800b648:	b2da      	uxtb	r2, r3
 800b64a:	4b25      	ldr	r3, [pc, #148]	@ (800b6e0 <dfifo_alloc+0x1bc>)
 800b64c:	719a      	strb	r2, [r3, #6]
    }

    // If The TXFELVL is configured as half empty, the fifo must be twice the max_size.
    if ((dwc2->gahbcfg & GAHBCFG_TX_FIFO_EPMTY_LVL) == 0) {
 800b64e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b650:	689b      	ldr	r3, [r3, #8]
 800b652:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b656:	2b00      	cmp	r3, #0
 800b658:	d102      	bne.n	800b660 <dfifo_alloc+0x13c>
      fifo_size *= 2;
 800b65a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b65c:	005b      	lsls	r3, r3, #1
 800b65e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    }

    // Check if free space is available
    TU_ASSERT(_dcd_data.dfifo_top >= fifo_size + dwc2->grxfsiz);
 800b660:	4b1f      	ldr	r3, [pc, #124]	@ (800b6e0 <dfifo_alloc+0x1bc>)
 800b662:	889b      	ldrh	r3, [r3, #4]
 800b664:	4619      	mov	r1, r3
 800b666:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 800b668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b66a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b66c:	4413      	add	r3, r2
 800b66e:	4299      	cmp	r1, r3
 800b670:	d20a      	bcs.n	800b688 <dfifo_alloc+0x164>
 800b672:	4b1a      	ldr	r3, [pc, #104]	@ (800b6dc <dfifo_alloc+0x1b8>)
 800b674:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	f003 0301 	and.w	r3, r3, #1
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d000      	beq.n	800b684 <dfifo_alloc+0x160>
 800b682:	be00      	bkpt	0x0000
 800b684:	2300      	movs	r3, #0
 800b686:	e021      	b.n	800b6cc <dfifo_alloc+0x1a8>
    _dcd_data.dfifo_top -= fifo_size;
 800b688:	4b15      	ldr	r3, [pc, #84]	@ (800b6e0 <dfifo_alloc+0x1bc>)
 800b68a:	889a      	ldrh	r2, [r3, #4]
 800b68c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b68e:	1ad3      	subs	r3, r2, r3
 800b690:	b29a      	uxth	r2, r3
 800b692:	4b13      	ldr	r3, [pc, #76]	@ (800b6e0 <dfifo_alloc+0x1bc>)
 800b694:	809a      	strh	r2, [r3, #4]
    // TU_LOG(DWC2_DEBUG, "    TX FIFO %u: allocated %u words at offset %u\r\n", epnum, fifo_size, dfifo_top);

    // Both TXFD and TXSA are in unit of 32-bit words.
    if (epnum == 0) {
 800b696:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d107      	bne.n	800b6ae <dfifo_alloc+0x18a>
      dwc2->dieptxf0 = ((uint32_t) fifo_size << DIEPTXF0_TX0FD_Pos) | _dcd_data.dfifo_top;
 800b69e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b6a0:	041b      	lsls	r3, r3, #16
 800b6a2:	4a0f      	ldr	r2, [pc, #60]	@ (800b6e0 <dfifo_alloc+0x1bc>)
 800b6a4:	8892      	ldrh	r2, [r2, #4]
 800b6a6:	431a      	orrs	r2, r3
 800b6a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b6aa:	629a      	str	r2, [r3, #40]	@ 0x28
 800b6ac:	e00d      	b.n	800b6ca <dfifo_alloc+0x1a6>
    } else {
      // DIEPTXF starts at FIFO #1.
      dwc2->dieptxf[epnum - 1] = ((uint32_t) fifo_size << DIEPTXF_INEPTXFD_Pos) | _dcd_data.dfifo_top;
 800b6ae:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800b6b0:	041a      	lsls	r2, r3, #16
 800b6b2:	4b0b      	ldr	r3, [pc, #44]	@ (800b6e0 <dfifo_alloc+0x1bc>)
 800b6b4:	889b      	ldrh	r3, [r3, #4]
 800b6b6:	4619      	mov	r1, r3
 800b6b8:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800b6bc:	3b01      	subs	r3, #1
 800b6be:	430a      	orrs	r2, r1
 800b6c0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800b6c2:	3340      	adds	r3, #64	@ 0x40
 800b6c4:	009b      	lsls	r3, r3, #2
 800b6c6:	440b      	add	r3, r1
 800b6c8:	605a      	str	r2, [r3, #4]
    }
  }

  return true;
 800b6ca:	2301      	movs	r3, #1
}
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	3744      	adds	r7, #68	@ 0x44
 800b6d0:	46bd      	mov	sp, r7
 800b6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d6:	4770      	bx	lr
 800b6d8:	0800f094 	.word	0x0800f094
 800b6dc:	e000edf0 	.word	0xe000edf0
 800b6e0:	2001110c 	.word	0x2001110c

0800b6e4 <dfifo_device_init>:

static void dfifo_device_init(uint8_t rhport) {
 800b6e4:	b580      	push	{r7, lr}
 800b6e6:	b088      	sub	sp, #32
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	71fb      	strb	r3, [r7, #7]
  const dwc2_controller_t* dwc2_controller = &_dwc2_controller[rhport];
 800b6ee:	79fb      	ldrb	r3, [r7, #7]
 800b6f0:	011b      	lsls	r3, r3, #4
 800b6f2:	4a27      	ldr	r2, [pc, #156]	@ (800b790 <dfifo_device_init+0xac>)
 800b6f4:	4413      	add	r3, r2
 800b6f6:	61fb      	str	r3, [r7, #28]
 800b6f8:	79fb      	ldrb	r3, [r7, #7]
 800b6fa:	733b      	strb	r3, [r7, #12]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b6fc:	7b3b      	ldrb	r3, [r7, #12]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d001      	beq.n	800b706 <dfifo_device_init+0x22>
    rhport = 0;
 800b702:	2300      	movs	r3, #0
 800b704:	733b      	strb	r3, [r7, #12]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b706:	7b3b      	ldrb	r3, [r7, #12]
 800b708:	4a21      	ldr	r2, [pc, #132]	@ (800b790 <dfifo_device_init+0xac>)
 800b70a:	011b      	lsls	r3, r3, #4
 800b70c:	4413      	add	r3, r2
 800b70e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b710:	61bb      	str	r3, [r7, #24]
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800b712:	69fb      	ldr	r3, [r7, #28]
 800b714:	7a1b      	ldrb	r3, [r3, #8]
 800b716:	2240      	movs	r2, #64	@ 0x40
 800b718:	81fa      	strh	r2, [r7, #14]
 800b71a:	737b      	strb	r3, [r7, #13]
  return 13 + 1 + 2 * ((largest_ep_size / 4) + 1) + 2 * ep_count;
 800b71c:	89fb      	ldrh	r3, [r7, #14]
 800b71e:	089b      	lsrs	r3, r3, #2
 800b720:	b29b      	uxth	r3, r3
 800b722:	f103 0208 	add.w	r2, r3, #8
 800b726:	7b7b      	ldrb	r3, [r7, #13]
 800b728:	4413      	add	r3, r2
 800b72a:	b29b      	uxth	r3, r3
 800b72c:	005b      	lsls	r3, r3, #1
 800b72e:	b29b      	uxth	r3, r3
  dwc2->grxfsiz = calc_device_grxfsiz(CFG_TUD_ENDPOINT0_SIZE, dwc2_controller->ep_count);
 800b730:	461a      	mov	r2, r3
 800b732:	69bb      	ldr	r3, [r7, #24]
 800b734:	625a      	str	r2, [r3, #36]	@ 0x24
 800b736:	69bb      	ldr	r3, [r7, #24]
 800b738:	613b      	str	r3, [r7, #16]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800b73a:	693b      	ldr	r3, [r7, #16]
 800b73c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b73e:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800b740:	2300      	movs	r3, #0

  // Scatter/Gather DMA mode is not yet supported. Buffer DMA only need 1 words per endpoint direction
  const bool is_dma = dma_device_enabled(dwc2);
 800b742:	75fb      	strb	r3, [r7, #23]
  _dcd_data.dfifo_top = dwc2_controller->ep_fifo_size/4;
 800b744:	69fb      	ldr	r3, [r7, #28]
 800b746:	68db      	ldr	r3, [r3, #12]
 800b748:	089b      	lsrs	r3, r3, #2
 800b74a:	b29a      	uxth	r2, r3
 800b74c:	4b11      	ldr	r3, [pc, #68]	@ (800b794 <dfifo_device_init+0xb0>)
 800b74e:	809a      	strh	r2, [r3, #4]
  if (is_dma) {
 800b750:	7dfb      	ldrb	r3, [r7, #23]
 800b752:	2b00      	cmp	r3, #0
 800b754:	d009      	beq.n	800b76a <dfifo_device_init+0x86>
    _dcd_data.dfifo_top -= 2 * dwc2_controller->ep_count;
 800b756:	4b0f      	ldr	r3, [pc, #60]	@ (800b794 <dfifo_device_init+0xb0>)
 800b758:	889a      	ldrh	r2, [r3, #4]
 800b75a:	69fb      	ldr	r3, [r7, #28]
 800b75c:	7a1b      	ldrb	r3, [r3, #8]
 800b75e:	005b      	lsls	r3, r3, #1
 800b760:	b29b      	uxth	r3, r3
 800b762:	1ad3      	subs	r3, r2, r3
 800b764:	b29a      	uxth	r2, r3
 800b766:	4b0b      	ldr	r3, [pc, #44]	@ (800b794 <dfifo_device_init+0xb0>)
 800b768:	809a      	strh	r2, [r3, #4]
  }
  dwc2->gdfifocfg = ((uint32_t) _dcd_data.dfifo_top << GDFIFOCFG_EPINFOBASE_SHIFT) | _dcd_data.dfifo_top;
 800b76a:	4b0a      	ldr	r3, [pc, #40]	@ (800b794 <dfifo_device_init+0xb0>)
 800b76c:	889b      	ldrh	r3, [r3, #4]
 800b76e:	461a      	mov	r2, r3
 800b770:	4613      	mov	r3, r2
 800b772:	041b      	lsls	r3, r3, #16
 800b774:	441a      	add	r2, r3
 800b776:	69bb      	ldr	r3, [r7, #24]
 800b778:	65da      	str	r2, [r3, #92]	@ 0x5c

  // Allocate FIFO for EP0 IN
  (void) dfifo_alloc(rhport, 0x80, CFG_TUD_ENDPOINT0_SIZE);
 800b77a:	79fb      	ldrb	r3, [r7, #7]
 800b77c:	2240      	movs	r2, #64	@ 0x40
 800b77e:	2180      	movs	r1, #128	@ 0x80
 800b780:	4618      	mov	r0, r3
 800b782:	f7ff fecf 	bl	800b524 <dfifo_alloc>
}
 800b786:	bf00      	nop
 800b788:	3720      	adds	r7, #32
 800b78a:	46bd      	mov	sp, r7
 800b78c:	bd80      	pop	{r7, pc}
 800b78e:	bf00      	nop
 800b790:	0800f094 	.word	0x0800f094
 800b794:	2001110c 	.word	0x2001110c

0800b798 <edpt_activate>:


//--------------------------------------------------------------------
// Endpoint
//--------------------------------------------------------------------
static void edpt_activate(uint8_t rhport, const tusb_desc_endpoint_t* p_endpoint_desc) {
 800b798:	b480      	push	{r7}
 800b79a:	b08b      	sub	sp, #44	@ 0x2c
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	4603      	mov	r3, r0
 800b7a0:	6039      	str	r1, [r7, #0]
 800b7a2:	71fb      	strb	r3, [r7, #7]
 800b7a4:	79fb      	ldrb	r3, [r7, #7]
 800b7a6:	747b      	strb	r3, [r7, #17]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b7a8:	7c7b      	ldrb	r3, [r7, #17]
 800b7aa:	2b00      	cmp	r3, #0
 800b7ac:	d001      	beq.n	800b7b2 <edpt_activate+0x1a>
    rhport = 0;
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	747b      	strb	r3, [r7, #17]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b7b2:	7c7b      	ldrb	r3, [r7, #17]
 800b7b4:	4a4f      	ldr	r2, [pc, #316]	@ (800b8f4 <edpt_activate+0x15c>)
 800b7b6:	011b      	lsls	r3, r3, #4
 800b7b8:	4413      	add	r3, r2
 800b7ba:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b7bc:	627b      	str	r3, [r7, #36]	@ 0x24
  const uint8_t epnum = tu_edpt_number(p_endpoint_desc->bEndpointAddress);
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	789b      	ldrb	r3, [r3, #2]
 800b7c2:	74bb      	strb	r3, [r7, #18]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800b7c4:	7cbb      	ldrb	r3, [r7, #18]
 800b7c6:	f003 030f 	and.w	r3, r3, #15
 800b7ca:	b2db      	uxtb	r3, r3
 800b7cc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  const uint8_t dir = tu_edpt_dir(p_endpoint_desc->bEndpointAddress);
 800b7d0:	683b      	ldr	r3, [r7, #0]
 800b7d2:	789b      	ldrb	r3, [r3, #2]
 800b7d4:	74fb      	strb	r3, [r7, #19]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b7d6:	7cfb      	ldrb	r3, [r7, #19]
 800b7d8:	09db      	lsrs	r3, r3, #7
 800b7da:	b2db      	uxtb	r3, r3
 800b7dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800b7e0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800b7e4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800b7e8:	0052      	lsls	r2, r2, #1
 800b7ea:	4413      	add	r3, r2
 800b7ec:	011b      	lsls	r3, r3, #4
 800b7ee:	4a42      	ldr	r2, [pc, #264]	@ (800b8f8 <edpt_activate+0x160>)
 800b7f0:	4413      	add	r3, r2
 800b7f2:	61fb      	str	r3, [r7, #28]
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	617b      	str	r3, [r7, #20]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800b7f8:	697b      	ldr	r3, [r7, #20]
 800b7fa:	889b      	ldrh	r3, [r3, #4]
 800b7fc:	b29b      	uxth	r3, r3
 800b7fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b802:	b29a      	uxth	r2, r3
  xfer->max_size = tu_edpt_packet_size(p_endpoint_desc);
 800b804:	69fb      	ldr	r3, [r7, #28]
 800b806:	815a      	strh	r2, [r3, #10]

  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800b808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b80a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800b80e:	60fb      	str	r3, [r7, #12]
  if (dsts.enum_speed == DCFG_SPEED_HIGH) {
 800b810:	7b3b      	ldrb	r3, [r7, #12]
 800b812:	f003 0306 	and.w	r3, r3, #6
 800b816:	b2db      	uxtb	r3, r3
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d109      	bne.n	800b830 <edpt_activate+0x98>
    xfer->interval = 1 << (p_endpoint_desc->bInterval - 1);
 800b81c:	683b      	ldr	r3, [r7, #0]
 800b81e:	799b      	ldrb	r3, [r3, #6]
 800b820:	3b01      	subs	r3, #1
 800b822:	2201      	movs	r2, #1
 800b824:	fa02 f303 	lsl.w	r3, r2, r3
 800b828:	b2da      	uxtb	r2, r3
 800b82a:	69fb      	ldr	r3, [r7, #28]
 800b82c:	731a      	strb	r2, [r3, #12]
 800b82e:	e003      	b.n	800b838 <edpt_activate+0xa0>
  } else {
    xfer->interval =  p_endpoint_desc->bInterval;
 800b830:	683b      	ldr	r3, [r7, #0]
 800b832:	799a      	ldrb	r2, [r3, #6]
 800b834:	69fb      	ldr	r3, [r7, #28]
 800b836:	731a      	strb	r2, [r3, #12]
  }

  // Endpoint control
  dwc2_depctl_t depctl = {.value = 0};
 800b838:	2300      	movs	r3, #0
 800b83a:	60bb      	str	r3, [r7, #8]
  depctl.mps = xfer->max_size;
 800b83c:	69fb      	ldr	r3, [r7, #28]
 800b83e:	895b      	ldrh	r3, [r3, #10]
 800b840:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800b844:	b29a      	uxth	r2, r3
 800b846:	893b      	ldrh	r3, [r7, #8]
 800b848:	f362 030a 	bfi	r3, r2, #0, #11
 800b84c:	813b      	strh	r3, [r7, #8]
  depctl.active = 1;
 800b84e:	7a7b      	ldrb	r3, [r7, #9]
 800b850:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b854:	727b      	strb	r3, [r7, #9]
  depctl.type = p_endpoint_desc->bmAttributes.xfer;
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	78db      	ldrb	r3, [r3, #3]
 800b85a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800b85e:	b2da      	uxtb	r2, r3
 800b860:	7abb      	ldrb	r3, [r7, #10]
 800b862:	f362 0383 	bfi	r3, r2, #2, #2
 800b866:	72bb      	strb	r3, [r7, #10]
  if (p_endpoint_desc->bmAttributes.xfer != TUSB_XFER_ISOCHRONOUS) {
 800b868:	683b      	ldr	r3, [r7, #0]
 800b86a:	78db      	ldrb	r3, [r3, #3]
 800b86c:	f003 0303 	and.w	r3, r3, #3
 800b870:	b2db      	uxtb	r3, r3
 800b872:	2b01      	cmp	r3, #1
 800b874:	d003      	beq.n	800b87e <edpt_activate+0xe6>
    depctl.set_data0_iso_even = 1;
 800b876:	7afb      	ldrb	r3, [r7, #11]
 800b878:	f043 0310 	orr.w	r3, r3, #16
 800b87c:	72fb      	strb	r3, [r7, #11]
  }
  if (dir == TUSB_DIR_IN) {
 800b87e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800b882:	2b01      	cmp	r3, #1
 800b884:	d108      	bne.n	800b898 <edpt_activate+0x100>
    depctl.tx_fifo_num = epnum;
 800b886:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b88a:	f003 030f 	and.w	r3, r3, #15
 800b88e:	b2da      	uxtb	r2, r3
 800b890:	897b      	ldrh	r3, [r7, #10]
 800b892:	f362 1389 	bfi	r3, r2, #6, #4
 800b896:	817b      	strh	r3, [r7, #10]
  }

  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800b898:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800b89c:	2b01      	cmp	r3, #1
 800b89e:	bf14      	ite	ne
 800b8a0:	2301      	movne	r3, #1
 800b8a2:	2300      	moveq	r3, #0
 800b8a4:	b2db      	uxtb	r3, r3
 800b8a6:	461a      	mov	r2, r3
 800b8a8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b8ac:	0112      	lsls	r2, r2, #4
 800b8ae:	4413      	add	r3, r2
 800b8b0:	3348      	adds	r3, #72	@ 0x48
 800b8b2:	015b      	lsls	r3, r3, #5
 800b8b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b8b6:	4413      	add	r3, r2
 800b8b8:	61bb      	str	r3, [r7, #24]
  dep->ctl = depctl.value;
 800b8ba:	68ba      	ldr	r2, [r7, #8]
 800b8bc:	69bb      	ldr	r3, [r7, #24]
 800b8be:	601a      	str	r2, [r3, #0]
  dwc2->daintmsk |= TU_BIT(epnum + DAINT_SHIFT(dir));
 800b8c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8c2:	f8d3 281c 	ldr.w	r2, [r3, #2076]	@ 0x81c
 800b8c6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800b8ca:	f897 1022 	ldrb.w	r1, [r7, #34]	@ 0x22
 800b8ce:	2901      	cmp	r1, #1
 800b8d0:	d101      	bne.n	800b8d6 <edpt_activate+0x13e>
 800b8d2:	2100      	movs	r1, #0
 800b8d4:	e000      	b.n	800b8d8 <edpt_activate+0x140>
 800b8d6:	2110      	movs	r1, #16
 800b8d8:	440b      	add	r3, r1
 800b8da:	2101      	movs	r1, #1
 800b8dc:	fa01 f303 	lsl.w	r3, r1, r3
 800b8e0:	431a      	orrs	r2, r3
 800b8e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8e4:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
}
 800b8e8:	bf00      	nop
 800b8ea:	372c      	adds	r7, #44	@ 0x2c
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f2:	4770      	bx	lr
 800b8f4:	0800f094 	.word	0x0800f094
 800b8f8:	2001108c 	.word	0x2001108c

0800b8fc <edpt_disable>:

static void edpt_disable(uint8_t rhport, uint8_t ep_addr, bool stall) {
 800b8fc:	b480      	push	{r7}
 800b8fe:	b08d      	sub	sp, #52	@ 0x34
 800b900:	af00      	add	r7, sp, #0
 800b902:	4603      	mov	r3, r0
 800b904:	71fb      	strb	r3, [r7, #7]
 800b906:	460b      	mov	r3, r1
 800b908:	71bb      	strb	r3, [r7, #6]
 800b90a:	4613      	mov	r3, r2
 800b90c:	717b      	strb	r3, [r7, #5]
 800b90e:	79fb      	ldrb	r3, [r7, #7]
 800b910:	777b      	strb	r3, [r7, #29]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800b912:	7f7b      	ldrb	r3, [r7, #29]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d001      	beq.n	800b91c <edpt_disable+0x20>
    rhport = 0;
 800b918:	2300      	movs	r3, #0
 800b91a:	777b      	strb	r3, [r7, #29]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800b91c:	7f7b      	ldrb	r3, [r7, #29]
 800b91e:	4a5e      	ldr	r2, [pc, #376]	@ (800ba98 <edpt_disable+0x19c>)
 800b920:	011b      	lsls	r3, r3, #4
 800b922:	4413      	add	r3, r2
 800b924:	681b      	ldr	r3, [r3, #0]
  (void) rhport;

  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800b926:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b928:	79bb      	ldrb	r3, [r7, #6]
 800b92a:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800b92c:	7fbb      	ldrb	r3, [r7, #30]
 800b92e:	f003 030f 	and.w	r3, r3, #15
 800b932:	b2db      	uxtb	r3, r3
  const uint8_t epnum = tu_edpt_number(ep_addr);
 800b934:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b938:	79bb      	ldrb	r3, [r7, #6]
 800b93a:	77fb      	strb	r3, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800b93c:	7ffb      	ldrb	r3, [r7, #31]
 800b93e:	09db      	lsrs	r3, r3, #7
 800b940:	b2db      	uxtb	r3, r3
  const uint8_t dir = tu_edpt_dir(ep_addr);
 800b942:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800b946:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b94a:	2b01      	cmp	r3, #1
 800b94c:	bf14      	ite	ne
 800b94e:	2301      	movne	r3, #1
 800b950:	2300      	moveq	r3, #0
 800b952:	b2db      	uxtb	r3, r3
 800b954:	461a      	mov	r2, r3
 800b956:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b95a:	0112      	lsls	r2, r2, #4
 800b95c:	4413      	add	r3, r2
 800b95e:	3348      	adds	r3, #72	@ 0x48
 800b960:	015b      	lsls	r3, r3, #5
 800b962:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b964:	4413      	add	r3, r2
 800b966:	627b      	str	r3, [r7, #36]	@ 0x24

  const uint32_t stall_mask = (stall ? EPCTL_STALL : 0);
 800b968:	797b      	ldrb	r3, [r7, #5]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d002      	beq.n	800b974 <edpt_disable+0x78>
 800b96e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800b972:	e000      	b.n	800b976 <edpt_disable+0x7a>
 800b974:	2300      	movs	r3, #0
 800b976:	623b      	str	r3, [r7, #32]

  if (dir == TUSB_DIR_IN) {
 800b978:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b97c:	2b01      	cmp	r3, #1
 800b97e:	d145      	bne.n	800ba0c <edpt_disable+0x110>
 800b980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b982:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800b984:	69bb      	ldr	r3, [r7, #24]
 800b986:	681b      	ldr	r3, [r3, #0]
 800b988:	0fdb      	lsrs	r3, r3, #31
 800b98a:	b2db      	uxtb	r3, r3
    if (!edpt_is_enabled(dep)) {
 800b98c:	f083 0301 	eor.w	r3, r3, #1
 800b990:	b2db      	uxtb	r3, r3
 800b992:	2b00      	cmp	r3, #0
 800b994:	d008      	beq.n	800b9a8 <edpt_disable+0xac>
      dep->diepctl |= DIEPCTL_SNAK | stall_mask;
 800b996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b998:	681a      	ldr	r2, [r3, #0]
 800b99a:	6a3b      	ldr	r3, [r7, #32]
 800b99c:	4313      	orrs	r3, r2
 800b99e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800b9a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9a4:	601a      	str	r2, [r3, #0]
 800b9a6:	e01e      	b.n	800b9e6 <edpt_disable+0xea>
    } else {
      // Stop transmitting packets and NAK IN xfers.
      dep->diepctl |= DIEPCTL_SNAK;
 800b9a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800b9b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9b2:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_INEPNE) == 0) {}
 800b9b4:	bf00      	nop
 800b9b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9b8:	689b      	ldr	r3, [r3, #8]
 800b9ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d0f9      	beq.n	800b9b6 <edpt_disable+0xba>

      // Disable the endpoint.
      dep->diepctl |= DIEPCTL_EPDIS | stall_mask;
 800b9c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9c4:	681a      	ldr	r2, [r3, #0]
 800b9c6:	6a3b      	ldr	r3, [r7, #32]
 800b9c8:	4313      	orrs	r3, r2
 800b9ca:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b9ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9d0:	601a      	str	r2, [r3, #0]
      while ((dep->diepint & DIEPINT_EPDISD_Msk) == 0) {}
 800b9d2:	bf00      	nop
 800b9d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9d6:	689b      	ldr	r3, [r3, #8]
 800b9d8:	f003 0302 	and.w	r3, r3, #2
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d0f9      	beq.n	800b9d4 <edpt_disable+0xd8>

      dep->diepint = DIEPINT_EPDISD;
 800b9e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9e2:	2202      	movs	r2, #2
 800b9e4:	609a      	str	r2, [r3, #8]
 800b9e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b9e8:	617b      	str	r3, [r7, #20]
 800b9ea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b9ee:	74fb      	strb	r3, [r7, #19]
//--------------------------------------------------------------------+
// DFIFO
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_tx(dwc2_regs_t* dwc2, uint8_t fnum) {
  // flush TX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800b9f0:	7cfb      	ldrb	r3, [r7, #19]
 800b9f2:	019b      	lsls	r3, r3, #6
 800b9f4:	f043 0220 	orr.w	r2, r3, #32
 800b9f8:	697b      	ldr	r3, [r7, #20]
 800b9fa:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800b9fc:	bf00      	nop
 800b9fe:	697b      	ldr	r3, [r7, #20]
 800ba00:	691b      	ldr	r3, [r3, #16]
 800ba02:	f003 0320 	and.w	r3, r3, #32
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d1f9      	bne.n	800b9fe <edpt_disable+0x102>
}
 800ba0a:	e03f      	b.n	800ba8c <edpt_disable+0x190>
 800ba0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba0e:	60fb      	str	r3, [r7, #12]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	0fdb      	lsrs	r3, r3, #31
 800ba16:	b2db      	uxtb	r3, r3
    }

    // Flush the FIFO, and wait until we have confirmed it cleared.
    dfifo_flush_tx(dwc2, epnum);
  } else {
    if (!edpt_is_enabled(dep) || epnum == 0) {
 800ba18:	f083 0301 	eor.w	r3, r3, #1
 800ba1c:	b2db      	uxtb	r3, r3
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d103      	bne.n	800ba2a <edpt_disable+0x12e>
 800ba22:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d106      	bne.n	800ba38 <edpt_disable+0x13c>
      // non-control not-enabled: stall if set
      // For EP0 Out, keep it enabled to receive SETUP packets
      dep->doepctl |= stall_mask;
 800ba2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba2c:	681a      	ldr	r2, [r3, #0]
 800ba2e:	6a3b      	ldr	r3, [r7, #32]
 800ba30:	431a      	orrs	r2, r3
 800ba32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba34:	601a      	str	r2, [r3, #0]
 800ba36:	e029      	b.n	800ba8c <edpt_disable+0x190>
    } else {
      // Asserting GONAK is required to STALL an OUT endpoint.
      // Simpler to use polling here, we don't use the "B"OUTNAKEFF interrupt
      // anyway, and it can't be cleared by user code. If this while loop never
      // finishes, we have bigger problems than just the stack.
      dwc2->dctl |= DCTL_SGONAK;
 800ba38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba3a:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800ba3e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800ba42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba44:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
      while ((dwc2->gintsts & GINTSTS_BOUTNAKEFF_Msk) == 0) {}
 800ba48:	bf00      	nop
 800ba4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba4c:	695b      	ldr	r3, [r3, #20]
 800ba4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d0f9      	beq.n	800ba4a <edpt_disable+0x14e>

      // Ditto here disable the endpoint.
      dep->doepctl |= DOEPCTL_EPDIS | stall_mask;
 800ba56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba58:	681a      	ldr	r2, [r3, #0]
 800ba5a:	6a3b      	ldr	r3, [r7, #32]
 800ba5c:	4313      	orrs	r3, r2
 800ba5e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ba62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba64:	601a      	str	r2, [r3, #0]
      while ((dep->doepint & DOEPINT_EPDISD_Msk) == 0) {}
 800ba66:	bf00      	nop
 800ba68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba6a:	689b      	ldr	r3, [r3, #8]
 800ba6c:	f003 0302 	and.w	r3, r3, #2
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d0f9      	beq.n	800ba68 <edpt_disable+0x16c>

      dep->doepint = DOEPINT_EPDISD;
 800ba74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba76:	2202      	movs	r2, #2
 800ba78:	609a      	str	r2, [r3, #8]

      // Allow other OUT endpoints to keep receiving.
      dwc2->dctl |= DCTL_CGONAK;
 800ba7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba7c:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800ba80:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800ba84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba86:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
    }
  }
}
 800ba8a:	bf00      	nop
 800ba8c:	bf00      	nop
 800ba8e:	3734      	adds	r7, #52	@ 0x34
 800ba90:	46bd      	mov	sp, r7
 800ba92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba96:	4770      	bx	lr
 800ba98:	0800f094 	.word	0x0800f094

0800ba9c <epin_write_tx_fifo>:

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b08c      	sub	sp, #48	@ 0x30
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	4603      	mov	r3, r0
 800baa4:	460a      	mov	r2, r1
 800baa6:	71fb      	strb	r3, [r7, #7]
 800baa8:	4613      	mov	r3, r2
 800baaa:	71bb      	strb	r3, [r7, #6]
 800baac:	79fb      	ldrb	r3, [r7, #7]
 800baae:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800bab0:	7cfb      	ldrb	r3, [r7, #19]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d001      	beq.n	800baba <epin_write_tx_fifo+0x1e>
    rhport = 0;
 800bab6:	2300      	movs	r3, #0
 800bab8:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800baba:	7cfb      	ldrb	r3, [r7, #19]
 800babc:	4a37      	ldr	r2, [pc, #220]	@ (800bb9c <epin_write_tx_fifo+0x100>)
 800babe:	011b      	lsls	r3, r3, #4
 800bac0:	4413      	add	r3, r2
 800bac2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800bac4:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 800bac6:	79bb      	ldrb	r3, [r7, #6]
 800bac8:	3348      	adds	r3, #72	@ 0x48
 800baca:	015b      	lsls	r3, r3, #5
 800bacc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bace:	4413      	add	r3, r2
 800bad0:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800bad2:	79bb      	ldrb	r3, [r7, #6]
 800bad4:	015b      	lsls	r3, r3, #5
 800bad6:	3310      	adds	r3, #16
 800bad8:	4a31      	ldr	r2, [pc, #196]	@ (800bba0 <epin_write_tx_fifo+0x104>)
 800bada:	4413      	add	r3, r2
 800badc:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800bade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae0:	691b      	ldr	r3, [r3, #16]
 800bae2:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 800bae4:	897b      	ldrh	r3, [r7, #10]
 800bae6:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 800baea:	b29b      	uxth	r3, r3
 800baec:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 800baee:	2300      	movs	r3, #0
 800baf0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 800baf2:	2300      	movs	r3, #0
 800baf4:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800baf6:	e045      	b.n	800bb84 <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 800baf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bafa:	691b      	ldr	r3, [r3, #16]
 800bafc:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 800bafe:	68bb      	ldr	r3, [r7, #8]
 800bb00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bb04:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 800bb06:	6a3b      	ldr	r3, [r7, #32]
 800bb08:	895a      	ldrh	r2, [r3, #10]
 800bb0a:	8bbb      	ldrh	r3, [r7, #28]
 800bb0c:	823b      	strh	r3, [r7, #16]
 800bb0e:	4613      	mov	r3, r2
 800bb10:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800bb12:	8a3a      	ldrh	r2, [r7, #16]
 800bb14:	89fb      	ldrh	r3, [r7, #14]
 800bb16:	4293      	cmp	r3, r2
 800bb18:	bf28      	it	cs
 800bb1a:	4613      	movcs	r3, r2
 800bb1c:	b29b      	uxth	r3, r3
 800bb1e:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 800bb20:	8b7a      	ldrh	r2, [r7, #26]
 800bb22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bb24:	699b      	ldr	r3, [r3, #24]
 800bb26:	0099      	lsls	r1, r3, #2
 800bb28:	4b1e      	ldr	r3, [pc, #120]	@ (800bba4 <epin_write_tx_fifo+0x108>)
 800bb2a:	400b      	ands	r3, r1
 800bb2c:	429a      	cmp	r2, r3
 800bb2e:	d82e      	bhi.n	800bb8e <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 800bb30:	6a3b      	ldr	r3, [r7, #32]
 800bb32:	685b      	ldr	r3, [r3, #4]
 800bb34:	2b00      	cmp	r3, #0
 800bb36:	d011      	beq.n	800bb5c <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 800bb38:	79bb      	ldrb	r3, [r7, #6]
 800bb3a:	3301      	adds	r3, #1
 800bb3c:	031b      	lsls	r3, r3, #12
 800bb3e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bb40:	4413      	add	r3, r2
 800bb42:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 800bb44:	6a3b      	ldr	r3, [r7, #32]
 800bb46:	6858      	ldr	r0, [r3, #4]
 800bb48:	8b7a      	ldrh	r2, [r7, #26]
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	6979      	ldr	r1, [r7, #20]
 800bb4e:	f7fd f861 	bl	8008c14 <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 800bb52:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bb54:	8b7b      	ldrh	r3, [r7, #26]
 800bb56:	4413      	add	r3, r2
 800bb58:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800bb5a:	e010      	b.n	800bb7e <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 800bb5c:	6a3b      	ldr	r3, [r7, #32]
 800bb5e:	681a      	ldr	r2, [r3, #0]
 800bb60:	8b7b      	ldrh	r3, [r7, #26]
 800bb62:	79b9      	ldrb	r1, [r7, #6]
 800bb64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bb66:	f001 fd3a 	bl	800d5de <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 800bb6a:	6a3b      	ldr	r3, [r7, #32]
 800bb6c:	681a      	ldr	r2, [r3, #0]
 800bb6e:	8b7b      	ldrh	r3, [r7, #26]
 800bb70:	441a      	add	r2, r3
 800bb72:	6a3b      	ldr	r3, [r7, #32]
 800bb74:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 800bb76:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800bb78:	8b7b      	ldrh	r3, [r7, #26]
 800bb7a:	4413      	add	r3, r2
 800bb7c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 800bb7e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800bb80:	3301      	adds	r3, #1
 800bb82:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800bb84:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800bb86:	8bfb      	ldrh	r3, [r7, #30]
 800bb88:	429a      	cmp	r2, r3
 800bb8a:	d3b5      	bcc.n	800baf8 <epin_write_tx_fifo+0x5c>
 800bb8c:	e000      	b.n	800bb90 <epin_write_tx_fifo+0xf4>
      break;
 800bb8e:	bf00      	nop
    }
  }
  return total_bytes_written;
 800bb90:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 800bb92:	4618      	mov	r0, r3
 800bb94:	3730      	adds	r7, #48	@ 0x30
 800bb96:	46bd      	mov	sp, r7
 800bb98:	bd80      	pop	{r7, pc}
 800bb9a:	bf00      	nop
 800bb9c:	0800f094 	.word	0x0800f094
 800bba0:	2001108c 	.word	0x2001108c
 800bba4:	0003fffc 	.word	0x0003fffc

0800bba8 <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b092      	sub	sp, #72	@ 0x48
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	4603      	mov	r3, r0
 800bbb0:	71fb      	strb	r3, [r7, #7]
 800bbb2:	460b      	mov	r3, r1
 800bbb4:	71bb      	strb	r3, [r7, #6]
 800bbb6:	4613      	mov	r3, r2
 800bbb8:	717b      	strb	r3, [r7, #5]
 800bbba:	79fb      	ldrb	r3, [r7, #7]
 800bbbc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800bbc0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d002      	beq.n	800bbce <edpt_schedule_packets+0x26>
    rhport = 0;
 800bbc8:	2300      	movs	r3, #0
 800bbca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800bbce:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bbd2:	4a77      	ldr	r2, [pc, #476]	@ (800bdb0 <edpt_schedule_packets+0x208>)
 800bbd4:	011b      	lsls	r3, r3, #4
 800bbd6:	4413      	add	r3, r2
 800bbd8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800bbda:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 800bbdc:	79ba      	ldrb	r2, [r7, #6]
 800bbde:	797b      	ldrb	r3, [r7, #5]
 800bbe0:	0052      	lsls	r2, r2, #1
 800bbe2:	4413      	add	r3, r2
 800bbe4:	011b      	lsls	r3, r3, #4
 800bbe6:	4a73      	ldr	r2, [pc, #460]	@ (800bdb4 <edpt_schedule_packets+0x20c>)
 800bbe8:	4413      	add	r3, r2
 800bbea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800bbec:	797b      	ldrb	r3, [r7, #5]
 800bbee:	2b01      	cmp	r3, #1
 800bbf0:	bf14      	ite	ne
 800bbf2:	2301      	movne	r3, #1
 800bbf4:	2300      	moveq	r3, #0
 800bbf6:	b2db      	uxtb	r3, r3
 800bbf8:	461a      	mov	r2, r3
 800bbfa:	79bb      	ldrb	r3, [r7, #6]
 800bbfc:	0112      	lsls	r2, r2, #4
 800bbfe:	4413      	add	r3, r2
 800bc00:	3348      	adds	r3, #72	@ 0x48
 800bc02:	015b      	lsls	r3, r3, #5
 800bc04:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bc06:	4413      	add	r3, r2
 800bc08:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800bc0a:	79bb      	ldrb	r3, [r7, #6]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d11e      	bne.n	800bc4e <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 800bc10:	797b      	ldrb	r3, [r7, #5]
 800bc12:	4a69      	ldr	r2, [pc, #420]	@ (800bdb8 <edpt_schedule_packets+0x210>)
 800bc14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bc18:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800bc1a:	2340      	movs	r3, #64	@ 0x40
 800bc1c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800bc1e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800bc20:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800bc22:	4293      	cmp	r3, r2
 800bc24:	bf28      	it	cs
 800bc26:	4613      	movcs	r3, r2
 800bc28:	b29b      	uxth	r3, r3
 800bc2a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 800bc2e:	797b      	ldrb	r3, [r7, #5]
 800bc30:	4a61      	ldr	r2, [pc, #388]	@ (800bdb8 <edpt_schedule_packets+0x210>)
 800bc32:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800bc36:	797b      	ldrb	r3, [r7, #5]
 800bc38:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800bc3c:	1a8a      	subs	r2, r1, r2
 800bc3e:	b291      	uxth	r1, r2
 800bc40:	4a5d      	ldr	r2, [pc, #372]	@ (800bdb8 <edpt_schedule_packets+0x210>)
 800bc42:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 800bc46:	2301      	movs	r3, #1
 800bc48:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800bc4c:	e019      	b.n	800bc82 <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 800bc4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bc50:	891b      	ldrh	r3, [r3, #8]
 800bc52:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 800bc56:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bc5a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800bc5c:	8952      	ldrh	r2, [r2, #10]
 800bc5e:	627b      	str	r3, [r7, #36]	@ 0x24
 800bc60:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800bc62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bc64:	6a3b      	ldr	r3, [r7, #32]
 800bc66:	4413      	add	r3, r2
 800bc68:	1e5a      	subs	r2, r3, #1
 800bc6a:	6a3b      	ldr	r3, [r7, #32]
 800bc6c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bc70:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 800bc74:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d102      	bne.n	800bc82 <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 800bc7c:	2301      	movs	r3, #1
 800bc7e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 800bc82:	2300      	movs	r3, #0
 800bc84:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 800bc86:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800bc8a:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800bc8e:	69bb      	ldr	r3, [r7, #24]
 800bc90:	f362 0312 	bfi	r3, r2, #0, #19
 800bc94:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800bc96:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800bc9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bc9e:	b29a      	uxth	r2, r3
 800bca0:	8b7b      	ldrh	r3, [r7, #26]
 800bca2:	f362 03cc 	bfi	r3, r2, #3, #10
 800bca6:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800bca8:	69ba      	ldr	r2, [r7, #24]
 800bcaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcac:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 800bcae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 800bcb4:	7dfb      	ldrb	r3, [r7, #23]
 800bcb6:	f043 0304 	orr.w	r3, r3, #4
 800bcba:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 800bcbc:	7dfb      	ldrb	r3, [r7, #23]
 800bcbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bcc2:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 800bcc4:	7dbb      	ldrb	r3, [r7, #22]
 800bcc6:	f003 030c 	and.w	r3, r3, #12
 800bcca:	b2db      	uxtb	r3, r3
 800bccc:	2b04      	cmp	r3, #4
 800bcce:	d116      	bne.n	800bcfe <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800bcd0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bcd2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800bcd6:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800bcde:	b29b      	uxth	r3, r3
 800bce0:	f003 0301 	and.w	r3, r3, #1
 800bce4:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800bce6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d004      	beq.n	800bcf6 <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 800bcec:	7dfb      	ldrb	r3, [r7, #23]
 800bcee:	f043 0310 	orr.w	r3, r3, #16
 800bcf2:	75fb      	strb	r3, [r7, #23]
 800bcf4:	e003      	b.n	800bcfe <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800bcf6:	7dfb      	ldrb	r3, [r7, #23]
 800bcf8:	f043 0320 	orr.w	r3, r3, #32
 800bcfc:	75fb      	strb	r3, [r7, #23]
 800bcfe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd00:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800bd02:	69fb      	ldr	r3, [r7, #28]
 800bd04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bd06:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800bd08:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800bd0a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 800bd0e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d021      	beq.n	800bd5a <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800bd16:	797b      	ldrb	r3, [r7, #5]
 800bd18:	2b01      	cmp	r3, #1
 800bd1a:	d10b      	bne.n	800bd34 <edpt_schedule_packets+0x18c>
 800bd1c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d007      	beq.n	800bd34 <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 800bd24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800bd2c:	4611      	mov	r1, r2
 800bd2e:	4618      	mov	r0, r3
 800bd30:	f7fd faff 	bl	8009332 <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 800bd34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	461a      	mov	r2, r3
 800bd3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd3c:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 800bd3e:	697a      	ldr	r2, [r7, #20]
 800bd40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd42:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 800bd44:	79bb      	ldrb	r3, [r7, #6]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d12e      	bne.n	800bda8 <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 800bd4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd4c:	681a      	ldr	r2, [r3, #0]
 800bd4e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bd52:	441a      	add	r2, r3
 800bd54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd56:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 800bd58:	e026      	b.n	800bda8 <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 800bd5a:	697a      	ldr	r2, [r7, #20]
 800bd5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bd5e:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800bd60:	797b      	ldrb	r3, [r7, #5]
 800bd62:	2b01      	cmp	r3, #1
 800bd64:	d120      	bne.n	800bda8 <edpt_schedule_packets+0x200>
 800bd66:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d01c      	beq.n	800bda8 <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 800bd6e:	79ba      	ldrb	r2, [r7, #6]
 800bd70:	79fb      	ldrb	r3, [r7, #7]
 800bd72:	4611      	mov	r1, r2
 800bd74:	4618      	mov	r0, r3
 800bd76:	f7ff fe91 	bl	800ba9c <epin_write_tx_fifo>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800bd7e:	79bb      	ldrb	r3, [r7, #6]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d011      	beq.n	800bda8 <edpt_schedule_packets+0x200>
 800bd84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800bd86:	891b      	ldrh	r3, [r3, #8]
 800bd88:	461a      	mov	r2, r3
 800bd8a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800bd8c:	1ad3      	subs	r3, r2, r3
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	dd0a      	ble.n	800bda8 <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 800bd92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd94:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800bd98:	79bb      	ldrb	r3, [r7, #6]
 800bd9a:	2101      	movs	r1, #1
 800bd9c:	fa01 f303 	lsl.w	r3, r1, r3
 800bda0:	431a      	orrs	r2, r3
 800bda2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bda4:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800bda8:	bf00      	nop
 800bdaa:	3748      	adds	r7, #72	@ 0x48
 800bdac:	46bd      	mov	sp, r7
 800bdae:	bd80      	pop	{r7, pc}
 800bdb0:	0800f094 	.word	0x0800f094
 800bdb4:	2001108c 	.word	0x2001108c
 800bdb8:	2001110c 	.word	0x2001110c

0800bdbc <dcd_init>:

//--------------------------------------------------------------------
// Controller API
//--------------------------------------------------------------------
bool dcd_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b08c      	sub	sp, #48	@ 0x30
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	4603      	mov	r3, r0
 800bdc4:	6039      	str	r1, [r7, #0]
 800bdc6:	71fb      	strb	r3, [r7, #7]
 800bdc8:	79fb      	ldrb	r3, [r7, #7]
 800bdca:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800bdcc:	7dfb      	ldrb	r3, [r7, #23]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d001      	beq.n	800bdd6 <dcd_init+0x1a>
    rhport = 0;
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800bdd6:	7dfb      	ldrb	r3, [r7, #23]
 800bdd8:	4a43      	ldr	r2, [pc, #268]	@ (800bee8 <dcd_init+0x12c>)
 800bdda:	011b      	lsls	r3, r3, #4
 800bddc:	4413      	add	r3, r2
 800bdde:	681b      	ldr	r3, [r3, #0]
  (void) rh_init;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800bde0:	62bb      	str	r3, [r7, #40]	@ 0x28

  tu_memclr(&_dcd_data, sizeof(_dcd_data));
 800bde2:	2208      	movs	r2, #8
 800bde4:	2100      	movs	r1, #0
 800bde6:	4841      	ldr	r0, [pc, #260]	@ (800beec <dcd_init+0x130>)
 800bde8:	f002 faee 	bl	800e3c8 <memset>

  // Core Initialization
  const bool is_highspeed = dwc2_core_is_highspeed(dwc2, TUSB_ROLE_DEVICE);
 800bdec:	2101      	movs	r1, #1
 800bdee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bdf0:	f001 fafa 	bl	800d3e8 <dwc2_core_is_highspeed>
 800bdf4:	4603      	mov	r3, r0
 800bdf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bdfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdfc:	61bb      	str	r3, [r7, #24]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800bdfe:	69bb      	ldr	r3, [r7, #24]
 800be00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800be02:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800be04:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800be06:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  TU_ASSERT(dwc2_core_init(rhport, is_highspeed, is_dma));
 800be0a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800be0e:	f897 1027 	ldrb.w	r1, [r7, #39]	@ 0x27
 800be12:	79fb      	ldrb	r3, [r7, #7]
 800be14:	4618      	mov	r0, r3
 800be16:	f001 fb05 	bl	800d424 <dwc2_core_init>
 800be1a:	4603      	mov	r3, r0
 800be1c:	f083 0301 	eor.w	r3, r3, #1
 800be20:	b2db      	uxtb	r3, r3
 800be22:	2b00      	cmp	r3, #0
 800be24:	d00a      	beq.n	800be3c <dcd_init+0x80>
 800be26:	4b32      	ldr	r3, [pc, #200]	@ (800bef0 <dcd_init+0x134>)
 800be28:	61fb      	str	r3, [r7, #28]
 800be2a:	69fb      	ldr	r3, [r7, #28]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	f003 0301 	and.w	r3, r3, #1
 800be32:	2b00      	cmp	r3, #0
 800be34:	d000      	beq.n	800be38 <dcd_init+0x7c>
 800be36:	be00      	bkpt	0x0000
 800be38:	2300      	movs	r3, #0
 800be3a:	e050      	b.n	800bede <dcd_init+0x122>

  //------------- 7.1 Device Initialization -------------//
  // Set device max speed
  uint32_t dcfg = dwc2->dcfg & ~DCFG_DSPD_Msk;
 800be3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be3e:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800be42:	f023 0303 	bic.w	r3, r3, #3
 800be46:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (is_highspeed) {
 800be48:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d00d      	beq.n	800be6c <dcd_init+0xb0>
    // dcfg Highspeed's mask is 0

    // XCVRDLY: transceiver delay between xcvr_sel and txvalid during device chirp is required
    // when using with some PHYs such as USB334x (USB3341, USB3343, USB3346, USB3347)
    const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800be50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800be54:	60fb      	str	r3, [r7, #12]
    if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800be56:	7b3b      	ldrb	r3, [r7, #12]
 800be58:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800be5c:	b2db      	uxtb	r3, r3
 800be5e:	2b80      	cmp	r3, #128	@ 0x80
 800be60:	d108      	bne.n	800be74 <dcd_init+0xb8>
      dcfg |= DCFG_XCVRDLY;
 800be62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be64:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800be68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800be6a:	e003      	b.n	800be74 <dcd_init+0xb8>
    }
  } else {
    dcfg |= DCFG_DSPD_FS << DCFG_DSPD_Pos;
 800be6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be6e:	f043 0303 	orr.w	r3, r3, #3
 800be72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  dcfg |= DCFG_NZLSOHSK; // send STALL back and discard if host send non-zlp during control status
 800be74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be76:	f043 0304 	orr.w	r3, r3, #4
 800be7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dwc2->dcfg = dcfg;
 800be7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be80:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  dcd_disconnect(rhport);
 800be84:	79fb      	ldrb	r3, [r7, #7]
 800be86:	4618      	mov	r0, r3
 800be88:	f000 f8e2 	bl	800c050 <dcd_disconnect>

  // Force device mode
  dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_FHMOD) | GUSBCFG_FDMOD;
 800be8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be8e:	68db      	ldr	r3, [r3, #12]
 800be90:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800be94:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800be98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be9a:	60da      	str	r2, [r3, #12]

  // Clear A override, force B Valid
  dwc2->gotgctl = (dwc2->gotgctl & ~GOTGCTL_AVALOEN) | GOTGCTL_BVALOEN | GOTGCTL_BVALOVAL;
 800be9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	f023 03d0 	bic.w	r3, r3, #208	@ 0xd0
 800bea4:	f043 02c0 	orr.w	r2, r3, #192	@ 0xc0
 800bea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beaa:	601a      	str	r2, [r3, #0]
  // No hardware detection of Vbus B-session is available on the STM32N6
  dwc2->stm32_gccfg |= STM32_GCCFG_VBVALOVAL;
#endif

  // Enable required interrupts
  dwc2->gintmsk |= GINTMSK_OTGINT | GINTMSK_USBRST | GINTMSK_ENUMDNEM | GINTMSK_WUIM;
 800beac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beae:	699a      	ldr	r2, [r3, #24]
 800beb0:	4b10      	ldr	r3, [pc, #64]	@ (800bef4 <dcd_init+0x138>)
 800beb2:	4313      	orrs	r3, r2
 800beb4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800beb6:	6193      	str	r3, [r2, #24]

  // TX FIFO empty level for interrupt is complete empty
  uint32_t gahbcfg = dwc2->gahbcfg;
 800beb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beba:	689b      	ldr	r3, [r3, #8]
 800bebc:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_TX_FIFO_EPMTY_LVL;
 800bebe:	6a3b      	ldr	r3, [r7, #32]
 800bec0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bec4:	623b      	str	r3, [r7, #32]
  gahbcfg |= GAHBCFG_GINT; // Enable global interrupt
 800bec6:	6a3b      	ldr	r3, [r7, #32]
 800bec8:	f043 0301 	orr.w	r3, r3, #1
 800becc:	623b      	str	r3, [r7, #32]
  dwc2->gahbcfg = gahbcfg;
 800bece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bed0:	6a3a      	ldr	r2, [r7, #32]
 800bed2:	609a      	str	r2, [r3, #8]

  dcd_connect(rhport);
 800bed4:	79fb      	ldrb	r3, [r7, #7]
 800bed6:	4618      	mov	r0, r3
 800bed8:	f000 f898 	bl	800c00c <dcd_connect>
  return true;
 800bedc:	2301      	movs	r3, #1
}
 800bede:	4618      	mov	r0, r3
 800bee0:	3730      	adds	r7, #48	@ 0x30
 800bee2:	46bd      	mov	sp, r7
 800bee4:	bd80      	pop	{r7, pc}
 800bee6:	bf00      	nop
 800bee8:	0800f094 	.word	0x0800f094
 800beec:	2001110c 	.word	0x2001110c
 800bef0:	e000edf0 	.word	0xe000edf0
 800bef4:	80003004 	.word	0x80003004

0800bef8 <dcd_int_enable>:

void dcd_int_enable(uint8_t rhport) {
 800bef8:	b580      	push	{r7, lr}
 800befa:	b084      	sub	sp, #16
 800befc:	af00      	add	r7, sp, #0
 800befe:	4603      	mov	r3, r0
 800bf00:	71fb      	strb	r3, [r7, #7]
 800bf02:	79fb      	ldrb	r3, [r7, #7]
 800bf04:	73fb      	strb	r3, [r7, #15]
 800bf06:	2301      	movs	r3, #1
 800bf08:	73bb      	strb	r3, [r7, #14]
 800bf0a:	2301      	movs	r3, #1
 800bf0c:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800bf0e:	7bfb      	ldrb	r3, [r7, #15]
 800bf10:	4a0c      	ldr	r2, [pc, #48]	@ (800bf44 <dcd_int_enable+0x4c>)
 800bf12:	011b      	lsls	r3, r3, #4
 800bf14:	4413      	add	r3, r2
 800bf16:	3304      	adds	r3, #4
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800bf1c:	7b7b      	ldrb	r3, [r7, #13]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d005      	beq.n	800bf2e <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 800bf22:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800bf26:	4618      	mov	r0, r3
 800bf28:	f7ff fa7a 	bl	800b420 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 800bf2c:	e004      	b.n	800bf38 <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 800bf2e:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800bf32:	4618      	mov	r0, r3
 800bf34:	f7ff fa92 	bl	800b45c <__NVIC_DisableIRQ>
}
 800bf38:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800bf3a:	bf00      	nop
 800bf3c:	3710      	adds	r7, #16
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	bd80      	pop	{r7, pc}
 800bf42:	bf00      	nop
 800bf44:	0800f094 	.word	0x0800f094

0800bf48 <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b084      	sub	sp, #16
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	4603      	mov	r3, r0
 800bf50:	71fb      	strb	r3, [r7, #7]
 800bf52:	79fb      	ldrb	r3, [r7, #7]
 800bf54:	73fb      	strb	r3, [r7, #15]
 800bf56:	2301      	movs	r3, #1
 800bf58:	73bb      	strb	r3, [r7, #14]
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800bf5e:	7bfb      	ldrb	r3, [r7, #15]
 800bf60:	4a0c      	ldr	r2, [pc, #48]	@ (800bf94 <dcd_int_disable+0x4c>)
 800bf62:	011b      	lsls	r3, r3, #4
 800bf64:	4413      	add	r3, r2
 800bf66:	3304      	adds	r3, #4
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800bf6c:	7b7b      	ldrb	r3, [r7, #13]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d005      	beq.n	800bf7e <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 800bf72:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800bf76:	4618      	mov	r0, r3
 800bf78:	f7ff fa52 	bl	800b420 <__NVIC_EnableIRQ>
}
 800bf7c:	e004      	b.n	800bf88 <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 800bf7e:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800bf82:	4618      	mov	r0, r3
 800bf84:	f7ff fa6a 	bl	800b45c <__NVIC_DisableIRQ>
}
 800bf88:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 800bf8a:	bf00      	nop
 800bf8c:	3710      	adds	r7, #16
 800bf8e:	46bd      	mov	sp, r7
 800bf90:	bd80      	pop	{r7, pc}
 800bf92:	bf00      	nop
 800bf94:	0800f094 	.word	0x0800f094

0800bf98 <dcd_set_address>:

void dcd_set_address(uint8_t rhport, uint8_t dev_addr) {
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b086      	sub	sp, #24
 800bf9c:	af02      	add	r7, sp, #8
 800bf9e:	4603      	mov	r3, r0
 800bfa0:	460a      	mov	r2, r1
 800bfa2:	71fb      	strb	r3, [r7, #7]
 800bfa4:	4613      	mov	r3, r2
 800bfa6:	71bb      	strb	r3, [r7, #6]
 800bfa8:	79fb      	ldrb	r3, [r7, #7]
 800bfaa:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800bfac:	7a7b      	ldrb	r3, [r7, #9]
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d001      	beq.n	800bfb6 <dcd_set_address+0x1e>
    rhport = 0;
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800bfb6:	7a7b      	ldrb	r3, [r7, #9]
 800bfb8:	4a13      	ldr	r2, [pc, #76]	@ (800c008 <dcd_set_address+0x70>)
 800bfba:	011b      	lsls	r3, r3, #4
 800bfbc:	4413      	add	r3, r2
 800bfbe:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800bfc0:	60fb      	str	r3, [r7, #12]
  dwc2->dcfg = (dwc2->dcfg & ~DCFG_DAD_Msk) | (dev_addr << DCFG_DAD_Pos);
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800bfc8:	f423 62fe 	bic.w	r2, r3, #2032	@ 0x7f0
 800bfcc:	79bb      	ldrb	r3, [r7, #6]
 800bfce:	011b      	lsls	r3, r3, #4
 800bfd0:	431a      	orrs	r2, r3
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800
 800bfd8:	2300      	movs	r3, #0
 800bfda:	72fb      	strb	r3, [r7, #11]
 800bfdc:	2301      	movs	r3, #1
 800bfde:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
 800bfe0:	7abb      	ldrb	r3, [r7, #10]
 800bfe2:	2b01      	cmp	r3, #1
 800bfe4:	d101      	bne.n	800bfea <dcd_set_address+0x52>
 800bfe6:	2280      	movs	r2, #128	@ 0x80
 800bfe8:	e000      	b.n	800bfec <dcd_set_address+0x54>
 800bfea:	2200      	movs	r2, #0
 800bfec:	7afb      	ldrb	r3, [r7, #11]
 800bfee:	4313      	orrs	r3, r2
 800bff0:	b2d9      	uxtb	r1, r3

  // Response with status after changing device address
  dcd_edpt_xfer(rhport, tu_edpt_addr(0, TUSB_DIR_IN), NULL, 0, false);
 800bff2:	79f8      	ldrb	r0, [r7, #7]
 800bff4:	2300      	movs	r3, #0
 800bff6:	9300      	str	r3, [sp, #0]
 800bff8:	2300      	movs	r3, #0
 800bffa:	2200      	movs	r2, #0
 800bffc:	f000 f94a 	bl	800c294 <dcd_edpt_xfer>
}
 800c000:	bf00      	nop
 800c002:	3710      	adds	r7, #16
 800c004:	46bd      	mov	sp, r7
 800c006:	bd80      	pop	{r7, pc}
 800c008:	0800f094 	.word	0x0800f094

0800c00c <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 800c00c:	b480      	push	{r7}
 800c00e:	b085      	sub	sp, #20
 800c010:	af00      	add	r7, sp, #0
 800c012:	4603      	mov	r3, r0
 800c014:	71fb      	strb	r3, [r7, #7]
 800c016:	79fb      	ldrb	r3, [r7, #7]
 800c018:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c01a:	7afb      	ldrb	r3, [r7, #11]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d001      	beq.n	800c024 <dcd_connect+0x18>
    rhport = 0;
 800c020:	2300      	movs	r3, #0
 800c022:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c024:	7afb      	ldrb	r3, [r7, #11]
 800c026:	4a09      	ldr	r2, [pc, #36]	@ (800c04c <dcd_connect+0x40>)
 800c028:	011b      	lsls	r3, r3, #4
 800c02a:	4413      	add	r3, r2
 800c02c:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c02e:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800c036:	f023 0202 	bic.w	r2, r3, #2
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800c040:	bf00      	nop
 800c042:	3714      	adds	r7, #20
 800c044:	46bd      	mov	sp, r7
 800c046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04a:	4770      	bx	lr
 800c04c:	0800f094 	.word	0x0800f094

0800c050 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 800c050:	b480      	push	{r7}
 800c052:	b085      	sub	sp, #20
 800c054:	af00      	add	r7, sp, #0
 800c056:	4603      	mov	r3, r0
 800c058:	71fb      	strb	r3, [r7, #7]
 800c05a:	79fb      	ldrb	r3, [r7, #7]
 800c05c:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c05e:	7afb      	ldrb	r3, [r7, #11]
 800c060:	2b00      	cmp	r3, #0
 800c062:	d001      	beq.n	800c068 <dcd_disconnect+0x18>
    rhport = 0;
 800c064:	2300      	movs	r3, #0
 800c066:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c068:	7afb      	ldrb	r3, [r7, #11]
 800c06a:	4a09      	ldr	r2, [pc, #36]	@ (800c090 <dcd_disconnect+0x40>)
 800c06c:	011b      	lsls	r3, r3, #4
 800c06e:	4413      	add	r3, r2
 800c070:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c072:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800c07a:	f043 0202 	orr.w	r2, r3, #2
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800c084:	bf00      	nop
 800c086:	3714      	adds	r7, #20
 800c088:	46bd      	mov	sp, r7
 800c08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08e:	4770      	bx	lr
 800c090:	0800f094 	.word	0x0800f094

0800c094 <dcd_sof_enable>:

// Be advised: audio, video and possibly other iso-ep classes use dcd_sof_enable() to enable/disable its corresponding ISR on purpose!
void dcd_sof_enable(uint8_t rhport, bool en) {
 800c094:	b480      	push	{r7}
 800c096:	b085      	sub	sp, #20
 800c098:	af00      	add	r7, sp, #0
 800c09a:	4603      	mov	r3, r0
 800c09c:	460a      	mov	r2, r1
 800c09e:	71fb      	strb	r3, [r7, #7]
 800c0a0:	4613      	mov	r3, r2
 800c0a2:	71bb      	strb	r3, [r7, #6]
 800c0a4:	79fb      	ldrb	r3, [r7, #7]
 800c0a6:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c0a8:	7afb      	ldrb	r3, [r7, #11]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d001      	beq.n	800c0b2 <dcd_sof_enable+0x1e>
    rhport = 0;
 800c0ae:	2300      	movs	r3, #0
 800c0b0:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c0b2:	7afb      	ldrb	r3, [r7, #11]
 800c0b4:	4a10      	ldr	r2, [pc, #64]	@ (800c0f8 <dcd_sof_enable+0x64>)
 800c0b6:	011b      	lsls	r3, r3, #4
 800c0b8:	4413      	add	r3, r2
 800c0ba:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c0bc:	60fb      	str	r3, [r7, #12]

  _dcd_data.sof_en = en;
 800c0be:	4a0f      	ldr	r2, [pc, #60]	@ (800c0fc <dcd_sof_enable+0x68>)
 800c0c0:	79bb      	ldrb	r3, [r7, #6]
 800c0c2:	71d3      	strb	r3, [r2, #7]

  if (en) {
 800c0c4:	79bb      	ldrb	r3, [r7, #6]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	d009      	beq.n	800c0de <dcd_sof_enable+0x4a>
    dwc2->gintsts = GINTSTS_SOF;
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	2208      	movs	r2, #8
 800c0ce:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_SOFM;
 800c0d0:	68fb      	ldr	r3, [r7, #12]
 800c0d2:	699b      	ldr	r3, [r3, #24]
 800c0d4:	f043 0208 	orr.w	r2, r3, #8
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	619a      	str	r2, [r3, #24]
  } else {
    dwc2->gintmsk &= ~GINTMSK_SOFM;
  }
}
 800c0dc:	e005      	b.n	800c0ea <dcd_sof_enable+0x56>
    dwc2->gintmsk &= ~GINTMSK_SOFM;
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	699b      	ldr	r3, [r3, #24]
 800c0e2:	f023 0208 	bic.w	r2, r3, #8
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	619a      	str	r2, [r3, #24]
}
 800c0ea:	bf00      	nop
 800c0ec:	3714      	adds	r7, #20
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f4:	4770      	bx	lr
 800c0f6:	bf00      	nop
 800c0f8:	0800f094 	.word	0x0800f094
 800c0fc:	2001110c 	.word	0x2001110c

0800c100 <dcd_edpt_open>:

/*------------------------------------------------------------------*/
/* DCD Endpoint port
 *------------------------------------------------------------------*/

bool dcd_edpt_open(uint8_t rhport, tusb_desc_endpoint_t const* desc_edpt) {
 800c100:	b580      	push	{r7, lr}
 800c102:	b084      	sub	sp, #16
 800c104:	af00      	add	r7, sp, #0
 800c106:	4603      	mov	r3, r0
 800c108:	6039      	str	r1, [r7, #0]
 800c10a:	71fb      	strb	r3, [r7, #7]
  TU_ASSERT(dfifo_alloc(rhport, desc_edpt->bEndpointAddress, tu_edpt_packet_size(desc_edpt)));
 800c10c:	683b      	ldr	r3, [r7, #0]
 800c10e:	7899      	ldrb	r1, [r3, #2]
 800c110:	683b      	ldr	r3, [r7, #0]
 800c112:	60bb      	str	r3, [r7, #8]
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800c114:	68bb      	ldr	r3, [r7, #8]
 800c116:	889b      	ldrh	r3, [r3, #4]
 800c118:	b29b      	uxth	r3, r3
 800c11a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c11e:	b29a      	uxth	r2, r3
 800c120:	79fb      	ldrb	r3, [r7, #7]
 800c122:	4618      	mov	r0, r3
 800c124:	f7ff f9fe 	bl	800b524 <dfifo_alloc>
 800c128:	4603      	mov	r3, r0
 800c12a:	f083 0301 	eor.w	r3, r3, #1
 800c12e:	b2db      	uxtb	r3, r3
 800c130:	2b00      	cmp	r3, #0
 800c132:	d00a      	beq.n	800c14a <dcd_edpt_open+0x4a>
 800c134:	4b0a      	ldr	r3, [pc, #40]	@ (800c160 <dcd_edpt_open+0x60>)
 800c136:	60fb      	str	r3, [r7, #12]
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	f003 0301 	and.w	r3, r3, #1
 800c140:	2b00      	cmp	r3, #0
 800c142:	d000      	beq.n	800c146 <dcd_edpt_open+0x46>
 800c144:	be00      	bkpt	0x0000
 800c146:	2300      	movs	r3, #0
 800c148:	e005      	b.n	800c156 <dcd_edpt_open+0x56>
  edpt_activate(rhport, desc_edpt);
 800c14a:	79fb      	ldrb	r3, [r7, #7]
 800c14c:	6839      	ldr	r1, [r7, #0]
 800c14e:	4618      	mov	r0, r3
 800c150:	f7ff fb22 	bl	800b798 <edpt_activate>
  return true;
 800c154:	2301      	movs	r3, #1
}
 800c156:	4618      	mov	r0, r3
 800c158:	3710      	adds	r7, #16
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}
 800c15e:	bf00      	nop
 800c160:	e000edf0 	.word	0xe000edf0

0800c164 <dcd_edpt_close_all>:

// Close all non-control endpoints, cancel all pending transfers if any.
void dcd_edpt_close_all(uint8_t rhport) {
 800c164:	b580      	push	{r7, lr}
 800c166:	b08c      	sub	sp, #48	@ 0x30
 800c168:	af00      	add	r7, sp, #0
 800c16a:	4603      	mov	r3, r0
 800c16c:	71fb      	strb	r3, [r7, #7]
 800c16e:	79fb      	ldrb	r3, [r7, #7]
 800c170:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c172:	7ffb      	ldrb	r3, [r7, #31]
 800c174:	2b00      	cmp	r3, #0
 800c176:	d001      	beq.n	800c17c <dcd_edpt_close_all+0x18>
    rhport = 0;
 800c178:	2300      	movs	r3, #0
 800c17a:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c17c:	7ffb      	ldrb	r3, [r7, #31]
 800c17e:	4a42      	ldr	r2, [pc, #264]	@ (800c288 <dcd_edpt_close_all+0x124>)
 800c180:	011b      	lsls	r3, r3, #4
 800c182:	4413      	add	r3, r2
 800c184:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c186:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t const ep_count = _dwc2_controller[rhport].ep_count;
 800c188:	79fb      	ldrb	r3, [r7, #7]
 800c18a:	4a3f      	ldr	r2, [pc, #252]	@ (800c288 <dcd_edpt_close_all+0x124>)
 800c18c:	011b      	lsls	r3, r3, #4
 800c18e:	4413      	add	r3, r2
 800c190:	3308      	adds	r3, #8
 800c192:	781b      	ldrb	r3, [r3, #0]
 800c194:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  usbd_spin_lock(false);
 800c198:	2000      	movs	r0, #0
 800c19a:	f7fe fc23 	bl	800a9e4 <usbd_spin_lock>

  _dcd_data.allocated_epin_count = 0;
 800c19e:	4b3b      	ldr	r3, [pc, #236]	@ (800c28c <dcd_edpt_close_all+0x128>)
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	719a      	strb	r2, [r3, #6]

  // Disable non-control interrupt
  dwc2->daintmsk = (1 << DAINTMSK_OEPM_Pos) | (1 << DAINTMSK_IEPM_Pos);
 800c1a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1a6:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800c1aa:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c

  for (uint8_t n = 1; n < ep_count; n++) {
 800c1ae:	2301      	movs	r3, #1
 800c1b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c1b4:	e038      	b.n	800c228 <dcd_edpt_close_all+0xc4>
    for (uint8_t d = 0; d < 2; d++) {
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800c1bc:	e02b      	b.n	800c216 <dcd_edpt_close_all+0xb2>
      dwc2_dep_t* dep = &dwc2->ep[d][n];
 800c1be:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 800c1c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c1c6:	0112      	lsls	r2, r2, #4
 800c1c8:	4413      	add	r3, r2
 800c1ca:	3348      	adds	r3, #72	@ 0x48
 800c1cc:	015b      	lsls	r3, r3, #5
 800c1ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c1d0:	4413      	add	r3, r2
 800c1d2:	623b      	str	r3, [r7, #32]
 800c1d4:	6a3b      	ldr	r3, [r7, #32]
 800c1d6:	61bb      	str	r3, [r7, #24]
  return (dep->ctl & EPCTL_EPENA) != 0;
 800c1d8:	69bb      	ldr	r3, [r7, #24]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	0fdb      	lsrs	r3, r3, #31
 800c1de:	b2db      	uxtb	r3, r3
      if (edpt_is_enabled(dep)) {
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d005      	beq.n	800c1f0 <dcd_edpt_close_all+0x8c>
        dep->ctl |= EPCTL_SNAK | EPCTL_EPDIS;
 800c1e4:	6a3b      	ldr	r3, [r7, #32]
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800c1ec:	6a3b      	ldr	r3, [r7, #32]
 800c1ee:	601a      	str	r2, [r3, #0]
      }
      xfer_status[n][1-d].max_size = 0;
 800c1f0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800c1f4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c1f8:	f1c3 0301 	rsb	r3, r3, #1
 800c1fc:	4924      	ldr	r1, [pc, #144]	@ (800c290 <dcd_edpt_close_all+0x12c>)
 800c1fe:	0052      	lsls	r2, r2, #1
 800c200:	4413      	add	r3, r2
 800c202:	011b      	lsls	r3, r3, #4
 800c204:	440b      	add	r3, r1
 800c206:	330a      	adds	r3, #10
 800c208:	2200      	movs	r2, #0
 800c20a:	801a      	strh	r2, [r3, #0]
    for (uint8_t d = 0; d < 2; d++) {
 800c20c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c210:	3301      	adds	r3, #1
 800c212:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800c216:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800c21a:	2b01      	cmp	r3, #1
 800c21c:	d9cf      	bls.n	800c1be <dcd_edpt_close_all+0x5a>
  for (uint8_t n = 1; n < ep_count; n++) {
 800c21e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c222:	3301      	adds	r3, #1
 800c224:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c228:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800c22c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c230:	429a      	cmp	r2, r3
 800c232:	d3c0      	bcc.n	800c1b6 <dcd_edpt_close_all+0x52>
 800c234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c236:	613b      	str	r3, [r7, #16]
 800c238:	2310      	movs	r3, #16
 800c23a:	73fb      	strb	r3, [r7, #15]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800c23c:	7bfb      	ldrb	r3, [r7, #15]
 800c23e:	019b      	lsls	r3, r3, #6
 800c240:	f043 0220 	orr.w	r2, r3, #32
 800c244:	693b      	ldr	r3, [r7, #16]
 800c246:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800c248:	bf00      	nop
 800c24a:	693b      	ldr	r3, [r7, #16]
 800c24c:	691b      	ldr	r3, [r3, #16]
 800c24e:	f003 0320 	and.w	r3, r3, #32
 800c252:	2b00      	cmp	r3, #0
 800c254:	d1f9      	bne.n	800c24a <dcd_edpt_close_all+0xe6>
}
 800c256:	bf00      	nop
 800c258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c25a:	617b      	str	r3, [r7, #20]

TU_ATTR_ALWAYS_INLINE static inline void dfifo_flush_rx(dwc2_regs_t* dwc2) {
  // flush RX fifo and wait for it cleared
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800c25c:	697b      	ldr	r3, [r7, #20]
 800c25e:	2210      	movs	r2, #16
 800c260:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800c262:	bf00      	nop
 800c264:	697b      	ldr	r3, [r7, #20]
 800c266:	691b      	ldr	r3, [r3, #16]
 800c268:	f003 0310 	and.w	r3, r3, #16
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d1f9      	bne.n	800c264 <dcd_edpt_close_all+0x100>
}
 800c270:	bf00      	nop
    }
  }

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport); // re-init dfifo
 800c272:	79fb      	ldrb	r3, [r7, #7]
 800c274:	4618      	mov	r0, r3
 800c276:	f7ff fa35 	bl	800b6e4 <dfifo_device_init>

  usbd_spin_unlock(false);
 800c27a:	2000      	movs	r0, #0
 800c27c:	f7fe fbd6 	bl	800aa2c <usbd_spin_unlock>
}
 800c280:	bf00      	nop
 800c282:	3730      	adds	r7, #48	@ 0x30
 800c284:	46bd      	mov	sp, r7
 800c286:	bd80      	pop	{r7, pc}
 800c288:	0800f094 	.word	0x0800f094
 800c28c:	2001110c 	.word	0x2001110c
 800c290:	2001108c 	.word	0x2001108c

0800c294 <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800c294:	b580      	push	{r7, lr}
 800c296:	b086      	sub	sp, #24
 800c298:	af00      	add	r7, sp, #0
 800c29a:	603a      	str	r2, [r7, #0]
 800c29c:	461a      	mov	r2, r3
 800c29e:	4603      	mov	r3, r0
 800c2a0:	71fb      	strb	r3, [r7, #7]
 800c2a2:	460b      	mov	r3, r1
 800c2a4:	71bb      	strb	r3, [r7, #6]
 800c2a6:	4613      	mov	r3, r2
 800c2a8:	80bb      	strh	r3, [r7, #4]
 800c2aa:	79bb      	ldrb	r3, [r7, #6]
 800c2ac:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800c2ae:	7bbb      	ldrb	r3, [r7, #14]
 800c2b0:	f003 030f 	and.w	r3, r3, #15
 800c2b4:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800c2b6:	75bb      	strb	r3, [r7, #22]
 800c2b8:	79bb      	ldrb	r3, [r7, #6]
 800c2ba:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c2bc:	7bfb      	ldrb	r3, [r7, #15]
 800c2be:	09db      	lsrs	r3, r3, #7
 800c2c0:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800c2c2:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800c2c4:	7dba      	ldrb	r2, [r7, #22]
 800c2c6:	7d7b      	ldrb	r3, [r7, #21]
 800c2c8:	0052      	lsls	r2, r2, #1
 800c2ca:	4413      	add	r3, r2
 800c2cc:	011b      	lsls	r3, r3, #4
 800c2ce:	4a1b      	ldr	r2, [pc, #108]	@ (800c33c <dcd_edpt_xfer+0xa8>)
 800c2d0:	4413      	add	r3, r2
 800c2d2:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800c2d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c2d8:	4618      	mov	r0, r3
 800c2da:	f7fe fb83 	bl	800a9e4 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800c2de:	693b      	ldr	r3, [r7, #16]
 800c2e0:	895b      	ldrh	r3, [r3, #10]
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d102      	bne.n	800c2ec <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 800c2e6:	2300      	movs	r3, #0
 800c2e8:	75fb      	strb	r3, [r7, #23]
 800c2ea:	e01c      	b.n	800c326 <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 800c2ec:	693b      	ldr	r3, [r7, #16]
 800c2ee:	683a      	ldr	r2, [r7, #0]
 800c2f0:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 800c2f2:	693b      	ldr	r3, [r7, #16]
 800c2f4:	2200      	movs	r2, #0
 800c2f6:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800c2f8:	693b      	ldr	r3, [r7, #16]
 800c2fa:	88ba      	ldrh	r2, [r7, #4]
 800c2fc:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800c2fe:	693b      	ldr	r3, [r7, #16]
 800c300:	7b1a      	ldrb	r2, [r3, #12]
 800c302:	693b      	ldr	r3, [r7, #16]
 800c304:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 800c306:	7dbb      	ldrb	r3, [r7, #22]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d104      	bne.n	800c316 <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 800c30c:	7d7b      	ldrb	r3, [r7, #21]
 800c30e:	490c      	ldr	r1, [pc, #48]	@ (800c340 <dcd_edpt_xfer+0xac>)
 800c310:	88ba      	ldrh	r2, [r7, #4]
 800c312:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 800c316:	7d7a      	ldrb	r2, [r7, #21]
 800c318:	7db9      	ldrb	r1, [r7, #22]
 800c31a:	79fb      	ldrb	r3, [r7, #7]
 800c31c:	4618      	mov	r0, r3
 800c31e:	f7ff fc43 	bl	800bba8 <edpt_schedule_packets>
    ret = true;
 800c322:	2301      	movs	r3, #1
 800c324:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800c326:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c32a:	4618      	mov	r0, r3
 800c32c:	f7fe fb7e 	bl	800aa2c <usbd_spin_unlock>

  return ret;
 800c330:	7dfb      	ldrb	r3, [r7, #23]
}
 800c332:	4618      	mov	r0, r3
 800c334:	3718      	adds	r7, #24
 800c336:	46bd      	mov	sp, r7
 800c338:	bd80      	pop	{r7, pc}
 800c33a:	bf00      	nop
 800c33c:	2001108c 	.word	0x2001108c
 800c340:	2001110c 	.word	0x2001110c

0800c344 <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800c344:	b580      	push	{r7, lr}
 800c346:	b086      	sub	sp, #24
 800c348:	af00      	add	r7, sp, #0
 800c34a:	603a      	str	r2, [r7, #0]
 800c34c:	461a      	mov	r2, r3
 800c34e:	4603      	mov	r3, r0
 800c350:	71fb      	strb	r3, [r7, #7]
 800c352:	460b      	mov	r3, r1
 800c354:	71bb      	strb	r3, [r7, #6]
 800c356:	4613      	mov	r3, r2
 800c358:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 800c35a:	683b      	ldr	r3, [r7, #0]
 800c35c:	88db      	ldrh	r3, [r3, #6]
 800c35e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800c362:	b29b      	uxth	r3, r3
 800c364:	2b01      	cmp	r3, #1
 800c366:	d00a      	beq.n	800c37e <dcd_edpt_xfer_fifo+0x3a>
 800c368:	4b25      	ldr	r3, [pc, #148]	@ (800c400 <dcd_edpt_xfer_fifo+0xbc>)
 800c36a:	60fb      	str	r3, [r7, #12]
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	681b      	ldr	r3, [r3, #0]
 800c370:	f003 0301 	and.w	r3, r3, #1
 800c374:	2b00      	cmp	r3, #0
 800c376:	d000      	beq.n	800c37a <dcd_edpt_xfer_fifo+0x36>
 800c378:	be00      	bkpt	0x0000
 800c37a:	2300      	movs	r3, #0
 800c37c:	e03b      	b.n	800c3f6 <dcd_edpt_xfer_fifo+0xb2>
 800c37e:	79bb      	ldrb	r3, [r7, #6]
 800c380:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800c382:	7abb      	ldrb	r3, [r7, #10]
 800c384:	f003 030f 	and.w	r3, r3, #15
 800c388:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800c38a:	75bb      	strb	r3, [r7, #22]
 800c38c:	79bb      	ldrb	r3, [r7, #6]
 800c38e:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c390:	7afb      	ldrb	r3, [r7, #11]
 800c392:	09db      	lsrs	r3, r3, #7
 800c394:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800c396:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800c398:	7dba      	ldrb	r2, [r7, #22]
 800c39a:	7d7b      	ldrb	r3, [r7, #21]
 800c39c:	0052      	lsls	r2, r2, #1
 800c39e:	4413      	add	r3, r2
 800c3a0:	011b      	lsls	r3, r3, #4
 800c3a2:	4a18      	ldr	r2, [pc, #96]	@ (800c404 <dcd_edpt_xfer_fifo+0xc0>)
 800c3a4:	4413      	add	r3, r2
 800c3a6:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800c3a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	f7fe fb19 	bl	800a9e4 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800c3b2:	693b      	ldr	r3, [r7, #16]
 800c3b4:	895b      	ldrh	r3, [r3, #10]
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	d102      	bne.n	800c3c0 <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	75fb      	strb	r3, [r7, #23]
 800c3be:	e014      	b.n	800c3ea <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 800c3c0:	693b      	ldr	r3, [r7, #16]
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 800c3c6:	693b      	ldr	r3, [r7, #16]
 800c3c8:	683a      	ldr	r2, [r7, #0]
 800c3ca:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800c3cc:	693b      	ldr	r3, [r7, #16]
 800c3ce:	88ba      	ldrh	r2, [r7, #4]
 800c3d0:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800c3d2:	693b      	ldr	r3, [r7, #16]
 800c3d4:	7b1a      	ldrb	r2, [r3, #12]
 800c3d6:	693b      	ldr	r3, [r7, #16]
 800c3d8:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 800c3da:	7d7a      	ldrb	r2, [r7, #21]
 800c3dc:	7db9      	ldrb	r1, [r7, #22]
 800c3de:	79fb      	ldrb	r3, [r7, #7]
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	f7ff fbe1 	bl	800bba8 <edpt_schedule_packets>
    ret = true;
 800c3e6:	2301      	movs	r3, #1
 800c3e8:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800c3ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	f7fe fb1c 	bl	800aa2c <usbd_spin_unlock>

  return ret;
 800c3f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3f6:	4618      	mov	r0, r3
 800c3f8:	3718      	adds	r7, #24
 800c3fa:	46bd      	mov	sp, r7
 800c3fc:	bd80      	pop	{r7, pc}
 800c3fe:	bf00      	nop
 800c400:	e000edf0 	.word	0xe000edf0
 800c404:	2001108c 	.word	0x2001108c

0800c408 <dcd_edpt_stall>:

void dcd_edpt_stall(uint8_t rhport, uint8_t ep_addr) {
 800c408:	b580      	push	{r7, lr}
 800c40a:	b086      	sub	sp, #24
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	4603      	mov	r3, r0
 800c410:	460a      	mov	r2, r1
 800c412:	71fb      	strb	r3, [r7, #7]
 800c414:	4613      	mov	r3, r2
 800c416:	71bb      	strb	r3, [r7, #6]
 800c418:	79fb      	ldrb	r3, [r7, #7]
 800c41a:	74bb      	strb	r3, [r7, #18]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c41c:	7cbb      	ldrb	r3, [r7, #18]
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d001      	beq.n	800c426 <dcd_edpt_stall+0x1e>
    rhport = 0;
 800c422:	2300      	movs	r3, #0
 800c424:	74bb      	strb	r3, [r7, #18]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c426:	7cbb      	ldrb	r3, [r7, #18]
 800c428:	4a11      	ldr	r2, [pc, #68]	@ (800c470 <dcd_edpt_stall+0x68>)
 800c42a:	011b      	lsls	r3, r3, #4
 800c42c:	4413      	add	r3, r2
 800c42e:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c430:	617b      	str	r3, [r7, #20]
  edpt_disable(rhport, ep_addr, true);
 800c432:	79b9      	ldrb	r1, [r7, #6]
 800c434:	79fb      	ldrb	r3, [r7, #7]
 800c436:	2201      	movs	r2, #1
 800c438:	4618      	mov	r0, r3
 800c43a:	f7ff fa5f 	bl	800b8fc <edpt_disable>
 800c43e:	79bb      	ldrb	r3, [r7, #6]
 800c440:	74fb      	strb	r3, [r7, #19]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800c442:	7cfb      	ldrb	r3, [r7, #19]
 800c444:	f003 030f 	and.w	r3, r3, #15
 800c448:	b2db      	uxtb	r3, r3

  // For control endpoint, prepare to receive SETUP packet
  if (tu_edpt_number(ep_addr) == 0) {
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d10b      	bne.n	800c466 <dcd_edpt_stall+0x5e>
 800c44e:	697b      	ldr	r3, [r7, #20]
 800c450:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c456:	60bb      	str	r3, [r7, #8]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800c458:	2300      	movs	r3, #0
    if (dma_device_enabled(dwc2)) {
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d003      	beq.n	800c466 <dcd_edpt_stall+0x5e>
      dma_setup_prepare(rhport);
 800c45e:	79fb      	ldrb	r3, [r7, #7]
 800c460:	4618      	mov	r0, r3
 800c462:	f7ff f81f 	bl	800b4a4 <dma_setup_prepare>
    }
  }
}
 800c466:	bf00      	nop
 800c468:	3718      	adds	r7, #24
 800c46a:	46bd      	mov	sp, r7
 800c46c:	bd80      	pop	{r7, pc}
 800c46e:	bf00      	nop
 800c470:	0800f094 	.word	0x0800f094

0800c474 <dcd_edpt_clear_stall>:

void dcd_edpt_clear_stall(uint8_t rhport, uint8_t ep_addr) {
 800c474:	b480      	push	{r7}
 800c476:	b087      	sub	sp, #28
 800c478:	af00      	add	r7, sp, #0
 800c47a:	4603      	mov	r3, r0
 800c47c:	460a      	mov	r2, r1
 800c47e:	71fb      	strb	r3, [r7, #7]
 800c480:	4613      	mov	r3, r2
 800c482:	71bb      	strb	r3, [r7, #6]
 800c484:	79fb      	ldrb	r3, [r7, #7]
 800c486:	727b      	strb	r3, [r7, #9]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c488:	7a7b      	ldrb	r3, [r7, #9]
 800c48a:	2b00      	cmp	r3, #0
 800c48c:	d001      	beq.n	800c492 <dcd_edpt_clear_stall+0x1e>
    rhport = 0;
 800c48e:	2300      	movs	r3, #0
 800c490:	727b      	strb	r3, [r7, #9]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c492:	7a7b      	ldrb	r3, [r7, #9]
 800c494:	4a19      	ldr	r2, [pc, #100]	@ (800c4fc <dcd_edpt_clear_stall+0x88>)
 800c496:	011b      	lsls	r3, r3, #4
 800c498:	4413      	add	r3, r2
 800c49a:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c49c:	617b      	str	r3, [r7, #20]
 800c49e:	79bb      	ldrb	r3, [r7, #6]
 800c4a0:	72bb      	strb	r3, [r7, #10]
 800c4a2:	7abb      	ldrb	r3, [r7, #10]
 800c4a4:	f003 030f 	and.w	r3, r3, #15
 800c4a8:	b2db      	uxtb	r3, r3
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800c4aa:	74fb      	strb	r3, [r7, #19]
 800c4ac:	79bb      	ldrb	r3, [r7, #6]
 800c4ae:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800c4b0:	7afb      	ldrb	r3, [r7, #11]
 800c4b2:	09db      	lsrs	r3, r3, #7
 800c4b4:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800c4b6:	74bb      	strb	r3, [r7, #18]
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800c4b8:	7cbb      	ldrb	r3, [r7, #18]
 800c4ba:	2b01      	cmp	r3, #1
 800c4bc:	bf14      	ite	ne
 800c4be:	2301      	movne	r3, #1
 800c4c0:	2300      	moveq	r3, #0
 800c4c2:	b2db      	uxtb	r3, r3
 800c4c4:	461a      	mov	r2, r3
 800c4c6:	7cfb      	ldrb	r3, [r7, #19]
 800c4c8:	0112      	lsls	r2, r2, #4
 800c4ca:	4413      	add	r3, r2
 800c4cc:	3348      	adds	r3, #72	@ 0x48
 800c4ce:	015b      	lsls	r3, r3, #5
 800c4d0:	697a      	ldr	r2, [r7, #20]
 800c4d2:	4413      	add	r3, r2
 800c4d4:	60fb      	str	r3, [r7, #12]

  // Clear stall and reset data toggle
  dep->ctl &= ~EPCTL_STALL;;
 800c4d6:	68fb      	ldr	r3, [r7, #12]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	601a      	str	r2, [r3, #0]
  dep->ctl |= EPCTL_SD0PID_SEVNFRM;
 800c4e2:	68fb      	ldr	r3, [r7, #12]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	601a      	str	r2, [r3, #0]
}
 800c4ee:	bf00      	nop
 800c4f0:	371c      	adds	r7, #28
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f8:	4770      	bx	lr
 800c4fa:	bf00      	nop
 800c4fc:	0800f094 	.word	0x0800f094

0800c500 <handle_bus_reset>:
// Interrupt Handler
//--------------------------------------------------------------------

// 7.4.1 Initialization on USB Reset
// Must be called from critical section
static void handle_bus_reset(uint8_t rhport) {
 800c500:	b580      	push	{r7, lr}
 800c502:	b090      	sub	sp, #64	@ 0x40
 800c504:	af00      	add	r7, sp, #0
 800c506:	4603      	mov	r3, r0
 800c508:	71fb      	strb	r3, [r7, #7]
 800c50a:	79fb      	ldrb	r3, [r7, #7]
 800c50c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c510:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c514:	2b00      	cmp	r3, #0
 800c516:	d002      	beq.n	800c51e <handle_bus_reset+0x1e>
    rhport = 0;
 800c518:	2300      	movs	r3, #0
 800c51a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c51e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c522:	4a75      	ldr	r2, [pc, #468]	@ (800c6f8 <handle_bus_reset+0x1f8>)
 800c524:	011b      	lsls	r3, r3, #4
 800c526:	4413      	add	r3, r2
 800c528:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800c52a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c52c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c52e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800c530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c532:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c534:	60bb      	str	r3, [r7, #8]
  return ghwcfg2.num_dev_ep + 1;
 800c536:	7a7b      	ldrb	r3, [r7, #9]
 800c538:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800c53c:	b2db      	uxtb	r3, r3
 800c53e:	3301      	adds	r3, #1
 800c540:	b2db      	uxtb	r3, r3
  const uint8_t ep_count =  dwc2_ep_count(dwc2);
 800c542:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  tu_memclr(xfer_status, sizeof(xfer_status));
 800c546:	2280      	movs	r2, #128	@ 0x80
 800c548:	2100      	movs	r1, #0
 800c54a:	486c      	ldr	r0, [pc, #432]	@ (800c6fc <handle_bus_reset+0x1fc>)
 800c54c:	f001 ff3c 	bl	800e3c8 <memset>

  _dcd_data.sof_en = false;
 800c550:	4b6b      	ldr	r3, [pc, #428]	@ (800c700 <handle_bus_reset+0x200>)
 800c552:	2200      	movs	r2, #0
 800c554:	71da      	strb	r2, [r3, #7]
  _dcd_data.allocated_epin_count = 0;
 800c556:	4b6a      	ldr	r3, [pc, #424]	@ (800c700 <handle_bus_reset+0x200>)
 800c558:	2200      	movs	r2, #0
 800c55a:	719a      	strb	r2, [r3, #6]

  // 1. NAK for all OUT endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800c55c:	2300      	movs	r3, #0
 800c55e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c562:	e014      	b.n	800c58e <handle_bus_reset+0x8e>
    dwc2->epout[n].doepctl |= DOEPCTL_SNAK;
 800c564:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c568:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c56a:	3358      	adds	r3, #88	@ 0x58
 800c56c:	015b      	lsls	r3, r3, #5
 800c56e:	4413      	add	r3, r2
 800c570:	681a      	ldr	r2, [r3, #0]
 800c572:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c576:	f042 6200 	orr.w	r2, r2, #134217728	@ 0x8000000
 800c57a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c57c:	3358      	adds	r3, #88	@ 0x58
 800c57e:	015b      	lsls	r3, r3, #5
 800c580:	440b      	add	r3, r1
 800c582:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800c584:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c588:	3301      	adds	r3, #1
 800c58a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c58e:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800c592:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c596:	429a      	cmp	r2, r3
 800c598:	d3e4      	bcc.n	800c564 <handle_bus_reset+0x64>
  }

  // Disable all IN endpoints
  for (uint8_t n = 0; n < ep_count; n++) {
 800c59a:	2300      	movs	r3, #0
 800c59c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800c5a0:	e019      	b.n	800c5d6 <handle_bus_reset+0xd6>
    dwc2_dep_t* dep = &dwc2->epin[n];
 800c5a2:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800c5a6:	3348      	adds	r3, #72	@ 0x48
 800c5a8:	015b      	lsls	r3, r3, #5
 800c5aa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c5ac:	4413      	add	r3, r2
 800c5ae:	633b      	str	r3, [r7, #48]	@ 0x30
 800c5b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5b2:	627b      	str	r3, [r7, #36]	@ 0x24
  return (dep->ctl & EPCTL_EPENA) != 0;
 800c5b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	0fdb      	lsrs	r3, r3, #31
 800c5ba:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(dep)) {
 800c5bc:	2b00      	cmp	r3, #0
 800c5be:	d005      	beq.n	800c5cc <handle_bus_reset+0xcc>
      dep->diepctl |= DIEPCTL_SNAK | DIEPCTL_EPDIS;
 800c5c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	f043 4290 	orr.w	r2, r3, #1207959552	@ 0x48000000
 800c5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c5ca:	601a      	str	r2, [r3, #0]
  for (uint8_t n = 0; n < ep_count; n++) {
 800c5cc:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800c5d0:	3301      	adds	r3, #1
 800c5d2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800c5d6:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 800c5da:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c5de:	429a      	cmp	r2, r3
 800c5e0:	d3df      	bcc.n	800c5a2 <handle_bus_reset+0xa2>
    }
  }

  // 2. Set up interrupt mask for EP0
  dwc2->daintmsk = TU_BIT(DAINTMSK_OEPM_Pos) | TU_BIT(DAINTMSK_IEPM_Pos);
 800c5e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5e4:	f04f 1201 	mov.w	r2, #65537	@ 0x10001
 800c5e8:	f8c3 281c 	str.w	r2, [r3, #2076]	@ 0x81c
  dwc2->doepmsk = DOEPMSK_STUPM | DOEPMSK_XFRCM;
 800c5ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5ee:	2209      	movs	r2, #9
 800c5f0:	f8c3 2814 	str.w	r2, [r3, #2068]	@ 0x814
  dwc2->diepmsk = DIEPMSK_TOM | DIEPMSK_XFRCM;
 800c5f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5f6:	2209      	movs	r2, #9
 800c5f8:	f8c3 2810 	str.w	r2, [r3, #2064]	@ 0x810
 800c5fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5fe:	61fb      	str	r3, [r7, #28]
 800c600:	2310      	movs	r3, #16
 800c602:	76fb      	strb	r3, [r7, #27]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800c604:	7efb      	ldrb	r3, [r7, #27]
 800c606:	019b      	lsls	r3, r3, #6
 800c608:	f043 0220 	orr.w	r2, r3, #32
 800c60c:	69fb      	ldr	r3, [r7, #28]
 800c60e:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800c610:	bf00      	nop
 800c612:	69fb      	ldr	r3, [r7, #28]
 800c614:	691b      	ldr	r3, [r3, #16]
 800c616:	f003 0320 	and.w	r3, r3, #32
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d1f9      	bne.n	800c612 <handle_bus_reset+0x112>
}
 800c61e:	bf00      	nop
 800c620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c622:	623b      	str	r3, [r7, #32]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800c624:	6a3b      	ldr	r3, [r7, #32]
 800c626:	2210      	movs	r2, #16
 800c628:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800c62a:	bf00      	nop
 800c62c:	6a3b      	ldr	r3, [r7, #32]
 800c62e:	691b      	ldr	r3, [r3, #16]
 800c630:	f003 0310 	and.w	r3, r3, #16
 800c634:	2b00      	cmp	r3, #0
 800c636:	d1f9      	bne.n	800c62c <handle_bus_reset+0x12c>
}
 800c638:	bf00      	nop

  // 4. Set up DFIFO
  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);
  dfifo_device_init(rhport);
 800c63a:	79fb      	ldrb	r3, [r7, #7]
 800c63c:	4618      	mov	r0, r3
 800c63e:	f7ff f851 	bl	800b6e4 <dfifo_device_init>

  // 5. Reset device address
  dwc2_dcfg_t dcfg = {.value = dwc2->dcfg};
 800c642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c644:	f8d3 3800 	ldr.w	r3, [r3, #2048]	@ 0x800
 800c648:	613b      	str	r3, [r7, #16]
  dcfg.address = 0;
 800c64a:	8a3b      	ldrh	r3, [r7, #16]
 800c64c:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c650:	823b      	strh	r3, [r7, #16]
  dwc2->dcfg = dcfg.value;
 800c652:	693a      	ldr	r2, [r7, #16]
 800c654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c656:	f8c3 2800 	str.w	r2, [r3, #2048]	@ 0x800

  // 6. Configure maximum packet size for EP0
  uint8_t mps = 0;
 800c65a:	2300      	movs	r3, #0
 800c65c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  switch (CFG_TUD_ENDPOINT0_SIZE) {
    case 8: mps = 3; break;
    case 16: mps = 2; break;
    case 32: mps = 1; break;
    case 64: mps = 0; break;
 800c660:	2300      	movs	r3, #0
 800c662:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800c666:	bf00      	nop
    default: mps = 0; break;
  }

  dwc2->epin[0].ctl &= ~DIEPCTL0_MPSIZ_Msk;
 800c668:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c66a:	f8d3 3900 	ldr.w	r3, [r3, #2304]	@ 0x900
 800c66e:	f023 0203 	bic.w	r2, r3, #3
 800c672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c674:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl &= ~DOEPCTL0_MPSIZ_Msk;
 800c678:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c67a:	f8d3 3b00 	ldr.w	r3, [r3, #2816]	@ 0xb00
 800c67e:	f023 0203 	bic.w	r2, r3, #3
 800c682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c684:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00
  dwc2->epin[0].ctl |= mps << DIEPCTL0_MPSIZ_Pos;
 800c688:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c68a:	f8d3 2900 	ldr.w	r2, [r3, #2304]	@ 0x900
 800c68e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800c692:	431a      	orrs	r2, r3
 800c694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c696:	f8c3 2900 	str.w	r2, [r3, #2304]	@ 0x900
  dwc2->epout[0].ctl |= mps << DOEPCTL0_MPSIZ_Pos;
 800c69a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c69c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	@ 0xb00
 800c6a0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800c6a4:	431a      	orrs	r2, r3
 800c6a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6a8:	f8c3 2b00 	str.w	r2, [r3, #2816]	@ 0xb00

  xfer_status[0][TUSB_DIR_OUT].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800c6ac:	4b13      	ldr	r3, [pc, #76]	@ (800c6fc <handle_bus_reset+0x1fc>)
 800c6ae:	2240      	movs	r2, #64	@ 0x40
 800c6b0:	815a      	strh	r2, [r3, #10]
  xfer_status[0][TUSB_DIR_IN].max_size = CFG_TUD_ENDPOINT0_SIZE;
 800c6b2:	4b12      	ldr	r3, [pc, #72]	@ (800c6fc <handle_bus_reset+0x1fc>)
 800c6b4:	2240      	movs	r2, #64	@ 0x40
 800c6b6:	835a      	strh	r2, [r3, #26]
 800c6b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ba:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800c6bc:	697b      	ldr	r3, [r7, #20]
 800c6be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c6c0:	60fb      	str	r3, [r7, #12]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800c6c2:	2300      	movs	r3, #0

  if(dma_device_enabled(dwc2)) {
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d004      	beq.n	800c6d2 <handle_bus_reset+0x1d2>
    dma_setup_prepare(rhport);
 800c6c8:	79fb      	ldrb	r3, [r7, #7]
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	f7fe feea 	bl	800b4a4 <dma_setup_prepare>
 800c6d0:	e007      	b.n	800c6e2 <handle_bus_reset+0x1e2>
  } else {
    dwc2->epout[0].doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800c6d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6d4:	f8d3 3b10 	ldr.w	r3, [r3, #2832]	@ 0xb10
 800c6d8:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800c6dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6de:	f8c3 2b10 	str.w	r2, [r3, #2832]	@ 0xb10
  }

  dwc2->gintmsk |= GINTMSK_OEPINT | GINTMSK_IEPINT | GINTMSK_IISOIXFRM;
 800c6e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6e4:	699b      	ldr	r3, [r3, #24]
 800c6e6:	f443 12e0 	orr.w	r2, r3, #1835008	@ 0x1c0000
 800c6ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ec:	619a      	str	r2, [r3, #24]
}
 800c6ee:	bf00      	nop
 800c6f0:	3740      	adds	r7, #64	@ 0x40
 800c6f2:	46bd      	mov	sp, r7
 800c6f4:	bd80      	pop	{r7, pc}
 800c6f6:	bf00      	nop
 800c6f8:	0800f094 	.word	0x0800f094
 800c6fc:	2001108c 	.word	0x2001108c
 800c700:	2001110c 	.word	0x2001110c

0800c704 <handle_enum_done>:

static void handle_enum_done(uint8_t rhport) {
 800c704:	b580      	push	{r7, lr}
 800c706:	b08a      	sub	sp, #40	@ 0x28
 800c708:	af00      	add	r7, sp, #0
 800c70a:	4603      	mov	r3, r0
 800c70c:	71fb      	strb	r3, [r7, #7]
 800c70e:	79fb      	ldrb	r3, [r7, #7]
 800c710:	77fb      	strb	r3, [r7, #31]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c712:	7ffb      	ldrb	r3, [r7, #31]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d001      	beq.n	800c71c <handle_enum_done+0x18>
    rhport = 0;
 800c718:	2300      	movs	r3, #0
 800c71a:	77fb      	strb	r3, [r7, #31]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c71c:	7ffb      	ldrb	r3, [r7, #31]
 800c71e:	4a1b      	ldr	r2, [pc, #108]	@ (800c78c <handle_enum_done+0x88>)
 800c720:	011b      	lsls	r3, r3, #4
 800c722:	4413      	add	r3, r2
 800c724:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t *dwc2 = DWC2_REG(rhport);
 800c726:	623b      	str	r3, [r7, #32]
  const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800c728:	6a3b      	ldr	r3, [r7, #32]
 800c72a:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800c72e:	61bb      	str	r3, [r7, #24]
  tusb_speed_t speed;
  switch (dsts.enum_speed) {
 800c730:	7e3b      	ldrb	r3, [r7, #24]
 800c732:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800c736:	b2db      	uxtb	r3, r3
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d002      	beq.n	800c742 <handle_enum_done+0x3e>
 800c73c:	2b02      	cmp	r3, #2
 800c73e:	d004      	beq.n	800c74a <handle_enum_done+0x46>
 800c740:	e007      	b.n	800c752 <handle_enum_done+0x4e>
    case DCFG_SPEED_HIGH:
      speed = TUSB_SPEED_HIGH;
 800c742:	2302      	movs	r3, #2
 800c744:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800c748:	e007      	b.n	800c75a <handle_enum_done+0x56>

    case DCFG_SPEED_LOW:
      speed = TUSB_SPEED_LOW;
 800c74a:	2301      	movs	r3, #1
 800c74c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800c750:	e003      	b.n	800c75a <handle_enum_done+0x56>

    case DCFG_SPEED_FULL_30_60MHZ:
    case DCFG_SPEED_FULL_48MHZ:
    default:
      speed = TUSB_SPEED_FULL;
 800c752:	2300      	movs	r3, #0
 800c754:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    break;
 800c758:	bf00      	nop
 800c75a:	79fb      	ldrb	r3, [r7, #7]
 800c75c:	77bb      	strb	r3, [r7, #30]
 800c75e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c762:	777b      	strb	r3, [r7, #29]
 800c764:	2301      	movs	r3, #1
 800c766:	773b      	strb	r3, [r7, #28]
  event.rhport = rhport;
 800c768:	7fbb      	ldrb	r3, [r7, #30]
 800c76a:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_BUS_RESET;
 800c76c:	2301      	movs	r3, #1
 800c76e:	737b      	strb	r3, [r7, #13]
  event.bus_reset.speed = speed;
 800c770:	7f7b      	ldrb	r3, [r7, #29]
 800c772:	743b      	strb	r3, [r7, #16]
  dcd_event_handler(&event, in_isr);
 800c774:	7f3a      	ldrb	r2, [r7, #28]
 800c776:	f107 030c 	add.w	r3, r7, #12
 800c77a:	4611      	mov	r1, r2
 800c77c:	4618      	mov	r0, r3
 800c77e:	f7fd fe61 	bl	800a444 <dcd_event_handler>
}
 800c782:	bf00      	nop
  }

  // TODO must update GUSBCFG_TRDT according to link speed
  dcd_event_bus_reset(rhport, speed, true);
}
 800c784:	bf00      	nop
 800c786:	3728      	adds	r7, #40	@ 0x28
 800c788:	46bd      	mov	sp, r7
 800c78a:	bd80      	pop	{r7, pc}
 800c78c:	0800f094 	.word	0x0800f094

0800c790 <handle_rxflvl_irq>:
}
#endif

#if CFG_TUD_DWC2_SLAVE_ENABLE
// Process shared receive FIFO, this interrupt is only used in Slave mode
static void handle_rxflvl_irq(uint8_t rhport) {
 800c790:	b580      	push	{r7, lr}
 800c792:	b08c      	sub	sp, #48	@ 0x30
 800c794:	af00      	add	r7, sp, #0
 800c796:	4603      	mov	r3, r0
 800c798:	71fb      	strb	r3, [r7, #7]
 800c79a:	79fb      	ldrb	r3, [r7, #7]
 800c79c:	74fb      	strb	r3, [r7, #19]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c79e:	7cfb      	ldrb	r3, [r7, #19]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d001      	beq.n	800c7a8 <handle_rxflvl_irq+0x18>
    rhport = 0;
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	74fb      	strb	r3, [r7, #19]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c7a8:	7cfb      	ldrb	r3, [r7, #19]
 800c7aa:	4a45      	ldr	r2, [pc, #276]	@ (800c8c0 <handle_rxflvl_irq+0x130>)
 800c7ac:	011b      	lsls	r3, r3, #4
 800c7ae:	4413      	add	r3, r2
 800c7b0:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800c7b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800c7b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c7ba:	62bb      	str	r3, [r7, #40]	@ 0x28

  // Pop control word off FIFO
  const dwc2_grxstsp_t grxstsp = {.value = dwc2->grxstsp};
 800c7bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7be:	6a1b      	ldr	r3, [r3, #32]
 800c7c0:	60fb      	str	r3, [r7, #12]
  const uint8_t epnum = grxstsp.ep_ch_num;
 800c7c2:	7b3b      	ldrb	r3, [r7, #12]
 800c7c4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c7c8:	b2db      	uxtb	r3, r3
 800c7ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  dwc2_dep_t* epout = &dwc2->epout[epnum];
 800c7ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7d2:	3358      	adds	r3, #88	@ 0x58
 800c7d4:	015b      	lsls	r3, r3, #5
 800c7d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c7d8:	4413      	add	r3, r2
 800c7da:	623b      	str	r3, [r7, #32]

  switch (grxstsp.packet_status) {
 800c7dc:	7bbb      	ldrb	r3, [r7, #14]
 800c7de:	f3c3 0343 	ubfx	r3, r3, #1, #4
 800c7e2:	b2db      	uxtb	r3, r3
 800c7e4:	3b01      	subs	r3, #1
 800c7e6:	2b05      	cmp	r3, #5
 800c7e8:	d862      	bhi.n	800c8b0 <handle_rxflvl_irq+0x120>
 800c7ea:	a201      	add	r2, pc, #4	@ (adr r2, 800c7f0 <handle_rxflvl_irq+0x60>)
 800c7ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7f0:	0800c8b1 	.word	0x0800c8b1
 800c7f4:	0800c82f 	.word	0x0800c82f
 800c7f8:	0800c8b1 	.word	0x0800c8b1
 800c7fc:	0800c821 	.word	0x0800c821
 800c800:	0800c8b1 	.word	0x0800c8b1
 800c804:	0800c809 	.word	0x0800c809
      // Global OUT NAK: do nothing
      break;

    case GRXSTS_PKTSTS_SETUP_RX: {
      // Setup packet received
      uint32_t* setup = (uint32_t*)(uintptr_t) _dcd_usbbuf.setup_packet;
 800c808:	4b2e      	ldr	r3, [pc, #184]	@ (800c8c4 <handle_rxflvl_irq+0x134>)
 800c80a:	61fb      	str	r3, [r7, #28]
      // We can receive up to three setup packets in succession, but only the last one is valid.
      setup[0] = (*rx_fifo);
 800c80c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c80e:	681a      	ldr	r2, [r3, #0]
 800c810:	69fb      	ldr	r3, [r7, #28]
 800c812:	601a      	str	r2, [r3, #0]
      setup[1] = (*rx_fifo);
 800c814:	69fb      	ldr	r3, [r7, #28]
 800c816:	3304      	adds	r3, #4
 800c818:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c81a:	6812      	ldr	r2, [r2, #0]
 800c81c:	601a      	str	r2, [r3, #0]
      break;
 800c81e:	e04a      	b.n	800c8b6 <handle_rxflvl_irq+0x126>
    }

    case GRXSTS_PKTSTS_SETUP_DONE:
      // Setup packet done:
      // After popping this out, dwc2 asserts a DOEPINT_SETUP interrupt which is handled by handle_epout_irq()
      epout->doeptsiz |= (3 << DOEPTSIZ_STUPCNT_Pos);
 800c820:	6a3b      	ldr	r3, [r7, #32]
 800c822:	691b      	ldr	r3, [r3, #16]
 800c824:	f043 42c0 	orr.w	r2, r3, #1610612736	@ 0x60000000
 800c828:	6a3b      	ldr	r3, [r7, #32]
 800c82a:	611a      	str	r2, [r3, #16]
      break;
 800c82c:	e043      	b.n	800c8b6 <handle_rxflvl_irq+0x126>

    case GRXSTS_PKTSTS_RX_DATA: {
      // Out packet received
      const uint16_t byte_count = grxstsp.byte_count;
 800c82e:	89bb      	ldrh	r3, [r7, #12]
 800c830:	f3c3 130a 	ubfx	r3, r3, #4, #11
 800c834:	b29b      	uxth	r3, r3
 800c836:	837b      	strh	r3, [r7, #26]
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800c838:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c83c:	015b      	lsls	r3, r3, #5
 800c83e:	4a22      	ldr	r2, [pc, #136]	@ (800c8c8 <handle_rxflvl_irq+0x138>)
 800c840:	4413      	add	r3, r2
 800c842:	617b      	str	r3, [r7, #20]

      if (byte_count != 0) {
 800c844:	8b7b      	ldrh	r3, [r7, #26]
 800c846:	2b00      	cmp	r3, #0
 800c848:	d018      	beq.n	800c87c <handle_rxflvl_irq+0xec>
        // Read packet off RxFIFO
        if (xfer->ff != NULL) {
 800c84a:	697b      	ldr	r3, [r7, #20]
 800c84c:	685b      	ldr	r3, [r3, #4]
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d007      	beq.n	800c862 <handle_rxflvl_irq+0xd2>
          tu_fifo_write_n_access_mode(xfer->ff, (const void *)(uintptr_t)rx_fifo, byte_count, TU_FIFO_FIXED_ADDR_RW32);
 800c852:	697b      	ldr	r3, [r7, #20]
 800c854:	6858      	ldr	r0, [r3, #4]
 800c856:	8b7a      	ldrh	r2, [r7, #26]
 800c858:	2301      	movs	r3, #1
 800c85a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c85c:	f7fc fa1e 	bl	8008c9c <tu_fifo_write_n_access_mode>
 800c860:	e00c      	b.n	800c87c <handle_rxflvl_irq+0xec>
        } else {
          dfifo_read_packet(dwc2, xfer->buffer, byte_count);
 800c862:	697b      	ldr	r3, [r7, #20]
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	8b7a      	ldrh	r2, [r7, #26]
 800c868:	4619      	mov	r1, r3
 800c86a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800c86c:	f000 fe66 	bl	800d53c <dfifo_read_packet>
          xfer->buffer += byte_count;
 800c870:	697b      	ldr	r3, [r7, #20]
 800c872:	681a      	ldr	r2, [r3, #0]
 800c874:	8b7b      	ldrh	r3, [r7, #26]
 800c876:	441a      	add	r2, r3
 800c878:	697b      	ldr	r3, [r7, #20]
 800c87a:	601a      	str	r2, [r3, #0]
        }
      }

      // short packet (including ZLP when byte_count == 0), minus remaining bytes (xfer_size)
      if (byte_count < xfer->max_size) {
 800c87c:	697b      	ldr	r3, [r7, #20]
 800c87e:	895b      	ldrh	r3, [r3, #10]
 800c880:	8b7a      	ldrh	r2, [r7, #26]
 800c882:	429a      	cmp	r2, r3
 800c884:	d216      	bcs.n	800c8b4 <handle_rxflvl_irq+0x124>
        const dwc2_ep_tsize_t tsiz = {.value = epout->tsiz};
 800c886:	6a3b      	ldr	r3, [r7, #32]
 800c888:	691b      	ldr	r3, [r3, #16]
 800c88a:	60bb      	str	r3, [r7, #8]
        xfer->total_len -= tsiz.xfer_size;
 800c88c:	697b      	ldr	r3, [r7, #20]
 800c88e:	891a      	ldrh	r2, [r3, #8]
 800c890:	68bb      	ldr	r3, [r7, #8]
 800c892:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c896:	b29b      	uxth	r3, r3
 800c898:	1ad3      	subs	r3, r2, r3
 800c89a:	b29a      	uxth	r2, r3
 800c89c:	697b      	ldr	r3, [r7, #20]
 800c89e:	811a      	strh	r2, [r3, #8]
        if (epnum == 0) {
 800c8a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d105      	bne.n	800c8b4 <handle_rxflvl_irq+0x124>
          _dcd_data.ep0_pending[TUSB_DIR_OUT] = 0;
 800c8a8:	4b08      	ldr	r3, [pc, #32]	@ (800c8cc <handle_rxflvl_irq+0x13c>)
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	801a      	strh	r2, [r3, #0]
        }
      }
      break;
 800c8ae:	e001      	b.n	800c8b4 <handle_rxflvl_irq+0x124>
      // Out packet done
      // After this entry is popped from the receive FIFO, dwc2 asserts a Transfer Completed interrupt on
      // the specified OUT endpoint which will be handled by handle_epout_irq()
      break;

    default: break; // nothing to do
 800c8b0:	bf00      	nop
 800c8b2:	e000      	b.n	800c8b6 <handle_rxflvl_irq+0x126>
      break;
 800c8b4:	bf00      	nop
  }
}
 800c8b6:	bf00      	nop
 800c8b8:	3730      	adds	r7, #48	@ 0x30
 800c8ba:	46bd      	mov	sp, r7
 800c8bc:	bd80      	pop	{r7, pc}
 800c8be:	bf00      	nop
 800c8c0:	0800f094 	.word	0x0800f094
 800c8c4:	20011114 	.word	0x20011114
 800c8c8:	2001108c 	.word	0x2001108c
 800c8cc:	2001110c 	.word	0x2001110c

0800c8d0 <handle_epout_slave>:

static void handle_epout_slave(uint8_t rhport, uint8_t epnum, dwc2_doepint_t doepint_bm) {
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b090      	sub	sp, #64	@ 0x40
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	4603      	mov	r3, r0
 800c8d8:	603a      	str	r2, [r7, #0]
 800c8da:	71fb      	strb	r3, [r7, #7]
 800c8dc:	460b      	mov	r3, r1
 800c8de:	71bb      	strb	r3, [r7, #6]
  if (doepint_bm.setup_phase_done) {
 800c8e0:	783b      	ldrb	r3, [r7, #0]
 800c8e2:	f003 0308 	and.w	r3, r3, #8
 800c8e6:	b2db      	uxtb	r3, r3
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d03d      	beq.n	800c968 <handle_epout_slave+0x98>
 800c8ec:	79fb      	ldrb	r3, [r7, #7]
 800c8ee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800c8f2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d002      	beq.n	800c900 <handle_epout_slave+0x30>
    rhport = 0;
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800c900:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800c904:	4a3f      	ldr	r2, [pc, #252]	@ (800ca04 <handle_epout_slave+0x134>)
 800c906:	011b      	lsls	r3, r3, #4
 800c908:	4413      	add	r3, r2
 800c90a:	681b      	ldr	r3, [r3, #0]
    // Cleanup previous pending EP0 IN transfer if any
    dwc2_dep_t* epin0 = &DWC2_REG(rhport)->epin[0];
 800c90c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c910:	63bb      	str	r3, [r7, #56]	@ 0x38
 800c912:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c914:	637b      	str	r3, [r7, #52]	@ 0x34
  return (dep->ctl & EPCTL_EPENA) != 0;
 800c916:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c918:	681b      	ldr	r3, [r3, #0]
 800c91a:	0fdb      	lsrs	r3, r3, #31
 800c91c:	b2db      	uxtb	r3, r3
    if (edpt_is_enabled(epin0)) {
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d005      	beq.n	800c92e <handle_epout_slave+0x5e>
      edpt_disable(rhport, 0x80, false);
 800c922:	79fb      	ldrb	r3, [r7, #7]
 800c924:	2200      	movs	r2, #0
 800c926:	2180      	movs	r1, #128	@ 0x80
 800c928:	4618      	mov	r0, r3
 800c92a:	f7fe ffe7 	bl	800b8fc <edpt_disable>
 800c92e:	79fb      	ldrb	r3, [r7, #7]
 800c930:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800c934:	4b34      	ldr	r3, [pc, #208]	@ (800ca08 <handle_epout_slave+0x138>)
 800c936:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c938:	2301      	movs	r3, #1
 800c93a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  event.rhport = rhport;
 800c93e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800c942:	753b      	strb	r3, [r7, #20]
  event.event_id = DCD_EVENT_SETUP_RECEIVED;
 800c944:	2306      	movs	r3, #6
 800c946:	757b      	strb	r3, [r7, #21]
  (void) memcpy(&event.setup_received, setup, sizeof(tusb_control_request_t));
 800c948:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c94a:	f107 0318 	add.w	r3, r7, #24
 800c94e:	6810      	ldr	r0, [r2, #0]
 800c950:	6851      	ldr	r1, [r2, #4]
 800c952:	c303      	stmia	r3!, {r0, r1}
  dcd_event_handler(&event, in_isr);
 800c954:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800c958:	f107 0314 	add.w	r3, r7, #20
 800c95c:	4611      	mov	r1, r2
 800c95e:	4618      	mov	r0, r3
 800c960:	f7fd fd70 	bl	800a444 <dcd_event_handler>
}
 800c964:	bf00      	nop
    }
    dcd_event_setup_received(rhport, _dcd_usbbuf.setup_packet, true);
    return;
 800c966:	e04a      	b.n	800c9fe <handle_epout_slave+0x12e>
  }

  // Normal OUT transfer complete
  if (doepint_bm.xfer_complete) {
 800c968:	783b      	ldrb	r3, [r7, #0]
 800c96a:	f003 0301 	and.w	r3, r3, #1
 800c96e:	b2db      	uxtb	r3, r3
 800c970:	2b00      	cmp	r3, #0
 800c972:	d044      	beq.n	800c9fe <handle_epout_slave+0x12e>
    // only handle data skip if it is setup or status related
    // Note: even though (xfer_complete + status_phase_rx) is for buffered DMA only, for STM32L47x (dwc2 v3.00a) they
    // can is set when GRXSTS_PKTSTS_SETUP_RX is popped therefore they can bet set before/together with setup_phase_done
    if (!doepint_bm.status_phase_rx && !doepint_bm.setup_packet_rx) {
 800c974:	783b      	ldrb	r3, [r7, #0]
 800c976:	f003 0320 	and.w	r3, r3, #32
 800c97a:	b2db      	uxtb	r3, r3
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d13e      	bne.n	800c9fe <handle_epout_slave+0x12e>
 800c980:	787b      	ldrb	r3, [r7, #1]
 800c982:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800c986:	b2db      	uxtb	r3, r3
 800c988:	2b00      	cmp	r3, #0
 800c98a:	d138      	bne.n	800c9fe <handle_epout_slave+0x12e>
      xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_OUT);
 800c98c:	79bb      	ldrb	r3, [r7, #6]
 800c98e:	015b      	lsls	r3, r3, #5
 800c990:	4a1e      	ldr	r2, [pc, #120]	@ (800ca0c <handle_epout_slave+0x13c>)
 800c992:	4413      	add	r3, r2
 800c994:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((epnum == 0) && _dcd_data.ep0_pending[TUSB_DIR_OUT]) {
 800c996:	79bb      	ldrb	r3, [r7, #6]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d10a      	bne.n	800c9b2 <handle_epout_slave+0xe2>
 800c99c:	4b1c      	ldr	r3, [pc, #112]	@ (800ca10 <handle_epout_slave+0x140>)
 800c99e:	881b      	ldrh	r3, [r3, #0]
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d006      	beq.n	800c9b2 <handle_epout_slave+0xe2>
        // EP0 can only handle one packet, Schedule another packet to be received.
        edpt_schedule_packets(rhport, epnum, TUSB_DIR_OUT);
 800c9a4:	79b9      	ldrb	r1, [r7, #6]
 800c9a6:	79fb      	ldrb	r3, [r7, #7]
 800c9a8:	2200      	movs	r2, #0
 800c9aa:	4618      	mov	r0, r3
 800c9ac:	f7ff f8fc 	bl	800bba8 <edpt_schedule_packets>
 800c9b0:	e025      	b.n	800c9fe <handle_epout_slave+0x12e>
      } else {
        dcd_event_xfer_complete(rhport, epnum, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800c9b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9b4:	891b      	ldrh	r3, [r3, #8]
 800c9b6:	461a      	mov	r2, r3
 800c9b8:	79fb      	ldrb	r3, [r7, #7]
 800c9ba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c9be:	79bb      	ldrb	r3, [r7, #6]
 800c9c0:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800c9c4:	627a      	str	r2, [r7, #36]	@ 0x24
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800c9cc:	2301      	movs	r3, #1
 800c9ce:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800c9d2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800c9d6:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800c9d8:	2307      	movs	r3, #7
 800c9da:	727b      	strb	r3, [r7, #9]
  event.xfer_complete.ep_addr = ep_addr;
 800c9dc:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800c9e0:	733b      	strb	r3, [r7, #12]
  event.xfer_complete.len     = xferred_bytes;
 800c9e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9e4:	613b      	str	r3, [r7, #16]
  event.xfer_complete.result  = result;
 800c9e6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800c9ea:	737b      	strb	r3, [r7, #13]
  dcd_event_handler(&event, in_isr);
 800c9ec:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800c9f0:	f107 0308 	add.w	r3, r7, #8
 800c9f4:	4611      	mov	r1, r2
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	f7fd fd24 	bl	800a444 <dcd_event_handler>
}
 800c9fc:	bf00      	nop
      }
    }
  }
}
 800c9fe:	3740      	adds	r7, #64	@ 0x40
 800ca00:	46bd      	mov	sp, r7
 800ca02:	bd80      	pop	{r7, pc}
 800ca04:	0800f094 	.word	0x0800f094
 800ca08:	20011114 	.word	0x20011114
 800ca0c:	2001108c 	.word	0x2001108c
 800ca10:	2001110c 	.word	0x2001110c

0800ca14 <handle_epin_slave>:

static void handle_epin_slave(uint8_t rhport, uint8_t epnum, dwc2_diepint_t diepint_bm) {
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b08e      	sub	sp, #56	@ 0x38
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	4603      	mov	r3, r0
 800ca1c:	603a      	str	r2, [r7, #0]
 800ca1e:	71fb      	strb	r3, [r7, #7]
 800ca20:	460b      	mov	r3, r1
 800ca22:	71bb      	strb	r3, [r7, #6]
 800ca24:	79fb      	ldrb	r3, [r7, #7]
 800ca26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ca2a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d002      	beq.n	800ca38 <handle_epin_slave+0x24>
    rhport = 0;
 800ca32:	2300      	movs	r3, #0
 800ca34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ca38:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ca3c:	4a42      	ldr	r2, [pc, #264]	@ (800cb48 <handle_epin_slave+0x134>)
 800ca3e:	011b      	lsls	r3, r3, #4
 800ca40:	4413      	add	r3, r2
 800ca42:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ca44:	637b      	str	r3, [r7, #52]	@ 0x34
  dwc2_dep_t* epin = &dwc2->epin[epnum];
 800ca46:	79bb      	ldrb	r3, [r7, #6]
 800ca48:	3348      	adds	r3, #72	@ 0x48
 800ca4a:	015b      	lsls	r3, r3, #5
 800ca4c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ca4e:	4413      	add	r3, r2
 800ca50:	633b      	str	r3, [r7, #48]	@ 0x30
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800ca52:	79bb      	ldrb	r3, [r7, #6]
 800ca54:	015b      	lsls	r3, r3, #5
 800ca56:	3310      	adds	r3, #16
 800ca58:	4a3c      	ldr	r2, [pc, #240]	@ (800cb4c <handle_epin_slave+0x138>)
 800ca5a:	4413      	add	r3, r2
 800ca5c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (diepint_bm.xfer_complete) {
 800ca5e:	783b      	ldrb	r3, [r7, #0]
 800ca60:	f003 0301 	and.w	r3, r3, #1
 800ca64:	b2db      	uxtb	r3, r3
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d037      	beq.n	800cada <handle_epin_slave+0xc6>
    if ((epnum == 0) && (0 != _dcd_data.ep0_pending[TUSB_DIR_IN])) {
 800ca6a:	79bb      	ldrb	r3, [r7, #6]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d10a      	bne.n	800ca86 <handle_epin_slave+0x72>
 800ca70:	4b37      	ldr	r3, [pc, #220]	@ (800cb50 <handle_epin_slave+0x13c>)
 800ca72:	885b      	ldrh	r3, [r3, #2]
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d006      	beq.n	800ca86 <handle_epin_slave+0x72>
      // EP0 can only handle one packet. Schedule another packet to be transmitted.
      edpt_schedule_packets(rhport, epnum, TUSB_DIR_IN);
 800ca78:	79b9      	ldrb	r1, [r7, #6]
 800ca7a:	79fb      	ldrb	r3, [r7, #7]
 800ca7c:	2201      	movs	r2, #1
 800ca7e:	4618      	mov	r0, r3
 800ca80:	f7ff f892 	bl	800bba8 <edpt_schedule_packets>
 800ca84:	e029      	b.n	800cada <handle_epin_slave+0xc6>
    } else {
      dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, xfer->total_len, XFER_RESULT_SUCCESS, true);
 800ca86:	79bb      	ldrb	r3, [r7, #6]
 800ca88:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ca8c:	b2d9      	uxtb	r1, r3
 800ca8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca90:	891b      	ldrh	r3, [r3, #8]
 800ca92:	461a      	mov	r2, r3
 800ca94:	79fb      	ldrb	r3, [r7, #7]
 800ca96:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ca9a:	460b      	mov	r3, r1
 800ca9c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800caa0:	627a      	str	r2, [r7, #36]	@ 0x24
 800caa2:	2300      	movs	r3, #0
 800caa4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800caa8:	2301      	movs	r3, #1
 800caaa:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  event.rhport = rhport;
 800caae:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800cab2:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800cab4:	2307      	movs	r3, #7
 800cab6:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800cab8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800cabc:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800cabe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cac0:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800cac2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800cac6:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800cac8:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800cacc:	f107 030c 	add.w	r3, r7, #12
 800cad0:	4611      	mov	r1, r2
 800cad2:	4618      	mov	r0, r3
 800cad4:	f7fd fcb6 	bl	800a444 <dcd_event_handler>
}
 800cad8:	bf00      	nop
  }

  // TX FIFO empty bit is read-only. It will only be cleared by hardware when written bytes is more than
  // - 64 bytes or
  // - Half/Empty of TX FIFO size (configured by GAHBCFG.TXFELVL)
  if (diepint_bm.txfifo_empty && tu_bit_test(dwc2->diepempmsk, epnum)) {
 800cada:	783b      	ldrb	r3, [r7, #0]
 800cadc:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cae0:	b2db      	uxtb	r3, r3
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d02c      	beq.n	800cb40 <handle_epin_slave+0x12c>
 800cae6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cae8:	f8d3 3834 	ldr.w	r3, [r3, #2100]	@ 0x834
 800caec:	61fb      	str	r3, [r7, #28]
 800caee:	79bb      	ldrb	r3, [r7, #6]
 800caf0:	76fb      	strb	r3, [r7, #27]
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 800caf2:	7efb      	ldrb	r3, [r7, #27]
 800caf4:	69fa      	ldr	r2, [r7, #28]
 800caf6:	fa22 f303 	lsr.w	r3, r2, r3
 800cafa:	f003 0301 	and.w	r3, r3, #1
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	bf14      	ite	ne
 800cb02:	2301      	movne	r3, #1
 800cb04:	2300      	moveq	r3, #0
 800cb06:	b2db      	uxtb	r3, r3
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d019      	beq.n	800cb40 <handle_epin_slave+0x12c>
    epin_write_tx_fifo(rhport, epnum);
 800cb0c:	79ba      	ldrb	r2, [r7, #6]
 800cb0e:	79fb      	ldrb	r3, [r7, #7]
 800cb10:	4611      	mov	r1, r2
 800cb12:	4618      	mov	r0, r3
 800cb14:	f7fe ffc2 	bl	800ba9c <epin_write_tx_fifo>

    // Turn off TXFE if all bytes are written.
    dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 800cb18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cb1a:	691b      	ldr	r3, [r3, #16]
 800cb1c:	60bb      	str	r3, [r7, #8]
    if (tsiz.xfer_size == 0) {
 800cb1e:	68bb      	ldr	r3, [r7, #8]
 800cb20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d10b      	bne.n	800cb40 <handle_epin_slave+0x12c>
      dwc2->diepempmsk &= ~(1u << epnum);
 800cb28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb2a:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800cb2e:	79bb      	ldrb	r3, [r7, #6]
 800cb30:	2101      	movs	r1, #1
 800cb32:	fa01 f303 	lsl.w	r3, r1, r3
 800cb36:	43db      	mvns	r3, r3
 800cb38:	401a      	ands	r2, r3
 800cb3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb3c:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
    }
  }
}
 800cb40:	bf00      	nop
 800cb42:	3738      	adds	r7, #56	@ 0x38
 800cb44:	46bd      	mov	sp, r7
 800cb46:	bd80      	pop	{r7, pc}
 800cb48:	0800f094 	.word	0x0800f094
 800cb4c:	2001108c 	.word	0x2001108c
 800cb50:	2001110c 	.word	0x2001110c

0800cb54 <handle_ep_irq>:
    }
  }
}
#endif

static void handle_ep_irq(uint8_t rhport, uint8_t dir) {
 800cb54:	b580      	push	{r7, lr}
 800cb56:	b090      	sub	sp, #64	@ 0x40
 800cb58:	af00      	add	r7, sp, #0
 800cb5a:	4603      	mov	r3, r0
 800cb5c:	460a      	mov	r2, r1
 800cb5e:	71fb      	strb	r3, [r7, #7]
 800cb60:	4613      	mov	r3, r2
 800cb62:	71bb      	strb	r3, [r7, #6]
 800cb64:	79fb      	ldrb	r3, [r7, #7]
 800cb66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800cb6a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d002      	beq.n	800cb78 <handle_ep_irq+0x24>
    rhport = 0;
 800cb72:	2300      	movs	r3, #0
 800cb74:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800cb78:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800cb7c:	4a3e      	ldr	r2, [pc, #248]	@ (800cc78 <handle_ep_irq+0x124>)
 800cb7e:	011b      	lsls	r3, r3, #4
 800cb80:	4413      	add	r3, r2
 800cb82:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800cb84:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb88:	627b      	str	r3, [r7, #36]	@ 0x24
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800cb8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cb8e:	617b      	str	r3, [r7, #20]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800cb90:	2300      	movs	r3, #0
  const bool is_dma = dma_device_enabled(dwc2);
 800cb92:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800cb96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb98:	62bb      	str	r3, [r7, #40]	@ 0x28
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800cb9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800cb9e:	613b      	str	r3, [r7, #16]
  return ghwcfg2.num_dev_ep + 1;
 800cba0:	7c7b      	ldrb	r3, [r7, #17]
 800cba2:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800cba6:	b2db      	uxtb	r3, r3
 800cba8:	3301      	adds	r3, #1
 800cbaa:	b2db      	uxtb	r3, r3
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800cbac:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  const uint8_t daint_offset = (dir == TUSB_DIR_IN) ? DAINT_IEPINT_Pos : DAINT_OEPINT_Pos;
 800cbb0:	79bb      	ldrb	r3, [r7, #6]
 800cbb2:	2b01      	cmp	r3, #1
 800cbb4:	d101      	bne.n	800cbba <handle_ep_irq+0x66>
 800cbb6:	2300      	movs	r3, #0
 800cbb8:	e000      	b.n	800cbbc <handle_ep_irq+0x68>
 800cbba:	2310      	movs	r3, #16
 800cbbc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  dwc2_dep_t* ep_base = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][0];
 800cbc0:	79bb      	ldrb	r3, [r7, #6]
 800cbc2:	2b01      	cmp	r3, #1
 800cbc4:	bf14      	ite	ne
 800cbc6:	2301      	movne	r3, #1
 800cbc8:	2300      	moveq	r3, #0
 800cbca:	b2db      	uxtb	r3, r3
 800cbcc:	025b      	lsls	r3, r3, #9
 800cbce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbd2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cbd4:	4413      	add	r3, r2
 800cbd6:	633b      	str	r3, [r7, #48]	@ 0x30

  // DAINT for a given EP clears when DEPINTx is cleared.
  // EPINT will be cleared when DAINT bits are cleared.
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800cbd8:	2300      	movs	r3, #0
 800cbda:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800cbde:	e03f      	b.n	800cc60 <handle_ep_irq+0x10c>
    if (tu_bit_test(dwc2->daint,daint_offset + epnum)) {
 800cbe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbe2:	f8d3 3818 	ldr.w	r3, [r3, #2072]	@ 0x818
 800cbe6:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800cbea:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800cbee:	440a      	add	r2, r1
 800cbf0:	b2d2      	uxtb	r2, r2
 800cbf2:	61fb      	str	r3, [r7, #28]
 800cbf4:	4613      	mov	r3, r2
 800cbf6:	76fb      	strb	r3, [r7, #27]
 800cbf8:	7efb      	ldrb	r3, [r7, #27]
 800cbfa:	69fa      	ldr	r2, [r7, #28]
 800cbfc:	fa22 f303 	lsr.w	r3, r2, r3
 800cc00:	f003 0301 	and.w	r3, r3, #1
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	bf14      	ite	ne
 800cc08:	2301      	movne	r3, #1
 800cc0a:	2300      	moveq	r3, #0
 800cc0c:	b2db      	uxtb	r3, r3
 800cc0e:	2b00      	cmp	r3, #0
 800cc10:	d021      	beq.n	800cc56 <handle_ep_irq+0x102>
      dwc2_dep_t* epout = &ep_base[epnum];
 800cc12:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cc16:	015b      	lsls	r3, r3, #5
 800cc18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc1a:	4413      	add	r3, r2
 800cc1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      union {
        uint32_t value;
        dwc2_diepint_t diepint_bm;
        dwc2_doepint_t doepint_bm;
      } intr;
      intr.value = epout->intr;
 800cc1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc20:	689b      	ldr	r3, [r3, #8]
 800cc22:	60fb      	str	r3, [r7, #12]

      epout->intr = intr.value; // Clear interrupt //-V::2584::{otg_int}
 800cc24:	68fa      	ldr	r2, [r7, #12]
 800cc26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cc28:	609a      	str	r2, [r3, #8]

      if (is_dma) {
 800cc2a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	d111      	bne.n	800cc56 <handle_ep_irq+0x102>
          handle_epout_dma(rhport, epnum, intr.doepint_bm);
        }
        #endif
      } else {
        #if CFG_TUD_DWC2_SLAVE_ENABLE
        if (dir == TUSB_DIR_IN) {
 800cc32:	79bb      	ldrb	r3, [r7, #6]
 800cc34:	2b01      	cmp	r3, #1
 800cc36:	d107      	bne.n	800cc48 <handle_ep_irq+0xf4>
          handle_epin_slave(rhport, epnum, intr.diepint_bm);
 800cc38:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800cc3c:	79fb      	ldrb	r3, [r7, #7]
 800cc3e:	68fa      	ldr	r2, [r7, #12]
 800cc40:	4618      	mov	r0, r3
 800cc42:	f7ff fee7 	bl	800ca14 <handle_epin_slave>
 800cc46:	e006      	b.n	800cc56 <handle_ep_irq+0x102>
        } else {
          handle_epout_slave(rhport, epnum, intr.doepint_bm);
 800cc48:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 800cc4c:	79fb      	ldrb	r3, [r7, #7]
 800cc4e:	68fa      	ldr	r2, [r7, #12]
 800cc50:	4618      	mov	r0, r3
 800cc52:	f7ff fe3d 	bl	800c8d0 <handle_epout_slave>
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800cc56:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800cc5a:	3301      	adds	r3, #1
 800cc5c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800cc60:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800cc64:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800cc68:	429a      	cmp	r2, r3
 800cc6a:	d3b9      	bcc.n	800cbe0 <handle_ep_irq+0x8c>
        }
        #endif
      }
    }
  }
}
 800cc6c:	bf00      	nop
 800cc6e:	bf00      	nop
 800cc70:	3740      	adds	r7, #64	@ 0x40
 800cc72:	46bd      	mov	sp, r7
 800cc74:	bd80      	pop	{r7, pc}
 800cc76:	bf00      	nop
 800cc78:	0800f094 	.word	0x0800f094

0800cc7c <handle_incomplete_iso_in>:

static void handle_incomplete_iso_in(uint8_t rhport) {
 800cc7c:	b580      	push	{r7, lr}
 800cc7e:	b096      	sub	sp, #88	@ 0x58
 800cc80:	af00      	add	r7, sp, #0
 800cc82:	4603      	mov	r3, r0
 800cc84:	71fb      	strb	r3, [r7, #7]
 800cc86:	79fb      	ldrb	r3, [r7, #7]
 800cc88:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800cc8c:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d002      	beq.n	800cc9a <handle_incomplete_iso_in+0x1e>
    rhport = 0;
 800cc94:	2300      	movs	r3, #0
 800cc96:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800cc9a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800cc9e:	4a64      	ldr	r2, [pc, #400]	@ (800ce30 <handle_incomplete_iso_in+0x1b4>)
 800cca0:	011b      	lsls	r3, r3, #4
 800cca2:	4413      	add	r3, r2
 800cca4:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t      *dwc2    = DWC2_REG(rhport);
 800cca6:	653b      	str	r3, [r7, #80]	@ 0x50
  const dwc2_dsts_t dsts    = {.value = dwc2->dsts};
 800cca8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ccaa:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800ccae:	623b      	str	r3, [r7, #32]
  const uint32_t    odd_now = dsts.frame_number & 1u;
 800ccb0:	6a3b      	ldr	r3, [r7, #32]
 800ccb2:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800ccb6:	b29b      	uxth	r3, r3
 800ccb8:	f003 0301 	and.w	r3, r3, #1
 800ccbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ccbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ccc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800ccc2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ccc4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ccc6:	61fb      	str	r3, [r7, #28]
  return ghwcfg2.num_dev_ep + 1;
 800ccc8:	7f7b      	ldrb	r3, [r7, #29]
 800ccca:	f3c3 0383 	ubfx	r3, r3, #2, #4
 800ccce:	b2db      	uxtb	r3, r3
 800ccd0:	3301      	adds	r3, #1
 800ccd2:	b2db      	uxtb	r3, r3

  // Loop over all IN endpoints
  const uint8_t ep_count = dwc2_ep_count(dwc2);
 800ccd4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800ccd8:	2300      	movs	r3, #0
 800ccda:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800ccde:	e09a      	b.n	800ce16 <handle_incomplete_iso_in+0x19a>
    dwc2_dep_t   *epin   = &dwc2->epin[epnum];
 800cce0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cce4:	3348      	adds	r3, #72	@ 0x48
 800cce6:	015b      	lsls	r3, r3, #5
 800cce8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ccea:	4413      	add	r3, r2
 800ccec:	647b      	str	r3, [r7, #68]	@ 0x44
    dwc2_depctl_t depctl = {.value = epin->diepctl};
 800ccee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	61bb      	str	r3, [r7, #24]
    // Read DSTS and DIEPCTLn for all isochronous endpoints. If the current EP is enabled and the read value of
    // DSTS.SOFFN is the targeted uframe number for this EP, then this EP has an incomplete transfer.
    if (depctl.enable && depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS && depctl.dpid_iso_odd == odd_now) {
 800ccf4:	7efb      	ldrb	r3, [r7, #27]
 800ccf6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ccfa:	b2db      	uxtb	r3, r3
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	f000 8085 	beq.w	800ce0c <handle_incomplete_iso_in+0x190>
 800cd02:	7ebb      	ldrb	r3, [r7, #26]
 800cd04:	f003 030c 	and.w	r3, r3, #12
 800cd08:	b2db      	uxtb	r3, r3
 800cd0a:	2b04      	cmp	r3, #4
 800cd0c:	d17e      	bne.n	800ce0c <handle_incomplete_iso_in+0x190>
 800cd0e:	7ebb      	ldrb	r3, [r7, #26]
 800cd10:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800cd14:	b2db      	uxtb	r3, r3
 800cd16:	461a      	mov	r2, r3
 800cd18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd1a:	4293      	cmp	r3, r2
 800cd1c:	d176      	bne.n	800ce0c <handle_incomplete_iso_in+0x190>
      xfer_ctl_t *xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 800cd1e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cd22:	015b      	lsls	r3, r3, #5
 800cd24:	3310      	adds	r3, #16
 800cd26:	4a43      	ldr	r2, [pc, #268]	@ (800ce34 <handle_incomplete_iso_in+0x1b8>)
 800cd28:	4413      	add	r3, r2
 800cd2a:	643b      	str	r3, [r7, #64]	@ 0x40
      if (xfer->iso_retry > 0) {
 800cd2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd2e:	7b5b      	ldrb	r3, [r3, #13]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d038      	beq.n	800cda6 <handle_incomplete_iso_in+0x12a>
        xfer->iso_retry--;
 800cd34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd36:	7b5b      	ldrb	r3, [r3, #13]
 800cd38:	3b01      	subs	r3, #1
 800cd3a:	b2da      	uxtb	r2, r3
 800cd3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd3e:	735a      	strb	r2, [r3, #13]
        // Restart ISO transfe: re-write TSIZ and CTL
        dwc2_ep_tsize_t deptsiz = {.value = 0};
 800cd40:	2300      	movs	r3, #0
 800cd42:	60bb      	str	r3, [r7, #8]
        deptsiz.xfer_size       = xfer->total_len;
 800cd44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd46:	891b      	ldrh	r3, [r3, #8]
 800cd48:	461a      	mov	r2, r3
 800cd4a:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800cd4e:	68bb      	ldr	r3, [r7, #8]
 800cd50:	f362 0312 	bfi	r3, r2, #0, #19
 800cd54:	60bb      	str	r3, [r7, #8]
        deptsiz.packet_count    = tu_div_ceil(xfer->total_len, xfer->max_size);
 800cd56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd58:	891b      	ldrh	r3, [r3, #8]
 800cd5a:	461a      	mov	r2, r3
 800cd5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd5e:	895b      	ldrh	r3, [r3, #10]
 800cd60:	637a      	str	r2, [r7, #52]	@ 0x34
 800cd62:	633b      	str	r3, [r7, #48]	@ 0x30
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800cd64:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cd66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd68:	4413      	add	r3, r2
 800cd6a:	1e5a      	subs	r2, r3, #1
 800cd6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd72:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd76:	b29a      	uxth	r2, r3
 800cd78:	897b      	ldrh	r3, [r7, #10]
 800cd7a:	f362 03cc 	bfi	r3, r2, #3, #10
 800cd7e:	817b      	strh	r3, [r7, #10]
        epin->tsiz              = deptsiz.value;
 800cd80:	68ba      	ldr	r2, [r7, #8]
 800cd82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cd84:	611a      	str	r2, [r3, #16]

        if (odd_now) {
 800cd86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d004      	beq.n	800cd96 <handle_incomplete_iso_in+0x11a>
          depctl.set_data0_iso_even = 1;
 800cd8c:	7efb      	ldrb	r3, [r7, #27]
 800cd8e:	f043 0310 	orr.w	r3, r3, #16
 800cd92:	76fb      	strb	r3, [r7, #27]
 800cd94:	e003      	b.n	800cd9e <handle_incomplete_iso_in+0x122>
        } else {
          depctl.set_data1_iso_odd = 1;
 800cd96:	7efb      	ldrb	r3, [r7, #27]
 800cd98:	f043 0320 	orr.w	r3, r3, #32
 800cd9c:	76fb      	strb	r3, [r7, #27]
        }
        epin->diepctl = depctl.value;
 800cd9e:	69ba      	ldr	r2, [r7, #24]
 800cda0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cda2:	601a      	str	r2, [r3, #0]
 800cda4:	e032      	b.n	800ce0c <handle_incomplete_iso_in+0x190>
      } else {
        // too many retries, give up
        edpt_disable(rhport, epnum | TUSB_DIR_IN_MASK, false);
 800cda6:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cdaa:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cdae:	b2d9      	uxtb	r1, r3
 800cdb0:	79fb      	ldrb	r3, [r7, #7]
 800cdb2:	2200      	movs	r2, #0
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	f7fe fda1 	bl	800b8fc <edpt_disable>
        dcd_event_xfer_complete(rhport, epnum | TUSB_DIR_IN_MASK, 0, XFER_RESULT_FAILED, true);
 800cdba:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cdbe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cdc2:	b2da      	uxtb	r2, r3
 800cdc4:	79fb      	ldrb	r3, [r7, #7]
 800cdc6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800cdca:	4613      	mov	r3, r2
 800cdcc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cdd4:	2301      	movs	r3, #1
 800cdd6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cdda:	2301      	movs	r3, #1
 800cddc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  event.rhport = rhport;
 800cde0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cde4:	733b      	strb	r3, [r7, #12]
  event.event_id = DCD_EVENT_XFER_COMPLETE;
 800cde6:	2307      	movs	r3, #7
 800cde8:	737b      	strb	r3, [r7, #13]
  event.xfer_complete.ep_addr = ep_addr;
 800cdea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800cdee:	743b      	strb	r3, [r7, #16]
  event.xfer_complete.len     = xferred_bytes;
 800cdf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdf2:	617b      	str	r3, [r7, #20]
  event.xfer_complete.result  = result;
 800cdf4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cdf8:	747b      	strb	r3, [r7, #17]
  dcd_event_handler(&event, in_isr);
 800cdfa:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800cdfe:	f107 030c 	add.w	r3, r7, #12
 800ce02:	4611      	mov	r1, r2
 800ce04:	4618      	mov	r0, r3
 800ce06:	f7fd fb1d 	bl	800a444 <dcd_event_handler>
}
 800ce0a:	bf00      	nop
  for (uint8_t epnum = 0; epnum < ep_count; epnum++) {
 800ce0c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800ce10:	3301      	adds	r3, #1
 800ce12:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
 800ce16:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800ce1a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800ce1e:	429a      	cmp	r2, r3
 800ce20:	f4ff af5e 	bcc.w	800cce0 <handle_incomplete_iso_in+0x64>
      }
    }
  }
}
 800ce24:	bf00      	nop
 800ce26:	bf00      	nop
 800ce28:	3758      	adds	r7, #88	@ 0x58
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	bd80      	pop	{r7, pc}
 800ce2e:	bf00      	nop
 800ce30:	0800f094 	.word	0x0800f094
 800ce34:	2001108c 	.word	0x2001108c

0800ce38 <dcd_int_handler>:
     GINTSTS:    OEPInt    IEPInt | USBReset | EnumDone | USBSusp | WkUpInt | OTGInt | SOF | RXFLVL

  Note: when OTG_MULTI_PROC_INTRPT = 1, Device Each endpoint interrupt deachint/deachmsk/diepeachmsk/doepeachmsk
  are combined to generate dedicated interrupt line for each endpoint.
 */
void dcd_int_handler(uint8_t rhport) {
 800ce38:	b580      	push	{r7, lr}
 800ce3a:	b098      	sub	sp, #96	@ 0x60
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	4603      	mov	r3, r0
 800ce40:	71fb      	strb	r3, [r7, #7]
 800ce42:	79fb      	ldrb	r3, [r7, #7]
 800ce44:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800ce48:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d002      	beq.n	800ce56 <dcd_int_handler+0x1e>
    rhport = 0;
 800ce50:	2300      	movs	r3, #0
 800ce52:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800ce56:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800ce5a:	4a94      	ldr	r2, [pc, #592]	@ (800d0ac <dcd_int_handler+0x274>)
 800ce5c:	011b      	lsls	r3, r3, #4
 800ce5e:	4413      	add	r3, r2
 800ce60:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800ce62:	65fb      	str	r3, [r7, #92]	@ 0x5c
  const uint32_t gintmask = dwc2->gintmsk;
 800ce64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce66:	699b      	ldr	r3, [r3, #24]
 800ce68:	65bb      	str	r3, [r7, #88]	@ 0x58
  const uint32_t gintsts = dwc2->gintsts & gintmask;
 800ce6a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce6c:	695b      	ldr	r3, [r3, #20]
 800ce6e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ce70:	4013      	ands	r3, r2
 800ce72:	657b      	str	r3, [r7, #84]	@ 0x54

  if (gintsts & GINTSTS_USBRST) {
 800ce74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ce76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ce7a:	2b00      	cmp	r3, #0
 800ce7c:	d00d      	beq.n	800ce9a <dcd_int_handler+0x62>
    // USBRST is start of reset.
    dwc2->gintsts = GINTSTS_USBRST;
 800ce7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce80:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800ce84:	615a      	str	r2, [r3, #20]

    usbd_spin_lock(true);
 800ce86:	2001      	movs	r0, #1
 800ce88:	f7fd fdac 	bl	800a9e4 <usbd_spin_lock>
    handle_bus_reset(rhport);
 800ce8c:	79fb      	ldrb	r3, [r7, #7]
 800ce8e:	4618      	mov	r0, r3
 800ce90:	f7ff fb36 	bl	800c500 <handle_bus_reset>
    usbd_spin_unlock(true);
 800ce94:	2001      	movs	r0, #1
 800ce96:	f7fd fdc9 	bl	800aa2c <usbd_spin_unlock>
  }

  if (gintsts & GINTSTS_ENUMDNE) {
 800ce9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ce9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d011      	beq.n	800cec8 <dcd_int_handler+0x90>
    // ENUMDNE is the end of reset where speed of the link is detected
    dwc2->gintsts = GINTSTS_ENUMDNE;
 800cea4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cea6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800ceaa:	615a      	str	r2, [r3, #20]
    // There may be a pending suspend event, so we clear it first
    dwc2->gintsts = GINTSTS_USBSUSP;
 800ceac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ceae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ceb2:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800ceb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ceb6:	699b      	ldr	r3, [r3, #24]
 800ceb8:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800cebc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cebe:	619a      	str	r2, [r3, #24]
    handle_enum_done(rhport);
 800cec0:	79fb      	ldrb	r3, [r7, #7]
 800cec2:	4618      	mov	r0, r3
 800cec4:	f7ff fc1e 	bl	800c704 <handle_enum_done>
  }

  if (gintsts & GINTSTS_USBSUSP) {
 800cec8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ceca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d023      	beq.n	800cf1a <dcd_int_handler+0xe2>
    dwc2->gintsts = GINTSTS_USBSUSP;
 800ced2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ced4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ced8:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk &= ~GINTMSK_USBSUSPM;
 800ceda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cedc:	699b      	ldr	r3, [r3, #24]
 800cede:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800cee2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cee4:	619a      	str	r2, [r3, #24]
 800cee6:	79fb      	ldrb	r3, [r7, #7]
 800cee8:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 800ceec:	2304      	movs	r3, #4
 800ceee:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
 800cef2:	2301      	movs	r3, #1
 800cef4:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  event.rhport = rhport;
 800cef8:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 800cefc:	f887 3020 	strb.w	r3, [r7, #32]
  event.event_id = eid;
 800cf00:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800cf04:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  dcd_event_handler(&event, in_isr);
 800cf08:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 800cf0c:	f107 0320 	add.w	r3, r7, #32
 800cf10:	4611      	mov	r1, r2
 800cf12:	4618      	mov	r0, r3
 800cf14:	f7fd fa96 	bl	800a444 <dcd_event_handler>
}
 800cf18:	bf00      	nop
    dcd_event_bus_signal(rhport, DCD_EVENT_SUSPEND, true);
  }

  if (gintsts & GINTSTS_WKUINT) {
 800cf1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf1c:	2b00      	cmp	r3, #0
 800cf1e:	da23      	bge.n	800cf68 <dcd_int_handler+0x130>
    dwc2->gintsts = GINTSTS_WKUINT;
 800cf20:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf22:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800cf26:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800cf28:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf2a:	699b      	ldr	r3, [r3, #24]
 800cf2c:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800cf30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf32:	619a      	str	r2, [r3, #24]
 800cf34:	79fb      	ldrb	r3, [r7, #7]
 800cf36:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800cf3a:	2305      	movs	r3, #5
 800cf3c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 800cf40:	2301      	movs	r3, #1
 800cf42:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  event.rhport = rhport;
 800cf46:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800cf4a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  event.event_id = eid;
 800cf4e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800cf52:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dcd_event_handler(&event, in_isr);
 800cf56:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800cf5a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800cf5e:	4611      	mov	r1, r2
 800cf60:	4618      	mov	r0, r3
 800cf62:	f7fd fa6f 	bl	800a444 <dcd_event_handler>
}
 800cf66:	bf00      	nop
  }

  // TODO check GINTSTS_DISCINT for disconnect detection
  // if(int_status & GINTSTS_DISCINT)

  if (gintsts & GINTSTS_OTGINT) {
 800cf68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf6a:	f003 0304 	and.w	r3, r3, #4
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d022      	beq.n	800cfb8 <dcd_int_handler+0x180>
    // OTG INT bit is read-only
    const uint32_t otg_int = dwc2->gotgint;
 800cf72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cf74:	685b      	ldr	r3, [r3, #4]
 800cf76:	653b      	str	r3, [r7, #80]	@ 0x50

    if (otg_int & GOTGINT_SEDET) {
 800cf78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf7a:	f003 0304 	and.w	r3, r3, #4
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d017      	beq.n	800cfb2 <dcd_int_handler+0x17a>
 800cf82:	79fb      	ldrb	r3, [r7, #7]
 800cf84:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 800cf88:	2302      	movs	r3, #2
 800cf8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cf8e:	2301      	movs	r3, #1
 800cf90:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  event.rhport = rhport;
 800cf94:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800cf98:	753b      	strb	r3, [r7, #20]
  event.event_id = eid;
 800cf9a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cf9e:	757b      	strb	r3, [r7, #21]
  dcd_event_handler(&event, in_isr);
 800cfa0:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800cfa4:	f107 0314 	add.w	r3, r7, #20
 800cfa8:	4611      	mov	r1, r2
 800cfaa:	4618      	mov	r0, r3
 800cfac:	f7fd fa4a 	bl	800a444 <dcd_event_handler>
}
 800cfb0:	bf00      	nop
      dcd_event_bus_signal(rhport, DCD_EVENT_UNPLUGGED, true);
    }

    dwc2->gotgint = otg_int;
 800cfb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfb4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cfb6:	605a      	str	r2, [r3, #4]
  }

  if(gintsts & GINTSTS_SOF) {
 800cfb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cfba:	f003 0308 	and.w	r3, r3, #8
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d034      	beq.n	800d02c <dcd_int_handler+0x1f4>
    dwc2->gintsts = GINTSTS_SOF;
 800cfc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfc4:	2208      	movs	r2, #8
 800cfc6:	615a      	str	r2, [r3, #20]
    dwc2->gintmsk |= GINTMSK_USBSUSPM;
 800cfc8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfca:	699b      	ldr	r3, [r3, #24]
 800cfcc:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800cfd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfd2:	619a      	str	r2, [r3, #24]
    const uint32_t frame = (dwc2->dsts & DSTS_FNSOF) >> DSTS_FNSOF_Pos;
 800cfd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cfd6:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800cfda:	0a1b      	lsrs	r3, r3, #8
 800cfdc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800cfe0:	64fb      	str	r3, [r7, #76]	@ 0x4c

    // Disable SOF interrupt if SOF was not explicitly enabled since SOF was used for remote wakeup detection
    if (!_dcd_data.sof_en) {
 800cfe2:	4b33      	ldr	r3, [pc, #204]	@ (800d0b0 <dcd_int_handler+0x278>)
 800cfe4:	79db      	ldrb	r3, [r3, #7]
 800cfe6:	f083 0301 	eor.w	r3, r3, #1
 800cfea:	b2db      	uxtb	r3, r3
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d005      	beq.n	800cffc <dcd_int_handler+0x1c4>
      dwc2->gintmsk &= ~GINTMSK_SOFM;
 800cff0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cff2:	699b      	ldr	r3, [r3, #24]
 800cff4:	f023 0208 	bic.w	r2, r3, #8
 800cff8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cffa:	619a      	str	r2, [r3, #24]
 800cffc:	79fb      	ldrb	r3, [r7, #7]
 800cffe:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 800d002:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d004:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d006:	2301      	movs	r3, #1
 800d008:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

TU_ATTR_ALWAYS_INLINE static inline void dcd_event_sof(uint8_t rhport, uint32_t frame_count, bool in_isr) {
  dcd_event_t event;
  event.rhport = rhport;
 800d00c:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 800d010:	723b      	strb	r3, [r7, #8]
  event.event_id = DCD_EVENT_SOF;
 800d012:	2303      	movs	r3, #3
 800d014:	727b      	strb	r3, [r7, #9]
  event.sof.frame_count = frame_count;
 800d016:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d018:	60fb      	str	r3, [r7, #12]
  dcd_event_handler(&event, in_isr);
 800d01a:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800d01e:	f107 0308 	add.w	r3, r7, #8
 800d022:	4611      	mov	r1, r2
 800d024:	4618      	mov	r0, r3
 800d026:	f7fd fa0d 	bl	800a444 <dcd_event_handler>
}
 800d02a:	bf00      	nop
    dcd_event_sof(rhport, frame, true);
  }

#if CFG_TUD_DWC2_SLAVE_ENABLE
  // RxFIFO non-empty interrupt handling.
  if (gintsts & GINTSTS_RXFLVL) {
 800d02c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d02e:	f003 0310 	and.w	r3, r3, #16
 800d032:	2b00      	cmp	r3, #0
 800d034:	d015      	beq.n	800d062 <dcd_int_handler+0x22a>
    // RXFLVL bit is read-only
    dwc2->gintmsk &= ~GINTMSK_RXFLVLM; // disable RXFLVL interrupt while reading
 800d036:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d038:	699b      	ldr	r3, [r3, #24]
 800d03a:	f023 0210 	bic.w	r2, r3, #16
 800d03e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d040:	619a      	str	r2, [r3, #24]

    do {
      handle_rxflvl_irq(rhport); // read all packets
 800d042:	79fb      	ldrb	r3, [r7, #7]
 800d044:	4618      	mov	r0, r3
 800d046:	f7ff fba3 	bl	800c790 <handle_rxflvl_irq>
    } while(dwc2->gintsts & GINTSTS_RXFLVL);
 800d04a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d04c:	695b      	ldr	r3, [r3, #20]
 800d04e:	f003 0310 	and.w	r3, r3, #16
 800d052:	2b00      	cmp	r3, #0
 800d054:	d1f5      	bne.n	800d042 <dcd_int_handler+0x20a>

    dwc2->gintmsk |= GINTMSK_RXFLVLM;
 800d056:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d058:	699b      	ldr	r3, [r3, #24]
 800d05a:	f043 0210 	orr.w	r2, r3, #16
 800d05e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d060:	619a      	str	r2, [r3, #24]
  }
#endif

  // OUT endpoint interrupt handling.
  if (gintsts & GINTSTS_OEPINT) {
 800d062:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d064:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d004      	beq.n	800d076 <dcd_int_handler+0x23e>
    // OEPINT is read-only, clear using DOEPINTn
    handle_ep_irq(rhport, TUSB_DIR_OUT);
 800d06c:	79fb      	ldrb	r3, [r7, #7]
 800d06e:	2100      	movs	r1, #0
 800d070:	4618      	mov	r0, r3
 800d072:	f7ff fd6f 	bl	800cb54 <handle_ep_irq>
  }

  // IN endpoint interrupt handling.
  if (gintsts & GINTSTS_IEPINT) {
 800d076:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d078:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d004      	beq.n	800d08a <dcd_int_handler+0x252>
    // IEPINT bit read-only, clear using DIEPINTn
    handle_ep_irq(rhport, TUSB_DIR_IN);
 800d080:	79fb      	ldrb	r3, [r7, #7]
 800d082:	2101      	movs	r1, #1
 800d084:	4618      	mov	r0, r3
 800d086:	f7ff fd65 	bl	800cb54 <handle_ep_irq>
  }

  // Incomplete isochronous IN transfer interrupt handling.
  if (gintsts & GINTSTS_IISOIXFR) {
 800d08a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d08c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d090:	2b00      	cmp	r3, #0
 800d092:	d007      	beq.n	800d0a4 <dcd_int_handler+0x26c>
    dwc2->gintsts = GINTSTS_IISOIXFR;
 800d094:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d096:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d09a:	615a      	str	r2, [r3, #20]
    handle_incomplete_iso_in(rhport);
 800d09c:	79fb      	ldrb	r3, [r7, #7]
 800d09e:	4618      	mov	r0, r3
 800d0a0:	f7ff fdec 	bl	800cc7c <handle_incomplete_iso_in>
  }
}
 800d0a4:	bf00      	nop
 800d0a6:	3760      	adds	r7, #96	@ 0x60
 800d0a8:	46bd      	mov	sp, r7
 800d0aa:	bd80      	pop	{r7, pc}
 800d0ac:	0800f094 	.word	0x0800f094
 800d0b0:	2001110c 	.word	0x2001110c

0800d0b4 <dwc2_phy_init>:

// MCU specific PHY init, called BEFORE core reset
// - dwc2 3.30a (H5) use USB_HS_PHYC
// - dwc2 4.11a (U5) use femtoPHY
// - dwc2 x.xxx (WBA) use USB_OTG_HS
static inline void dwc2_phy_init(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800d0b4:	b480      	push	{r7}
 800d0b6:	b083      	sub	sp, #12
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6078      	str	r0, [r7, #4]
 800d0bc:	460b      	mov	r3, r1
 800d0be:	70fb      	strb	r3, [r7, #3]
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800d0c0:	78fb      	ldrb	r3, [r7, #3]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d106      	bne.n	800d0d4 <dwc2_phy_init+0x20>
    // Enable on-chip FS PHY
    dwc2->stm32_gccfg |= STM32_GCCFG_PWRDWN;
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0ca:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	639a      	str	r2, [r3, #56]	@ 0x38
      #else

      #endif
    }
  }
}
 800d0d2:	e005      	b.n	800d0e0 <dwc2_phy_init+0x2c>
    dwc2->stm32_gccfg &= ~STM32_GCCFG_PWRDWN;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d0d8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800d0dc:	687b      	ldr	r3, [r7, #4]
 800d0de:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800d0e0:	bf00      	nop
 800d0e2:	370c      	adds	r7, #12
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ea:	4770      	bx	lr

0800d0ec <dwc2_phy_update>:

// MCU specific PHY update, it is called AFTER init() and core reset
static inline void dwc2_phy_update(dwc2_regs_t* dwc2, uint8_t hs_phy_type) {
 800d0ec:	b480      	push	{r7}
 800d0ee:	b085      	sub	sp, #20
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	6078      	str	r0, [r7, #4]
 800d0f4:	460b      	mov	r3, r1
 800d0f6:	70fb      	strb	r3, [r7, #3]
  // used to set turnaround time for fullspeed, nothing to do in highspeed mode
  if (hs_phy_type == GHWCFG2_HSPHY_NOT_SUPPORTED) {
 800d0f8:	78fb      	ldrb	r3, [r7, #3]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d152      	bne.n	800d1a4 <dwc2_phy_update+0xb8>
    // Turnaround timeout depends on the AHB clock dictated by STM32 Reference Manual
    uint32_t turnaround;

    if (SystemCoreClock >= 32000000u) {
 800d0fe:	4b2c      	ldr	r3, [pc, #176]	@ (800d1b0 <dwc2_phy_update+0xc4>)
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	4a2c      	ldr	r2, [pc, #176]	@ (800d1b4 <dwc2_phy_update+0xc8>)
 800d104:	4293      	cmp	r3, r2
 800d106:	d302      	bcc.n	800d10e <dwc2_phy_update+0x22>
      turnaround = 0x6u;
 800d108:	2306      	movs	r3, #6
 800d10a:	60fb      	str	r3, [r7, #12]
 800d10c:	e041      	b.n	800d192 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 27500000u) {
 800d10e:	4b28      	ldr	r3, [pc, #160]	@ (800d1b0 <dwc2_phy_update+0xc4>)
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	4a29      	ldr	r2, [pc, #164]	@ (800d1b8 <dwc2_phy_update+0xcc>)
 800d114:	4293      	cmp	r3, r2
 800d116:	d902      	bls.n	800d11e <dwc2_phy_update+0x32>
      turnaround = 0x7u;
 800d118:	2307      	movs	r3, #7
 800d11a:	60fb      	str	r3, [r7, #12]
 800d11c:	e039      	b.n	800d192 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 24000000u) {
 800d11e:	4b24      	ldr	r3, [pc, #144]	@ (800d1b0 <dwc2_phy_update+0xc4>)
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	4a26      	ldr	r2, [pc, #152]	@ (800d1bc <dwc2_phy_update+0xd0>)
 800d124:	4293      	cmp	r3, r2
 800d126:	d302      	bcc.n	800d12e <dwc2_phy_update+0x42>
      turnaround = 0x8u;
 800d128:	2308      	movs	r3, #8
 800d12a:	60fb      	str	r3, [r7, #12]
 800d12c:	e031      	b.n	800d192 <dwc2_phy_update+0xa6>
    } else if (SystemCoreClock >= 21800000u) {
 800d12e:	4b20      	ldr	r3, [pc, #128]	@ (800d1b0 <dwc2_phy_update+0xc4>)
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	4a23      	ldr	r2, [pc, #140]	@ (800d1c0 <dwc2_phy_update+0xd4>)
 800d134:	4293      	cmp	r3, r2
 800d136:	d902      	bls.n	800d13e <dwc2_phy_update+0x52>
      turnaround = 0x9u;
 800d138:	2309      	movs	r3, #9
 800d13a:	60fb      	str	r3, [r7, #12]
 800d13c:	e029      	b.n	800d192 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 20000000u) {
 800d13e:	4b1c      	ldr	r3, [pc, #112]	@ (800d1b0 <dwc2_phy_update+0xc4>)
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	4a20      	ldr	r2, [pc, #128]	@ (800d1c4 <dwc2_phy_update+0xd8>)
 800d144:	4293      	cmp	r3, r2
 800d146:	d902      	bls.n	800d14e <dwc2_phy_update+0x62>
      turnaround = 0xAu;
 800d148:	230a      	movs	r3, #10
 800d14a:	60fb      	str	r3, [r7, #12]
 800d14c:	e021      	b.n	800d192 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 18500000u) {
 800d14e:	4b18      	ldr	r3, [pc, #96]	@ (800d1b0 <dwc2_phy_update+0xc4>)
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	4a1d      	ldr	r2, [pc, #116]	@ (800d1c8 <dwc2_phy_update+0xdc>)
 800d154:	4293      	cmp	r3, r2
 800d156:	d902      	bls.n	800d15e <dwc2_phy_update+0x72>
      turnaround = 0xBu;
 800d158:	230b      	movs	r3, #11
 800d15a:	60fb      	str	r3, [r7, #12]
 800d15c:	e019      	b.n	800d192 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 17200000u) {
 800d15e:	4b14      	ldr	r3, [pc, #80]	@ (800d1b0 <dwc2_phy_update+0xc4>)
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	4a1a      	ldr	r2, [pc, #104]	@ (800d1cc <dwc2_phy_update+0xe0>)
 800d164:	4293      	cmp	r3, r2
 800d166:	d302      	bcc.n	800d16e <dwc2_phy_update+0x82>
      turnaround = 0xCu;
 800d168:	230c      	movs	r3, #12
 800d16a:	60fb      	str	r3, [r7, #12]
 800d16c:	e011      	b.n	800d192 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 16000000u) {
 800d16e:	4b10      	ldr	r3, [pc, #64]	@ (800d1b0 <dwc2_phy_update+0xc4>)
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	4a17      	ldr	r2, [pc, #92]	@ (800d1d0 <dwc2_phy_update+0xe4>)
 800d174:	4293      	cmp	r3, r2
 800d176:	d302      	bcc.n	800d17e <dwc2_phy_update+0x92>
      turnaround = 0xDu;
 800d178:	230d      	movs	r3, #13
 800d17a:	60fb      	str	r3, [r7, #12]
 800d17c:	e009      	b.n	800d192 <dwc2_phy_update+0xa6>
    }
    else if (SystemCoreClock >= 15000000u) {
 800d17e:	4b0c      	ldr	r3, [pc, #48]	@ (800d1b0 <dwc2_phy_update+0xc4>)
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	4a14      	ldr	r2, [pc, #80]	@ (800d1d4 <dwc2_phy_update+0xe8>)
 800d184:	4293      	cmp	r3, r2
 800d186:	d302      	bcc.n	800d18e <dwc2_phy_update+0xa2>
      turnaround = 0xEu;
 800d188:	230e      	movs	r3, #14
 800d18a:	60fb      	str	r3, [r7, #12]
 800d18c:	e001      	b.n	800d192 <dwc2_phy_update+0xa6>
    }
    else {
      turnaround = 0xFu;
 800d18e:	230f      	movs	r3, #15
 800d190:	60fb      	str	r3, [r7, #12]
    }

    dwc2->gusbcfg = (dwc2->gusbcfg & ~GUSBCFG_TRDT_Msk) | (turnaround << GUSBCFG_TRDT_Pos);
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	68db      	ldr	r3, [r3, #12]
 800d196:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800d19a:	68fb      	ldr	r3, [r7, #12]
 800d19c:	029b      	lsls	r3, r3, #10
 800d19e:	431a      	orrs	r2, r3
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	60da      	str	r2, [r3, #12]
  }
}
 800d1a4:	bf00      	nop
 800d1a6:	3714      	adds	r7, #20
 800d1a8:	46bd      	mov	sp, r7
 800d1aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ae:	4770      	bx	lr
 800d1b0:	20000008 	.word	0x20000008
 800d1b4:	01e84800 	.word	0x01e84800
 800d1b8:	01a39ddf 	.word	0x01a39ddf
 800d1bc:	016e3600 	.word	0x016e3600
 800d1c0:	014ca43f 	.word	0x014ca43f
 800d1c4:	01312cff 	.word	0x01312cff
 800d1c8:	011a499f 	.word	0x011a499f
 800d1cc:	01067380 	.word	0x01067380
 800d1d0:	00f42400 	.word	0x00f42400
 800d1d4:	00e4e1c0 	.word	0x00e4e1c0

0800d1d8 <reset_core>:
#include "dwc2_common.h"

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
static void reset_core(dwc2_regs_t* dwc2) {
 800d1d8:	b480      	push	{r7}
 800d1da:	b085      	sub	sp, #20
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
  // The software must check that bit 31 in this register is set to 1 (AHB Master is Idle) before starting any operation
  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {
 800d1e0:	bf00      	nop
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	691b      	ldr	r3, [r3, #16]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	dafb      	bge.n	800d1e2 <reset_core+0xa>
  }

  // load gsnpsid (it is not readable after reset is asserted)
  const uint32_t gsnpsid = dwc2->gsnpsid;
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1ee:	60fb      	str	r3, [r7, #12]

  // reset core
  dwc2->grstctl |= GRSTCTL_CSRST;
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	691b      	ldr	r3, [r3, #16]
 800d1f4:	f043 0201 	orr.w	r2, r3, #1
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	611a      	str	r2, [r3, #16]

  if ((gsnpsid & DWC2_CORE_REV_MASK) < (DWC2_CORE_REV_4_20a & DWC2_CORE_REV_MASK)) {
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	b29b      	uxth	r3, r3
 800d200:	f244 2209 	movw	r2, #16905	@ 0x4209
 800d204:	4293      	cmp	r3, r2
 800d206:	d807      	bhi.n	800d218 <reset_core+0x40>
    // prior v4.20a: CSRST is self-clearing and the core clears this bit after all the necessary logic is reset in
    // the core, which can take several clocks, depending on the current state of the core. Once this bit has been
    // cleared, the software must wait at least 3 PHY clocks before accessing the PHY domain (synchronization delay).
    while (dwc2->grstctl & GRSTCTL_CSRST) {}
 800d208:	bf00      	nop
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	691b      	ldr	r3, [r3, #16]
 800d20e:	f003 0301 	and.w	r3, r3, #1
 800d212:	2b00      	cmp	r3, #0
 800d214:	d1f9      	bne.n	800d20a <reset_core+0x32>
 800d216:	e010      	b.n	800d23a <reset_core+0x62>
  } else {
    // From v4.20a: CSRST bit is write only. The application must clear this bit after checking the bit 29 of this
    // register i.e Core Soft Reset Done CSRT_DONE (w1c)
    while (!(dwc2->grstctl & GRSTCTL_CSRST_DONE)) {}
 800d218:	bf00      	nop
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	691b      	ldr	r3, [r3, #16]
 800d21e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800d222:	2b00      	cmp	r3, #0
 800d224:	d0f9      	beq.n	800d21a <reset_core+0x42>
    dwc2->grstctl = (dwc2->grstctl & ~GRSTCTL_CSRST) | GRSTCTL_CSRST_DONE;
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	691b      	ldr	r3, [r3, #16]
 800d22a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d22e:	f023 0301 	bic.w	r3, r3, #1
 800d232:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	611a      	str	r2, [r3, #16]
  }

  while (!(dwc2->grstctl & GRSTCTL_AHBIDL)) {} // wait for AHB master IDLE
 800d23a:	bf00      	nop
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	691b      	ldr	r3, [r3, #16]
 800d240:	2b00      	cmp	r3, #0
 800d242:	dafb      	bge.n	800d23c <reset_core+0x64>
}
 800d244:	bf00      	nop
 800d246:	bf00      	nop
 800d248:	3714      	adds	r7, #20
 800d24a:	46bd      	mov	sp, r7
 800d24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d250:	4770      	bx	lr

0800d252 <phy_fs_init>:

static void phy_fs_init(dwc2_regs_t* dwc2) {
 800d252:	b580      	push	{r7, lr}
 800d254:	b084      	sub	sp, #16
 800d256:	af00      	add	r7, sp, #0
 800d258:	6078      	str	r0, [r7, #4]
  TU_LOG(DWC2_COMMON_DEBUG, "Fullspeed PHY init\r\n");

  uint32_t gusbcfg = dwc2->gusbcfg;
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	68db      	ldr	r3, [r3, #12]
 800d25e:	60fb      	str	r3, [r7, #12]

  // Select FS PHY
  gusbcfg |= GUSBCFG_PHYSEL;
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d266:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	68fa      	ldr	r2, [r7, #12]
 800d26c:	60da      	str	r2, [r3, #12]

  // MCU specific PHY init before reset
  dwc2_phy_init(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 800d26e:	2100      	movs	r1, #0
 800d270:	6878      	ldr	r0, [r7, #4]
 800d272:	f7ff ff1f 	bl	800d0b4 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800d276:	6878      	ldr	r0, [r7, #4]
 800d278:	f7ff ffae 	bl	800d1d8 <reset_core>

  // USB turnaround time is critical for certification where long cables and 5-Hubs are used.
  // So if you need the AHB to run at less than 30 MHz, and if USB turnaround time is not critical,
  // these bits can be programmed to a larger value. Default is 5
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800d282:	60fb      	str	r3, [r7, #12]
  gusbcfg |= 5u << GUSBCFG_TRDT_Pos;
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 800d28a:	60fb      	str	r3, [r7, #12]
  dwc2->gusbcfg = gusbcfg;
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	68fa      	ldr	r2, [r7, #12]
 800d290:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, GHWCFG2_HSPHY_NOT_SUPPORTED);
 800d292:	2100      	movs	r1, #0
 800d294:	6878      	ldr	r0, [r7, #4]
 800d296:	f7ff ff29 	bl	800d0ec <dwc2_phy_update>
}
 800d29a:	bf00      	nop
 800d29c:	3710      	adds	r7, #16
 800d29e:	46bd      	mov	sp, r7
 800d2a0:	bd80      	pop	{r7, pc}

0800d2a2 <phy_hs_init>:

static void phy_hs_init(dwc2_regs_t* dwc2) {
 800d2a2:	b580      	push	{r7, lr}
 800d2a4:	b086      	sub	sp, #24
 800d2a6:	af00      	add	r7, sp, #0
 800d2a8:	6078      	str	r0, [r7, #4]
  uint32_t gusbcfg = dwc2->gusbcfg;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	68db      	ldr	r3, [r3, #12]
 800d2ae:	617b      	str	r3, [r7, #20]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d2b4:	60fb      	str	r3, [r7, #12]
  const dwc2_ghwcfg4_t ghwcfg4 = {.value = dwc2->ghwcfg4};
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d2ba:	60bb      	str	r3, [r7, #8]

  uint8_t phy_width;
  if (CFG_TUSB_MCU != OPT_MCU_AT32F402_405 && // at32f402_405 does not support 16-bit
 800d2bc:	7a7b      	ldrb	r3, [r7, #9]
 800d2be:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800d2c2:	b2db      	uxtb	r3, r3
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d002      	beq.n	800d2ce <phy_hs_init+0x2c>
      ghwcfg4.phy_data_width) {
    phy_width = 16; // 16-bit PHY interface if supported
 800d2c8:	2310      	movs	r3, #16
 800d2ca:	74fb      	strb	r3, [r7, #19]
 800d2cc:	e001      	b.n	800d2d2 <phy_hs_init+0x30>
  } else {
    phy_width = 8; // 8-bit PHY interface
 800d2ce:	2308      	movs	r3, #8
 800d2d0:	74fb      	strb	r3, [r7, #19]
  }

  // De-select FS PHY
  gusbcfg &= ~GUSBCFG_PHYSEL;
 800d2d2:	697b      	ldr	r3, [r7, #20]
 800d2d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d2d8:	617b      	str	r3, [r7, #20]

  if (ghwcfg2.hs_phy_type == GHWCFG2_HSPHY_ULPI) {
 800d2da:	7b3b      	ldrb	r3, [r7, #12]
 800d2dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800d2e0:	b2db      	uxtb	r3, r3
 800d2e2:	2b80      	cmp	r3, #128	@ 0x80
 800d2e4:	d114      	bne.n	800d310 <phy_hs_init+0x6e>
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed ULPI PHY init\r\n");

    // Select ULPI PHY (external)
    gusbcfg |= GUSBCFG_ULPI_UTMI_SEL;
 800d2e6:	697b      	ldr	r3, [r7, #20]
 800d2e8:	f043 0310 	orr.w	r3, r3, #16
 800d2ec:	617b      	str	r3, [r7, #20]

    // ULPI is always 8-bit interface
    gusbcfg &= ~GUSBCFG_PHYIF16;
 800d2ee:	697b      	ldr	r3, [r7, #20]
 800d2f0:	f023 0308 	bic.w	r3, r3, #8
 800d2f4:	617b      	str	r3, [r7, #20]

    // ULPI select single data rate
    gusbcfg &= ~GUSBCFG_DDRSEL;
 800d2f6:	697b      	ldr	r3, [r7, #20]
 800d2f8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d2fc:	617b      	str	r3, [r7, #20]

    // default internal VBUS Indicator and Drive
    gusbcfg &= ~(GUSBCFG_ULPIEVBUSD | GUSBCFG_ULPIEVBUSI);
 800d2fe:	697b      	ldr	r3, [r7, #20]
 800d300:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d304:	617b      	str	r3, [r7, #20]

    // Disable FS/LS ULPI
    gusbcfg &= ~(GUSBCFG_ULPIFSLS | GUSBCFG_ULPICSM);
 800d306:	697b      	ldr	r3, [r7, #20]
 800d308:	f423 2320 	bic.w	r3, r3, #655360	@ 0xa0000
 800d30c:	617b      	str	r3, [r7, #20]
 800d30e:	e00f      	b.n	800d330 <phy_hs_init+0x8e>
  } else {
    TU_LOG(DWC2_COMMON_DEBUG, "Highspeed UTMI+ PHY init\r\n");

    // Select UTMI+ PHY (internal)
    gusbcfg &= ~GUSBCFG_ULPI_UTMI_SEL;
 800d310:	697b      	ldr	r3, [r7, #20]
 800d312:	f023 0310 	bic.w	r3, r3, #16
 800d316:	617b      	str	r3, [r7, #20]

    // Set 16-bit interface if supported
    if (phy_width == 16) {
 800d318:	7cfb      	ldrb	r3, [r7, #19]
 800d31a:	2b10      	cmp	r3, #16
 800d31c:	d104      	bne.n	800d328 <phy_hs_init+0x86>
      gusbcfg |= GUSBCFG_PHYIF16;
 800d31e:	697b      	ldr	r3, [r7, #20]
 800d320:	f043 0308 	orr.w	r3, r3, #8
 800d324:	617b      	str	r3, [r7, #20]
 800d326:	e003      	b.n	800d330 <phy_hs_init+0x8e>
    } else {
      gusbcfg &= ~GUSBCFG_PHYIF16;
 800d328:	697b      	ldr	r3, [r7, #20]
 800d32a:	f023 0308 	bic.w	r3, r3, #8
 800d32e:	617b      	str	r3, [r7, #20]
    }
  }

  // Apply config
  dwc2->gusbcfg = gusbcfg;
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	697a      	ldr	r2, [r7, #20]
 800d334:	60da      	str	r2, [r3, #12]

  // mcu specific phy init
  dwc2_phy_init(dwc2, ghwcfg2.hs_phy_type);
 800d336:	7b3b      	ldrb	r3, [r7, #12]
 800d338:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d33c:	b2db      	uxtb	r3, r3
 800d33e:	4619      	mov	r1, r3
 800d340:	6878      	ldr	r0, [r7, #4]
 800d342:	f7ff feb7 	bl	800d0b4 <dwc2_phy_init>

  // Reset core after selecting PHY
  reset_core(dwc2);
 800d346:	6878      	ldr	r0, [r7, #4]
 800d348:	f7ff ff46 	bl	800d1d8 <reset_core>

  // Set turn-around, must after core reset otherwise it will be clear
  // - 9 if using 8-bit PHY interface
  // - 5 if using 16-bit PHY interface
  gusbcfg &= ~GUSBCFG_TRDT_Msk;
 800d34c:	697b      	ldr	r3, [r7, #20]
 800d34e:	f423 5370 	bic.w	r3, r3, #15360	@ 0x3c00
 800d352:	617b      	str	r3, [r7, #20]
  gusbcfg |= (phy_width == 16 ? 5u : 9u) << GUSBCFG_TRDT_Pos;
 800d354:	7cfb      	ldrb	r3, [r7, #19]
 800d356:	2b10      	cmp	r3, #16
 800d358:	d102      	bne.n	800d360 <phy_hs_init+0xbe>
 800d35a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800d35e:	e001      	b.n	800d364 <phy_hs_init+0xc2>
 800d360:	f44f 5310 	mov.w	r3, #9216	@ 0x2400
 800d364:	697a      	ldr	r2, [r7, #20]
 800d366:	4313      	orrs	r3, r2
 800d368:	617b      	str	r3, [r7, #20]
  dwc2->gusbcfg = gusbcfg;
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	697a      	ldr	r2, [r7, #20]
 800d36e:	60da      	str	r2, [r3, #12]

  // MCU specific PHY update post reset
  dwc2_phy_update(dwc2, ghwcfg2.hs_phy_type);
 800d370:	7b3b      	ldrb	r3, [r7, #12]
 800d372:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800d376:	b2db      	uxtb	r3, r3
 800d378:	4619      	mov	r1, r3
 800d37a:	6878      	ldr	r0, [r7, #4]
 800d37c:	f7ff feb6 	bl	800d0ec <dwc2_phy_update>
}
 800d380:	bf00      	nop
 800d382:	3718      	adds	r7, #24
 800d384:	46bd      	mov	sp, r7
 800d386:	bd80      	pop	{r7, pc}

0800d388 <check_dwc2>:

static bool check_dwc2(dwc2_regs_t* dwc2) {
 800d388:	b480      	push	{r7}
 800d38a:	b085      	sub	sp, #20
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]

  // For some reason: GD32VF103 gsnpsid and all hwcfg register are always zero (skip it)
  (void)dwc2;
#if !TU_CHECK_MCU(OPT_MCU_GD32VF103)
  enum { GSNPSID_ID_MASK = TU_GENMASK(31, 16) };
  const uint32_t gsnpsid = dwc2->gsnpsid & GSNPSID_ID_MASK;
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d394:	0c1b      	lsrs	r3, r3, #16
 800d396:	041b      	lsls	r3, r3, #16
 800d398:	60fb      	str	r3, [r7, #12]
  TU_ASSERT(gsnpsid == DWC2_OTG_ID || gsnpsid == DWC2_FS_IOT_ID || gsnpsid == DWC2_HS_IOT_ID);
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	4a0e      	ldr	r2, [pc, #56]	@ (800d3d8 <check_dwc2+0x50>)
 800d39e:	4293      	cmp	r3, r2
 800d3a0:	d012      	beq.n	800d3c8 <check_dwc2+0x40>
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	4a0d      	ldr	r2, [pc, #52]	@ (800d3dc <check_dwc2+0x54>)
 800d3a6:	4293      	cmp	r3, r2
 800d3a8:	d00e      	beq.n	800d3c8 <check_dwc2+0x40>
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	4a0c      	ldr	r2, [pc, #48]	@ (800d3e0 <check_dwc2+0x58>)
 800d3ae:	4293      	cmp	r3, r2
 800d3b0:	d00a      	beq.n	800d3c8 <check_dwc2+0x40>
 800d3b2:	4b0c      	ldr	r3, [pc, #48]	@ (800d3e4 <check_dwc2+0x5c>)
 800d3b4:	60bb      	str	r3, [r7, #8]
 800d3b6:	68bb      	ldr	r3, [r7, #8]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	f003 0301 	and.w	r3, r3, #1
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d000      	beq.n	800d3c4 <check_dwc2+0x3c>
 800d3c2:	be00      	bkpt	0x0000
 800d3c4:	2300      	movs	r3, #0
 800d3c6:	e000      	b.n	800d3ca <check_dwc2+0x42>
#endif

  return true;
 800d3c8:	2301      	movs	r3, #1
}
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	3714      	adds	r7, #20
 800d3ce:	46bd      	mov	sp, r7
 800d3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d4:	4770      	bx	lr
 800d3d6:	bf00      	nop
 800d3d8:	4f540000 	.word	0x4f540000
 800d3dc:	55310000 	.word	0x55310000
 800d3e0:	55320000 	.word	0x55320000
 800d3e4:	e000edf0 	.word	0xe000edf0

0800d3e8 <dwc2_core_is_highspeed>:

//--------------------------------------------------------------------
//
//--------------------------------------------------------------------
bool dwc2_core_is_highspeed(dwc2_regs_t* dwc2, tusb_role_t role) {
 800d3e8:	b480      	push	{r7}
 800d3ea:	b085      	sub	sp, #20
 800d3ec:	af00      	add	r7, sp, #0
 800d3ee:	6078      	str	r0, [r7, #4]
 800d3f0:	460b      	mov	r3, r1
 800d3f2:	70fb      	strb	r3, [r7, #3]
  (void)dwc2;
#if CFG_TUD_ENABLED
  if (role == TUSB_ROLE_DEVICE && !TUD_OPT_HIGH_SPEED) {
 800d3f4:	78fb      	ldrb	r3, [r7, #3]
 800d3f6:	2b01      	cmp	r3, #1
 800d3f8:	d101      	bne.n	800d3fe <dwc2_core_is_highspeed+0x16>
    return false;
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	e00b      	b.n	800d416 <dwc2_core_is_highspeed+0x2e>
  if (role == TUSB_ROLE_HOST && !TUH_OPT_HIGH_SPEED) {
    return false;
  }
#endif

  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d402:	60fb      	str	r3, [r7, #12]
  return ghwcfg2.hs_phy_type != GHWCFG2_HSPHY_NOT_SUPPORTED;
 800d404:	7b3b      	ldrb	r3, [r7, #12]
 800d406:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800d40a:	b2db      	uxtb	r3, r3
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	bf14      	ite	ne
 800d410:	2301      	movne	r3, #1
 800d412:	2300      	moveq	r3, #0
 800d414:	b2db      	uxtb	r3, r3
}
 800d416:	4618      	mov	r0, r3
 800d418:	3714      	adds	r7, #20
 800d41a:	46bd      	mov	sp, r7
 800d41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d420:	4770      	bx	lr
	...

0800d424 <dwc2_core_init>:
 * - Dedicated FS PHY is internal with clock 48Mhz.
 *
 * In addition, UTMI+/ULPI can be shared to run at fullspeed mode with 48Mhz
 *
*/
bool dwc2_core_init(uint8_t rhport, bool is_highspeed, bool is_dma) {
 800d424:	b580      	push	{r7, lr}
 800d426:	b088      	sub	sp, #32
 800d428:	af00      	add	r7, sp, #0
 800d42a:	4603      	mov	r3, r0
 800d42c:	71fb      	strb	r3, [r7, #7]
 800d42e:	460b      	mov	r3, r1
 800d430:	71bb      	strb	r3, [r7, #6]
 800d432:	4613      	mov	r3, r2
 800d434:	717b      	strb	r3, [r7, #5]
 800d436:	79fb      	ldrb	r3, [r7, #7]
 800d438:	75fb      	strb	r3, [r7, #23]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800d43a:	7dfb      	ldrb	r3, [r7, #23]
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	d001      	beq.n	800d444 <dwc2_core_init+0x20>
    rhport = 0;
 800d440:	2300      	movs	r3, #0
 800d442:	75fb      	strb	r3, [r7, #23]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800d444:	7dfb      	ldrb	r3, [r7, #23]
 800d446:	4a3b      	ldr	r2, [pc, #236]	@ (800d534 <dwc2_core_init+0x110>)
 800d448:	011b      	lsls	r3, r3, #4
 800d44a:	4413      	add	r3, r2
 800d44c:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800d44e:	61fb      	str	r3, [r7, #28]

  // Check Synopsys ID register, failed if controller clock/power is not enabled
  TU_ASSERT(check_dwc2(dwc2));
 800d450:	69f8      	ldr	r0, [r7, #28]
 800d452:	f7ff ff99 	bl	800d388 <check_dwc2>
 800d456:	4603      	mov	r3, r0
 800d458:	f083 0301 	eor.w	r3, r3, #1
 800d45c:	b2db      	uxtb	r3, r3
 800d45e:	2b00      	cmp	r3, #0
 800d460:	d00a      	beq.n	800d478 <dwc2_core_init+0x54>
 800d462:	4b35      	ldr	r3, [pc, #212]	@ (800d538 <dwc2_core_init+0x114>)
 800d464:	61bb      	str	r3, [r7, #24]
 800d466:	69bb      	ldr	r3, [r7, #24]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	f003 0301 	and.w	r3, r3, #1
 800d46e:	2b00      	cmp	r3, #0
 800d470:	d000      	beq.n	800d474 <dwc2_core_init+0x50>
 800d472:	be00      	bkpt	0x0000
 800d474:	2300      	movs	r3, #0
 800d476:	e058      	b.n	800d52a <dwc2_core_init+0x106>

  // disable global interrupt
  dwc2->gahbcfg &= ~GAHBCFG_GINT;
 800d478:	69fb      	ldr	r3, [r7, #28]
 800d47a:	689b      	ldr	r3, [r3, #8]
 800d47c:	f023 0201 	bic.w	r2, r3, #1
 800d480:	69fb      	ldr	r3, [r7, #28]
 800d482:	609a      	str	r2, [r3, #8]

  if (is_highspeed) {
 800d484:	79bb      	ldrb	r3, [r7, #6]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d003      	beq.n	800d492 <dwc2_core_init+0x6e>
    phy_hs_init(dwc2);
 800d48a:	69f8      	ldr	r0, [r7, #28]
 800d48c:	f7ff ff09 	bl	800d2a2 <phy_hs_init>
 800d490:	e002      	b.n	800d498 <dwc2_core_init+0x74>
  } else {
    phy_fs_init(dwc2);
 800d492:	69f8      	ldr	r0, [r7, #28]
 800d494:	f7ff fedd 	bl	800d252 <phy_fs_init>
   * this field is added to the high/full speed interpacket timeout
   * duration in the core to account for any additional delays
   * introduced by the PHY. This can be required, because the delay
   * introduced by the PHY in generating the linestate condition
   * can vary from one PHY to another. */
  dwc2->gusbcfg |= (7ul << GUSBCFG_TOCAL_Pos);
 800d498:	69fb      	ldr	r3, [r7, #28]
 800d49a:	68db      	ldr	r3, [r3, #12]
 800d49c:	f043 0207 	orr.w	r2, r3, #7
 800d4a0:	69fb      	ldr	r3, [r7, #28]
 800d4a2:	60da      	str	r2, [r3, #12]

  // Enable PHY clock TODO stop/gate clock when suspended mode
  dwc2->pcgcctl &= ~(PCGCCTL_STOPPCLK | PCGCCTL_GATEHCLK | PCGCCTL_PWRCLMP | PCGCCTL_RSTPDWNMODULE);
 800d4a4:	69fb      	ldr	r3, [r7, #28]
 800d4a6:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 800d4aa:	f023 020f 	bic.w	r2, r3, #15
 800d4ae:	69fb      	ldr	r3, [r7, #28]
 800d4b0:	f8c3 2e00 	str.w	r2, [r3, #3584]	@ 0xe00
 800d4b4:	69fb      	ldr	r3, [r7, #28]
 800d4b6:	60fb      	str	r3, [r7, #12]
 800d4b8:	2310      	movs	r3, #16
 800d4ba:	72fb      	strb	r3, [r7, #11]
  dwc2->grstctl = GRSTCTL_TXFFLSH | (fnum << GRSTCTL_TXFNUM_Pos);
 800d4bc:	7afb      	ldrb	r3, [r7, #11]
 800d4be:	019b      	lsls	r3, r3, #6
 800d4c0:	f043 0220 	orr.w	r2, r3, #32
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_TXFFLSH_Msk)) {}
 800d4c8:	bf00      	nop
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	691b      	ldr	r3, [r3, #16]
 800d4ce:	f003 0320 	and.w	r3, r3, #32
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d1f9      	bne.n	800d4ca <dwc2_core_init+0xa6>
}
 800d4d6:	bf00      	nop
 800d4d8:	69fb      	ldr	r3, [r7, #28]
 800d4da:	613b      	str	r3, [r7, #16]
  dwc2->grstctl = GRSTCTL_RXFFLSH;
 800d4dc:	693b      	ldr	r3, [r7, #16]
 800d4de:	2210      	movs	r2, #16
 800d4e0:	611a      	str	r2, [r3, #16]
  while (0 != (dwc2->grstctl & GRSTCTL_RXFFLSH_Msk)) {}
 800d4e2:	bf00      	nop
 800d4e4:	693b      	ldr	r3, [r7, #16]
 800d4e6:	691b      	ldr	r3, [r3, #16]
 800d4e8:	f003 0310 	and.w	r3, r3, #16
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d1f9      	bne.n	800d4e4 <dwc2_core_init+0xc0>
}
 800d4f0:	bf00      	nop

  dfifo_flush_tx(dwc2, 0x10); // all tx fifo
  dfifo_flush_rx(dwc2);

  // Clear pending and disable all interrupts
  dwc2->gintsts = 0xFFFFFFFFU;
 800d4f2:	69fb      	ldr	r3, [r7, #28]
 800d4f4:	f04f 32ff 	mov.w	r2, #4294967295
 800d4f8:	615a      	str	r2, [r3, #20]
  dwc2->gotgint = 0xFFFFFFFFU;
 800d4fa:	69fb      	ldr	r3, [r7, #28]
 800d4fc:	f04f 32ff 	mov.w	r2, #4294967295
 800d500:	605a      	str	r2, [r3, #4]
  dwc2->gintmsk = 0;
 800d502:	69fb      	ldr	r3, [r7, #28]
 800d504:	2200      	movs	r2, #0
 800d506:	619a      	str	r2, [r3, #24]

  TU_LOG(DWC2_COMMON_DEBUG, "DMA = %u\r\n", is_dma);

  if (is_dma) {
 800d508:	797b      	ldrb	r3, [r7, #5]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d006      	beq.n	800d51c <dwc2_core_init+0xf8>
    // DMA seems to be only settable after a core reset, and not possible to switch on-the-fly
    dwc2->gahbcfg |= GAHBCFG_DMAEN | GAHBCFG_HBSTLEN_2;
 800d50e:	69fb      	ldr	r3, [r7, #28]
 800d510:	689b      	ldr	r3, [r3, #8]
 800d512:	f043 0226 	orr.w	r2, r3, #38	@ 0x26
 800d516:	69fb      	ldr	r3, [r7, #28]
 800d518:	609a      	str	r2, [r3, #8]
 800d51a:	e005      	b.n	800d528 <dwc2_core_init+0x104>
  } else {
    dwc2->gintmsk |= GINTSTS_RXFLVL;
 800d51c:	69fb      	ldr	r3, [r7, #28]
 800d51e:	699b      	ldr	r3, [r3, #24]
 800d520:	f043 0210 	orr.w	r2, r3, #16
 800d524:	69fb      	ldr	r3, [r7, #28]
 800d526:	619a      	str	r2, [r3, #24]
  }

  return true;
 800d528:	2301      	movs	r3, #1
}
 800d52a:	4618      	mov	r0, r3
 800d52c:	3720      	adds	r7, #32
 800d52e:	46bd      	mov	sp, r7
 800d530:	bd80      	pop	{r7, pc}
 800d532:	bf00      	nop
 800d534:	0800f0a4 	.word	0x0800f0a4
 800d538:	e000edf0 	.word	0xe000edf0

0800d53c <dfifo_read_packet>:

//--------------------------------------------------------------------
// DFIFO
//--------------------------------------------------------------------
// Read a single data packet from receive DFIFO
void dfifo_read_packet(dwc2_regs_t* dwc2, uint8_t* dst, uint16_t len) {
 800d53c:	b480      	push	{r7}
 800d53e:	b08f      	sub	sp, #60	@ 0x3c
 800d540:	af00      	add	r7, sp, #0
 800d542:	60f8      	str	r0, [r7, #12]
 800d544:	60b9      	str	r1, [r7, #8]
 800d546:	4613      	mov	r3, r2
 800d548:	80fb      	strh	r3, [r7, #6]
  const volatile uint32_t* rx_fifo = dwc2->fifo[0];
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d550:	633b      	str	r3, [r7, #48]	@ 0x30

  // Reading full available 32 bit words from fifo
  uint16_t word_count = len >> 2;
 800d552:	88fb      	ldrh	r3, [r7, #6]
 800d554:	089b      	lsrs	r3, r3, #2
 800d556:	86fb      	strh	r3, [r7, #54]	@ 0x36
  while (word_count--) {
 800d558:	e00b      	b.n	800d572 <dfifo_read_packet+0x36>
    tu_unaligned_write32(dst, *rx_fifo);
 800d55a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	68ba      	ldr	r2, [r7, #8]
 800d560:	627a      	str	r2, [r7, #36]	@ 0x24
 800d562:	623b      	str	r3, [r7, #32]
  *((uint32_t *) mem) = value;
 800d564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d566:	6a3a      	ldr	r2, [r7, #32]
 800d568:	601a      	str	r2, [r3, #0]
}
 800d56a:	bf00      	nop
    dst += 4;
 800d56c:	68bb      	ldr	r3, [r7, #8]
 800d56e:	3304      	adds	r3, #4
 800d570:	60bb      	str	r3, [r7, #8]
  while (word_count--) {
 800d572:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800d574:	1e5a      	subs	r2, r3, #1
 800d576:	86fa      	strh	r2, [r7, #54]	@ 0x36
 800d578:	2b00      	cmp	r3, #0
 800d57a:	d1ee      	bne.n	800d55a <dfifo_read_packet+0x1e>
  }

  // Read the remaining 1-3 bytes from fifo
  const uint8_t bytes_rem = len & 0x03;
 800d57c:	88fb      	ldrh	r3, [r7, #6]
 800d57e:	b2db      	uxtb	r3, r3
 800d580:	f003 0303 	and.w	r3, r3, #3
 800d584:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (bytes_rem != 0) {
 800d588:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d020      	beq.n	800d5d2 <dfifo_read_packet+0x96>
    const uint32_t tmp = *rx_fifo;
 800d590:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d596:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d598:	61fb      	str	r3, [r7, #28]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte0(uint32_t ui32) { return TU_U32_BYTE0(ui32); }
 800d59a:	69fb      	ldr	r3, [r7, #28]
 800d59c:	b2da      	uxtb	r2, r3
    dst[0] = tu_u32_byte0(tmp);
 800d59e:	68bb      	ldr	r3, [r7, #8]
 800d5a0:	701a      	strb	r2, [r3, #0]
    if (bytes_rem > 1) {
 800d5a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d5a6:	2b01      	cmp	r3, #1
 800d5a8:	d907      	bls.n	800d5ba <dfifo_read_packet+0x7e>
      dst[1] = tu_u32_byte1(tmp);
 800d5aa:	68bb      	ldr	r3, [r7, #8]
 800d5ac:	3301      	adds	r3, #1
 800d5ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d5b0:	61ba      	str	r2, [r7, #24]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte1(uint32_t ui32) { return TU_U32_BYTE1(ui32); }
 800d5b2:	69ba      	ldr	r2, [r7, #24]
 800d5b4:	0a12      	lsrs	r2, r2, #8
 800d5b6:	b2d2      	uxtb	r2, r2
 800d5b8:	701a      	strb	r2, [r3, #0]
    }
    if (bytes_rem > 2) {
 800d5ba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d5be:	2b02      	cmp	r3, #2
 800d5c0:	d907      	bls.n	800d5d2 <dfifo_read_packet+0x96>
      dst[2] = tu_u32_byte2(tmp);
 800d5c2:	68bb      	ldr	r3, [r7, #8]
 800d5c4:	3302      	adds	r3, #2
 800d5c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d5c8:	617a      	str	r2, [r7, #20]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u32_byte2(uint32_t ui32) { return TU_U32_BYTE2(ui32); }
 800d5ca:	697a      	ldr	r2, [r7, #20]
 800d5cc:	0c12      	lsrs	r2, r2, #16
 800d5ce:	b2d2      	uxtb	r2, r2
 800d5d0:	701a      	strb	r2, [r3, #0]
    }
  }
}
 800d5d2:	bf00      	nop
 800d5d4:	373c      	adds	r7, #60	@ 0x3c
 800d5d6:	46bd      	mov	sp, r7
 800d5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5dc:	4770      	bx	lr

0800d5de <dfifo_write_packet>:

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 800d5de:	b480      	push	{r7}
 800d5e0:	b08b      	sub	sp, #44	@ 0x2c
 800d5e2:	af00      	add	r7, sp, #0
 800d5e4:	60f8      	str	r0, [r7, #12]
 800d5e6:	607a      	str	r2, [r7, #4]
 800d5e8:	461a      	mov	r2, r3
 800d5ea:	460b      	mov	r3, r1
 800d5ec:	72fb      	strb	r3, [r7, #11]
 800d5ee:	4613      	mov	r3, r2
 800d5f0:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 800d5f2:	7afb      	ldrb	r3, [r7, #11]
 800d5f4:	3301      	adds	r3, #1
 800d5f6:	031b      	lsls	r3, r3, #12
 800d5f8:	68fa      	ldr	r2, [r7, #12]
 800d5fa:	4413      	add	r3, r2
 800d5fc:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 800d5fe:	893b      	ldrh	r3, [r7, #8]
 800d600:	089b      	lsrs	r3, r3, #2
 800d602:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 800d604:	e008      	b.n	800d618 <dfifo_write_packet+0x3a>
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 800d60a:	697b      	ldr	r3, [r7, #20]
 800d60c:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 800d60e:	69fb      	ldr	r3, [r7, #28]
 800d610:	601a      	str	r2, [r3, #0]
    src += 4;
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	3304      	adds	r3, #4
 800d616:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 800d618:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d61a:	1e5a      	subs	r2, r3, #1
 800d61c:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d1f1      	bne.n	800d606 <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 800d622:	893b      	ldrh	r3, [r7, #8]
 800d624:	b2db      	uxtb	r3, r3
 800d626:	f003 0303 	and.w	r3, r3, #3
 800d62a:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 800d62c:	7efb      	ldrb	r3, [r7, #27]
 800d62e:	2b00      	cmp	r3, #0
 800d630:	d019      	beq.n	800d666 <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	781b      	ldrb	r3, [r3, #0]
 800d636:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 800d638:	7efb      	ldrb	r3, [r7, #27]
 800d63a:	2b01      	cmp	r3, #1
 800d63c:	d906      	bls.n	800d64c <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	3301      	adds	r3, #1
 800d642:	781b      	ldrb	r3, [r3, #0]
 800d644:	021b      	lsls	r3, r3, #8
 800d646:	6a3a      	ldr	r2, [r7, #32]
 800d648:	4313      	orrs	r3, r2
 800d64a:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 800d64c:	7efb      	ldrb	r3, [r7, #27]
 800d64e:	2b02      	cmp	r3, #2
 800d650:	d906      	bls.n	800d660 <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	3302      	adds	r3, #2
 800d656:	781b      	ldrb	r3, [r3, #0]
 800d658:	041b      	lsls	r3, r3, #16
 800d65a:	6a3a      	ldr	r2, [r7, #32]
 800d65c:	4313      	orrs	r3, r2
 800d65e:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 800d660:	69fb      	ldr	r3, [r7, #28]
 800d662:	6a3a      	ldr	r2, [r7, #32]
 800d664:	601a      	str	r2, [r3, #0]
  }
}
 800d666:	bf00      	nop
 800d668:	372c      	adds	r7, #44	@ 0x2c
 800d66a:	46bd      	mov	sp, r7
 800d66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d670:	4770      	bx	lr
	...

0800d674 <tusb_rhport_init>:
}

//--------------------------------------------------------------------+
// Public API
//--------------------------------------------------------------------+
bool tusb_rhport_init(uint8_t rhport, const tusb_rhport_init_t* rh_init) {
 800d674:	b580      	push	{r7, lr}
 800d676:	b086      	sub	sp, #24
 800d678:	af00      	add	r7, sp, #0
 800d67a:	4603      	mov	r3, r0
 800d67c:	6039      	str	r1, [r7, #0]
 800d67e:	71fb      	strb	r3, [r7, #7]
  //  backward compatible called with tusb_init(void)
  #if defined(TUD_OPT_RHPORT) || defined(TUH_OPT_RHPORT)
  if (rh_init == NULL) {
 800d680:	683b      	ldr	r3, [r7, #0]
 800d682:	2b00      	cmp	r3, #0
 800d684:	d11f      	bne.n	800d6c6 <tusb_rhport_init+0x52>
    #if CFG_TUD_ENABLED && defined(TUD_OPT_RHPORT)
    // init device stack CFG_TUSB_RHPORTx_MODE must be defined
    const tusb_rhport_init_t dev_init = {
 800d686:	2301      	movs	r3, #1
 800d688:	723b      	strb	r3, [r7, #8]
 800d68a:	2300      	movs	r3, #0
 800d68c:	727b      	strb	r3, [r7, #9]
      .role = TUSB_ROLE_DEVICE,
      .speed = TUD_OPT_HIGH_SPEED ? TUSB_SPEED_HIGH : TUSB_SPEED_FULL
    };
    TU_ASSERT ( tud_rhport_init(TUD_OPT_RHPORT, &dev_init) );
 800d68e:	f107 0308 	add.w	r3, r7, #8
 800d692:	4619      	mov	r1, r3
 800d694:	2000      	movs	r0, #0
 800d696:	f7fb feb5 	bl	8009404 <tud_rhport_init>
 800d69a:	4603      	mov	r3, r0
 800d69c:	f083 0301 	eor.w	r3, r3, #1
 800d6a0:	b2db      	uxtb	r3, r3
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	d00a      	beq.n	800d6bc <tusb_rhport_init+0x48>
 800d6a6:	4b23      	ldr	r3, [pc, #140]	@ (800d734 <tusb_rhport_init+0xc0>)
 800d6a8:	60fb      	str	r3, [r7, #12]
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	f003 0301 	and.w	r3, r3, #1
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d000      	beq.n	800d6b8 <tusb_rhport_init+0x44>
 800d6b6:	be00      	bkpt	0x0000
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	e036      	b.n	800d72a <tusb_rhport_init+0xb6>
    _tusb_rhport_role[TUD_OPT_RHPORT] = TUSB_ROLE_DEVICE;
 800d6bc:	4b1e      	ldr	r3, [pc, #120]	@ (800d738 <tusb_rhport_init+0xc4>)
 800d6be:	2201      	movs	r2, #1
 800d6c0:	701a      	strb	r2, [r3, #0]
    };
    TU_ASSERT( tuh_rhport_init(TUH_OPT_RHPORT, &host_init) );
    _tusb_rhport_role[TUH_OPT_RHPORT] = TUSB_ROLE_HOST;
    #endif

    return true;
 800d6c2:	2301      	movs	r3, #1
 800d6c4:	e031      	b.n	800d72a <tusb_rhport_init+0xb6>
  }
  #endif

  // new API with explicit rhport and role
  TU_ASSERT(rhport < TUP_USBIP_CONTROLLER_NUM && rh_init->role != TUSB_ROLE_INVALID);
 800d6c6:	79fb      	ldrb	r3, [r7, #7]
 800d6c8:	2b01      	cmp	r3, #1
 800d6ca:	d803      	bhi.n	800d6d4 <tusb_rhport_init+0x60>
 800d6cc:	683b      	ldr	r3, [r7, #0]
 800d6ce:	781b      	ldrb	r3, [r3, #0]
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d10a      	bne.n	800d6ea <tusb_rhport_init+0x76>
 800d6d4:	4b17      	ldr	r3, [pc, #92]	@ (800d734 <tusb_rhport_init+0xc0>)
 800d6d6:	613b      	str	r3, [r7, #16]
 800d6d8:	693b      	ldr	r3, [r7, #16]
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	f003 0301 	and.w	r3, r3, #1
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d000      	beq.n	800d6e6 <tusb_rhport_init+0x72>
 800d6e4:	be00      	bkpt	0x0000
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	e01f      	b.n	800d72a <tusb_rhport_init+0xb6>
  _tusb_rhport_role[rhport] = rh_init->role;
 800d6ea:	79fb      	ldrb	r3, [r7, #7]
 800d6ec:	683a      	ldr	r2, [r7, #0]
 800d6ee:	7811      	ldrb	r1, [r2, #0]
 800d6f0:	4a11      	ldr	r2, [pc, #68]	@ (800d738 <tusb_rhport_init+0xc4>)
 800d6f2:	54d1      	strb	r1, [r2, r3]

  #if CFG_TUD_ENABLED
  if (rh_init->role == TUSB_ROLE_DEVICE) {
 800d6f4:	683b      	ldr	r3, [r7, #0]
 800d6f6:	781b      	ldrb	r3, [r3, #0]
 800d6f8:	2b01      	cmp	r3, #1
 800d6fa:	d115      	bne.n	800d728 <tusb_rhport_init+0xb4>
    TU_ASSERT(tud_rhport_init(rhport, rh_init));
 800d6fc:	79fb      	ldrb	r3, [r7, #7]
 800d6fe:	6839      	ldr	r1, [r7, #0]
 800d700:	4618      	mov	r0, r3
 800d702:	f7fb fe7f 	bl	8009404 <tud_rhport_init>
 800d706:	4603      	mov	r3, r0
 800d708:	f083 0301 	eor.w	r3, r3, #1
 800d70c:	b2db      	uxtb	r3, r3
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d00a      	beq.n	800d728 <tusb_rhport_init+0xb4>
 800d712:	4b08      	ldr	r3, [pc, #32]	@ (800d734 <tusb_rhport_init+0xc0>)
 800d714:	617b      	str	r3, [r7, #20]
 800d716:	697b      	ldr	r3, [r7, #20]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	f003 0301 	and.w	r3, r3, #1
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d000      	beq.n	800d724 <tusb_rhport_init+0xb0>
 800d722:	be00      	bkpt	0x0000
 800d724:	2300      	movs	r3, #0
 800d726:	e000      	b.n	800d72a <tusb_rhport_init+0xb6>
  if (rh_init->role == TUSB_ROLE_HOST) {
    TU_ASSERT(tuh_rhport_init(rhport, rh_init));
  }
  #endif

  return true;
 800d728:	2301      	movs	r3, #1
}
 800d72a:	4618      	mov	r0, r3
 800d72c:	3718      	adds	r7, #24
 800d72e:	46bd      	mov	sp, r7
 800d730:	bd80      	pop	{r7, pc}
 800d732:	bf00      	nop
 800d734:	e000edf0 	.word	0xe000edf0
 800d738:	2001111c 	.word	0x2001111c

0800d73c <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800d73c:	b480      	push	{r7}
 800d73e:	b085      	sub	sp, #20
 800d740:	af00      	add	r7, sp, #0
 800d742:	6078      	str	r0, [r7, #4]
 800d744:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	781b      	ldrb	r3, [r3, #0]
 800d74a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d74e:	b2db      	uxtb	r3, r3
 800d750:	2b00      	cmp	r3, #0
 800d752:	d001      	beq.n	800d758 <tu_edpt_claim+0x1c>
 800d754:	2300      	movs	r3, #0
 800d756:	e027      	b.n	800d7a8 <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	781b      	ldrb	r3, [r3, #0]
 800d75c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d760:	b2db      	uxtb	r3, r3
 800d762:	2b00      	cmp	r3, #0
 800d764:	d001      	beq.n	800d76a <tu_edpt_claim+0x2e>
 800d766:	2300      	movs	r3, #0
 800d768:	e01e      	b.n	800d7a8 <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	781b      	ldrb	r3, [r3, #0]
 800d76e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d772:	b2db      	uxtb	r3, r3
 800d774:	2b00      	cmp	r3, #0
 800d776:	d108      	bne.n	800d78a <tu_edpt_claim+0x4e>
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	781b      	ldrb	r3, [r3, #0]
 800d77c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d780:	b2db      	uxtb	r3, r3
 800d782:	2b00      	cmp	r3, #0
 800d784:	d101      	bne.n	800d78a <tu_edpt_claim+0x4e>
 800d786:	2301      	movs	r3, #1
 800d788:	e000      	b.n	800d78c <tu_edpt_claim+0x50>
 800d78a:	2300      	movs	r3, #0
 800d78c:	73fb      	strb	r3, [r7, #15]
 800d78e:	7bfb      	ldrb	r3, [r7, #15]
 800d790:	f003 0301 	and.w	r3, r3, #1
 800d794:	73fb      	strb	r3, [r7, #15]
  if (available) {
 800d796:	7bfb      	ldrb	r3, [r7, #15]
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d004      	beq.n	800d7a6 <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 800d79c:	687a      	ldr	r2, [r7, #4]
 800d79e:	7813      	ldrb	r3, [r2, #0]
 800d7a0:	f043 0304 	orr.w	r3, r3, #4
 800d7a4:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 800d7a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7a8:	4618      	mov	r0, r3
 800d7aa:	3714      	adds	r7, #20
 800d7ac:	46bd      	mov	sp, r7
 800d7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7b2:	4770      	bx	lr

0800d7b4 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800d7b4:	b480      	push	{r7}
 800d7b6:	b085      	sub	sp, #20
 800d7b8:	af00      	add	r7, sp, #0
 800d7ba:	6078      	str	r0, [r7, #4]
 800d7bc:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	781b      	ldrb	r3, [r3, #0]
 800d7c2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800d7c6:	b2db      	uxtb	r3, r3
 800d7c8:	2b01      	cmp	r3, #1
 800d7ca:	d108      	bne.n	800d7de <tu_edpt_release+0x2a>
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	781b      	ldrb	r3, [r3, #0]
 800d7d0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800d7d4:	b2db      	uxtb	r3, r3
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d101      	bne.n	800d7de <tu_edpt_release+0x2a>
 800d7da:	2301      	movs	r3, #1
 800d7dc:	e000      	b.n	800d7e0 <tu_edpt_release+0x2c>
 800d7de:	2300      	movs	r3, #0
 800d7e0:	73fb      	strb	r3, [r7, #15]
 800d7e2:	7bfb      	ldrb	r3, [r7, #15]
 800d7e4:	f003 0301 	and.w	r3, r3, #1
 800d7e8:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 800d7ea:	7bfb      	ldrb	r3, [r7, #15]
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d004      	beq.n	800d7fa <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 800d7f0:	687a      	ldr	r2, [r7, #4]
 800d7f2:	7813      	ldrb	r3, [r2, #0]
 800d7f4:	f023 0304 	bic.w	r3, r3, #4
 800d7f8:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 800d7fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	3714      	adds	r7, #20
 800d800:	46bd      	mov	sp, r7
 800d802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d806:	4770      	bx	lr

0800d808 <tu_edpt_validate>:

bool tu_edpt_validate(tusb_desc_endpoint_t const* desc_ep, tusb_speed_t speed, bool is_host) {
 800d808:	b480      	push	{r7}
 800d80a:	b08b      	sub	sp, #44	@ 0x2c
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
 800d810:	460b      	mov	r3, r1
 800d812:	70fb      	strb	r3, [r7, #3]
 800d814:	4613      	mov	r3, r2
 800d816:	70bb      	strb	r3, [r7, #2]
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	60bb      	str	r3, [r7, #8]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_addr(uint8_t num, uint8_t dir) {
  return (uint8_t) (num | (dir == TUSB_DIR_IN ? TUSB_DIR_IN_MASK : 0u));
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_edpt_packet_size(tusb_desc_endpoint_t const* desc_ep) {
  return tu_le16toh(desc_ep->wMaxPacketSize) & 0x7FF;
 800d81c:	68bb      	ldr	r3, [r7, #8]
 800d81e:	889b      	ldrh	r3, [r3, #4]
 800d820:	b29b      	uxth	r3, r3
 800d822:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d826:	b29b      	uxth	r3, r3
  uint16_t const max_packet_size = tu_edpt_packet_size(desc_ep);
 800d828:	84fb      	strh	r3, [r7, #38]	@ 0x26
  TU_LOG2("  Open EP %02X with Size = %u\r\n", desc_ep->bEndpointAddress, max_packet_size);

  switch (desc_ep->bmAttributes.xfer) {
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	78db      	ldrb	r3, [r3, #3]
 800d82e:	f3c3 0301 	ubfx	r3, r3, #0, #2
 800d832:	b2db      	uxtb	r3, r3
 800d834:	2b03      	cmp	r3, #3
 800d836:	d059      	beq.n	800d8ec <tu_edpt_validate+0xe4>
 800d838:	2b03      	cmp	r3, #3
 800d83a:	dc6e      	bgt.n	800d91a <tu_edpt_validate+0x112>
 800d83c:	2b01      	cmp	r3, #1
 800d83e:	d002      	beq.n	800d846 <tu_edpt_validate+0x3e>
 800d840:	2b02      	cmp	r3, #2
 800d842:	d018      	beq.n	800d876 <tu_edpt_validate+0x6e>
 800d844:	e069      	b.n	800d91a <tu_edpt_validate+0x112>
    case TUSB_XFER_ISOCHRONOUS: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 1023);
 800d846:	78fb      	ldrb	r3, [r7, #3]
 800d848:	2b02      	cmp	r3, #2
 800d84a:	d102      	bne.n	800d852 <tu_edpt_validate+0x4a>
 800d84c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d850:	e001      	b.n	800d856 <tu_edpt_validate+0x4e>
 800d852:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 800d856:	827b      	strh	r3, [r7, #18]
      TU_ASSERT(max_packet_size <= spec_size);
 800d858:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800d85a:	8a7b      	ldrh	r3, [r7, #18]
 800d85c:	429a      	cmp	r2, r3
 800d85e:	d95e      	bls.n	800d91e <tu_edpt_validate+0x116>
 800d860:	4b35      	ldr	r3, [pc, #212]	@ (800d938 <tu_edpt_validate+0x130>)
 800d862:	60fb      	str	r3, [r7, #12]
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	681b      	ldr	r3, [r3, #0]
 800d868:	f003 0301 	and.w	r3, r3, #1
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d000      	beq.n	800d872 <tu_edpt_validate+0x6a>
 800d870:	be00      	bkpt	0x0000
 800d872:	2300      	movs	r3, #0
 800d874:	e059      	b.n	800d92a <tu_edpt_validate+0x122>
      break;
    }

    case TUSB_XFER_BULK:
      if (speed == TUSB_SPEED_HIGH) {
 800d876:	78fb      	ldrb	r3, [r7, #3]
 800d878:	2b02      	cmp	r3, #2
 800d87a:	d10e      	bne.n	800d89a <tu_edpt_validate+0x92>
        // Bulk highspeed must be EXACTLY 512
        TU_ASSERT(max_packet_size == 512);
 800d87c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d87e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d882:	d04e      	beq.n	800d922 <tu_edpt_validate+0x11a>
 800d884:	4b2c      	ldr	r3, [pc, #176]	@ (800d938 <tu_edpt_validate+0x130>)
 800d886:	617b      	str	r3, [r7, #20]
 800d888:	697b      	ldr	r3, [r7, #20]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	f003 0301 	and.w	r3, r3, #1
 800d890:	2b00      	cmp	r3, #0
 800d892:	d000      	beq.n	800d896 <tu_edpt_validate+0x8e>
 800d894:	be00      	bkpt	0x0000
 800d896:	2300      	movs	r3, #0
 800d898:	e047      	b.n	800d92a <tu_edpt_validate+0x122>
      } else {
        // Bulk fullspeed can only be 8, 16, 32, 64
        if (is_host && max_packet_size == 512) {
 800d89a:	78bb      	ldrb	r3, [r7, #2]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d00e      	beq.n	800d8be <tu_edpt_validate+0xb6>
 800d8a0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d8a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d8a6:	d10a      	bne.n	800d8be <tu_edpt_validate+0xb6>
          // HACK: while in host mode, some device incorrectly always report 512 regardless of link speed
          // overwrite descriptor to force 64
          TU_LOG1("  WARN: EP max packet size is 512 in fullspeed, force to 64\r\n");
          tusb_desc_endpoint_t* hacked_ep = (tusb_desc_endpoint_t*) (uintptr_t) desc_ep;
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	61fb      	str	r3, [r7, #28]
          hacked_ep->wMaxPacketSize = tu_htole16(64);
 800d8ac:	69fb      	ldr	r3, [r7, #28]
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d8b4:	711a      	strb	r2, [r3, #4]
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	715a      	strb	r2, [r3, #5]
        if (is_host && max_packet_size == 512) {
 800d8ba:	bf00      	nop
        } else {
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
                    max_packet_size == 32 || max_packet_size == 64);
        }
      }
      break;
 800d8bc:	e031      	b.n	800d922 <tu_edpt_validate+0x11a>
          TU_ASSERT(max_packet_size == 8  || max_packet_size == 16 ||
 800d8be:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d8c0:	2b08      	cmp	r3, #8
 800d8c2:	d02e      	beq.n	800d922 <tu_edpt_validate+0x11a>
 800d8c4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d8c6:	2b10      	cmp	r3, #16
 800d8c8:	d02b      	beq.n	800d922 <tu_edpt_validate+0x11a>
 800d8ca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d8cc:	2b20      	cmp	r3, #32
 800d8ce:	d028      	beq.n	800d922 <tu_edpt_validate+0x11a>
 800d8d0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d8d2:	2b40      	cmp	r3, #64	@ 0x40
 800d8d4:	d025      	beq.n	800d922 <tu_edpt_validate+0x11a>
 800d8d6:	4b18      	ldr	r3, [pc, #96]	@ (800d938 <tu_edpt_validate+0x130>)
 800d8d8:	61bb      	str	r3, [r7, #24]
 800d8da:	69bb      	ldr	r3, [r7, #24]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	f003 0301 	and.w	r3, r3, #1
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d000      	beq.n	800d8e8 <tu_edpt_validate+0xe0>
 800d8e6:	be00      	bkpt	0x0000
 800d8e8:	2300      	movs	r3, #0
 800d8ea:	e01e      	b.n	800d92a <tu_edpt_validate+0x122>

    case TUSB_XFER_INTERRUPT: {
      uint16_t const spec_size = (speed == TUSB_SPEED_HIGH ? 1024 : 64);
 800d8ec:	78fb      	ldrb	r3, [r7, #3]
 800d8ee:	2b02      	cmp	r3, #2
 800d8f0:	d102      	bne.n	800d8f8 <tu_edpt_validate+0xf0>
 800d8f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d8f6:	e000      	b.n	800d8fa <tu_edpt_validate+0xf2>
 800d8f8:	2340      	movs	r3, #64	@ 0x40
 800d8fa:	84bb      	strh	r3, [r7, #36]	@ 0x24
      TU_ASSERT(max_packet_size <= spec_size);
 800d8fc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800d8fe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d900:	429a      	cmp	r2, r3
 800d902:	d910      	bls.n	800d926 <tu_edpt_validate+0x11e>
 800d904:	4b0c      	ldr	r3, [pc, #48]	@ (800d938 <tu_edpt_validate+0x130>)
 800d906:	623b      	str	r3, [r7, #32]
 800d908:	6a3b      	ldr	r3, [r7, #32]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	f003 0301 	and.w	r3, r3, #1
 800d910:	2b00      	cmp	r3, #0
 800d912:	d000      	beq.n	800d916 <tu_edpt_validate+0x10e>
 800d914:	be00      	bkpt	0x0000
 800d916:	2300      	movs	r3, #0
 800d918:	e007      	b.n	800d92a <tu_edpt_validate+0x122>
      break;
    }

    default:
      return false;
 800d91a:	2300      	movs	r3, #0
 800d91c:	e005      	b.n	800d92a <tu_edpt_validate+0x122>
      break;
 800d91e:	bf00      	nop
 800d920:	e002      	b.n	800d928 <tu_edpt_validate+0x120>
      break;
 800d922:	bf00      	nop
 800d924:	e000      	b.n	800d928 <tu_edpt_validate+0x120>
      break;
 800d926:	bf00      	nop
  }

  return true;
 800d928:	2301      	movs	r3, #1
}
 800d92a:	4618      	mov	r0, r3
 800d92c:	372c      	adds	r7, #44	@ 0x2c
 800d92e:	46bd      	mov	sp, r7
 800d930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d934:	4770      	bx	lr
 800d936:	bf00      	nop
 800d938:	e000edf0 	.word	0xe000edf0

0800d93c <tu_edpt_bind_driver>:

void tu_edpt_bind_driver(uint8_t ep2drv[][2], tusb_desc_interface_t const* desc_itf, uint16_t desc_len,
                         uint8_t driver_id) {
 800d93c:	b480      	push	{r7}
 800d93e:	b08d      	sub	sp, #52	@ 0x34
 800d940:	af00      	add	r7, sp, #0
 800d942:	60f8      	str	r0, [r7, #12]
 800d944:	60b9      	str	r1, [r7, #8]
 800d946:	4611      	mov	r1, r2
 800d948:	461a      	mov	r2, r3
 800d94a:	460b      	mov	r3, r1
 800d94c:	80fb      	strh	r3, [r7, #6]
 800d94e:	4613      	mov	r3, r2
 800d950:	717b      	strb	r3, [r7, #5]
  uint8_t const* p_desc = (uint8_t const*) desc_itf;
 800d952:	68bb      	ldr	r3, [r7, #8]
 800d954:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint8_t const* desc_end = p_desc + desc_len;
 800d956:	88fb      	ldrh	r3, [r7, #6]
 800d958:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d95a:	4413      	add	r3, r2
 800d95c:	62bb      	str	r3, [r7, #40]	@ 0x28

  while (p_desc < desc_end) {
 800d95e:	e027      	b.n	800d9b0 <tu_edpt_bind_driver+0x74>
 800d960:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d962:	623b      	str	r3, [r7, #32]
  return ((uint8_t const*) desc)[DESC_OFFSET_LEN];
}

// get descriptor type
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_desc_type(void const* desc) {
  return ((uint8_t const*) desc)[DESC_OFFSET_TYPE];
 800d964:	6a3b      	ldr	r3, [r7, #32]
 800d966:	3301      	adds	r3, #1
 800d968:	781b      	ldrb	r3, [r3, #0]
    if (TUSB_DESC_ENDPOINT == tu_desc_type(p_desc)) {
 800d96a:	2b05      	cmp	r3, #5
 800d96c:	d116      	bne.n	800d99c <tu_edpt_bind_driver+0x60>
      uint8_t const ep_addr = ((tusb_desc_endpoint_t const*) p_desc)->bEndpointAddress;
 800d96e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d970:	789b      	ldrb	r3, [r3, #2]
 800d972:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d976:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d97a:	77bb      	strb	r3, [r7, #30]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800d97c:	7fbb      	ldrb	r3, [r7, #30]
 800d97e:	f003 030f 	and.w	r3, r3, #15
 800d982:	b2db      	uxtb	r3, r3
      TU_LOG(2, "  Bind EP %02x to driver id %u\r\n", ep_addr, driver_id);
      ep2drv[tu_edpt_number(ep_addr)][tu_edpt_dir(ep_addr)] = driver_id;
 800d984:	005b      	lsls	r3, r3, #1
 800d986:	68fa      	ldr	r2, [r7, #12]
 800d988:	4413      	add	r3, r2
 800d98a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800d98e:	77fa      	strb	r2, [r7, #31]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800d990:	7ffa      	ldrb	r2, [r7, #31]
 800d992:	09d2      	lsrs	r2, r2, #7
 800d994:	b2d2      	uxtb	r2, r2
 800d996:	4611      	mov	r1, r2
 800d998:	797a      	ldrb	r2, [r7, #5]
 800d99a:	545a      	strb	r2, [r3, r1]
 800d99c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d99e:	61bb      	str	r3, [r7, #24]
  uint8_t const* desc8 = (uint8_t const*) desc;
 800d9a0:	69bb      	ldr	r3, [r7, #24]
 800d9a2:	617b      	str	r3, [r7, #20]
  return desc8 + desc8[DESC_OFFSET_LEN];
 800d9a4:	697b      	ldr	r3, [r7, #20]
 800d9a6:	781b      	ldrb	r3, [r3, #0]
 800d9a8:	461a      	mov	r2, r3
 800d9aa:	697b      	ldr	r3, [r7, #20]
 800d9ac:	4413      	add	r3, r2
    }
    p_desc = tu_desc_next(p_desc);
 800d9ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (p_desc < desc_end) {
 800d9b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d9b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d9b4:	429a      	cmp	r2, r3
 800d9b6:	d3d3      	bcc.n	800d960 <tu_edpt_bind_driver+0x24>
  }
}
 800d9b8:	bf00      	nop
 800d9ba:	bf00      	nop
 800d9bc:	3734      	adds	r7, #52	@ 0x34
 800d9be:	46bd      	mov	sp, r7
 800d9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9c4:	4770      	bx	lr

0800d9c6 <tu_edpt_stream_init>:
//--------------------------------------------------------------------+
// Endpoint Stream Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_stream_init(tu_edpt_stream_t* s, bool is_host, bool is_tx, bool overwritable,
                         void* ff_buf, uint16_t ff_bufsize, uint8_t* ep_buf, uint16_t ep_bufsize) {
 800d9c6:	b580      	push	{r7, lr}
 800d9c8:	b084      	sub	sp, #16
 800d9ca:	af02      	add	r7, sp, #8
 800d9cc:	6078      	str	r0, [r7, #4]
 800d9ce:	4608      	mov	r0, r1
 800d9d0:	4611      	mov	r1, r2
 800d9d2:	461a      	mov	r2, r3
 800d9d4:	4603      	mov	r3, r0
 800d9d6:	70fb      	strb	r3, [r7, #3]
 800d9d8:	460b      	mov	r3, r1
 800d9da:	70bb      	strb	r3, [r7, #2]
 800d9dc:	4613      	mov	r3, r2
 800d9de:	707b      	strb	r3, [r7, #1]
  (void) is_tx;

  s->is_host = is_host;
 800d9e0:	687a      	ldr	r2, [r7, #4]
 800d9e2:	7813      	ldrb	r3, [r2, #0]
 800d9e4:	78f9      	ldrb	r1, [r7, #3]
 800d9e6:	f361 0300 	bfi	r3, r1, #0, #1
 800d9ea:	7013      	strb	r3, [r2, #0]
  tu_fifo_config(&s->ff, ff_buf, ff_bufsize, 1, overwritable);
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	f103 0008 	add.w	r0, r3, #8
 800d9f2:	8aba      	ldrh	r2, [r7, #20]
 800d9f4:	787b      	ldrb	r3, [r7, #1]
 800d9f6:	9300      	str	r3, [sp, #0]
 800d9f8:	2301      	movs	r3, #1
 800d9fa:	6939      	ldr	r1, [r7, #16]
 800d9fc:	f7fa fdce 	bl	800859c <tu_fifo_config>
    osal_mutex_t new_mutex = osal_mutex_create(&s->ff_mutexdef);
    tu_fifo_config_mutex(&s->ff, is_tx ? new_mutex : NULL, is_tx ? NULL : new_mutex);
  }
  #endif

  s->ep_buf = ep_buf;
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	69ba      	ldr	r2, [r7, #24]
 800da04:	605a      	str	r2, [r3, #4]
  s->ep_bufsize = ep_bufsize;
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	8bba      	ldrh	r2, [r7, #28]
 800da0a:	805a      	strh	r2, [r3, #2]

  return true;
 800da0c:	2301      	movs	r3, #1
}
 800da0e:	4618      	mov	r0, r3
 800da10:	3708      	adds	r7, #8
 800da12:	46bd      	mov	sp, r7
 800da14:	bd80      	pop	{r7, pc}

0800da16 <tu_edpt_stream_deinit>:

bool tu_edpt_stream_deinit(tu_edpt_stream_t *s) {
 800da16:	b480      	push	{r7}
 800da18:	b083      	sub	sp, #12
 800da1a:	af00      	add	r7, sp, #0
 800da1c:	6078      	str	r0, [r7, #4]
  }
  if (s->ff.mutex_rd) {
    osal_mutex_delete(s->ff.mutex_rd);
  }
  #endif
  return true;
 800da1e:	2301      	movs	r3, #1
}
 800da20:	4618      	mov	r0, r3
 800da22:	370c      	adds	r7, #12
 800da24:	46bd      	mov	sp, r7
 800da26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da2a:	4770      	bx	lr

0800da2c <tu_edpt_stream_write_zlp_if_needed>:
}

//--------------------------------------------------------------------+
// Stream Write
//--------------------------------------------------------------------+
bool tu_edpt_stream_write_zlp_if_needed(uint8_t hwid, tu_edpt_stream_t* s, uint32_t last_xferred_bytes) {
 800da2c:	b590      	push	{r4, r7, lr}
 800da2e:	b091      	sub	sp, #68	@ 0x44
 800da30:	af02      	add	r7, sp, #8
 800da32:	4603      	mov	r3, r0
 800da34:	60b9      	str	r1, [r7, #8]
 800da36:	607a      	str	r2, [r7, #4]
 800da38:	73fb      	strb	r3, [r7, #15]
  // ZLP condition: no pending data, last transferred bytes is multiple of packet size
  const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800da3a:	68bb      	ldr	r3, [r7, #8]
 800da3c:	781b      	ldrb	r3, [r3, #0]
 800da3e:	f003 0302 	and.w	r3, r3, #2
 800da42:	b2db      	uxtb	r3, r3
 800da44:	2b00      	cmp	r3, #0
 800da46:	d002      	beq.n	800da4e <tu_edpt_stream_write_zlp_if_needed+0x22>
 800da48:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800da4c:	e000      	b.n	800da50 <tu_edpt_stream_write_zlp_if_needed+0x24>
 800da4e:	2340      	movs	r3, #64	@ 0x40
 800da50:	86fb      	strh	r3, [r7, #54]	@ 0x36
  TU_VERIFY(tu_fifo_empty(&s->ff) && last_xferred_bytes > 0 && (0 == (last_xferred_bytes & (mps - 1))));
 800da52:	68bb      	ldr	r3, [r7, #8]
 800da54:	3308      	adds	r3, #8
 800da56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  const uint16_t wr_idx = f->wr_idx;
 800da58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da5a:	891b      	ldrh	r3, [r3, #8]
 800da5c:	857b      	strh	r3, [r7, #42]	@ 0x2a
  const uint16_t rd_idx = f->rd_idx;
 800da5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da60:	895b      	ldrh	r3, [r3, #10]
 800da62:	853b      	strh	r3, [r7, #40]	@ 0x28
  return wr_idx == rd_idx;
 800da64:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800da66:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800da68:	429a      	cmp	r2, r3
 800da6a:	bf0c      	ite	eq
 800da6c:	2301      	moveq	r3, #1
 800da6e:	2300      	movne	r3, #0
 800da70:	b2db      	uxtb	r3, r3
 800da72:	f083 0301 	eor.w	r3, r3, #1
 800da76:	b2db      	uxtb	r3, r3
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d109      	bne.n	800da90 <tu_edpt_stream_write_zlp_if_needed+0x64>
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d006      	beq.n	800da90 <tu_edpt_stream_write_zlp_if_needed+0x64>
 800da82:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800da84:	3b01      	subs	r3, #1
 800da86:	461a      	mov	r2, r3
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	4013      	ands	r3, r2
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d001      	beq.n	800da94 <tu_edpt_stream_write_zlp_if_needed+0x68>
 800da90:	2300      	movs	r3, #0
 800da92:	e05e      	b.n	800db52 <tu_edpt_stream_write_zlp_if_needed+0x126>
 800da94:	7bfb      	ldrb	r3, [r7, #15]
 800da96:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800da9a:	68bb      	ldr	r3, [r7, #8]
 800da9c:	623b      	str	r3, [r7, #32]
  if (s->is_host) {
 800da9e:	6a3b      	ldr	r3, [r7, #32]
 800daa0:	781b      	ldrb	r3, [r3, #0]
 800daa2:	f003 0301 	and.w	r3, r3, #1
 800daa6:	b2db      	uxtb	r3, r3
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d109      	bne.n	800dac0 <tu_edpt_stream_write_zlp_if_needed+0x94>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800daac:	6a3b      	ldr	r3, [r7, #32]
 800daae:	785a      	ldrb	r2, [r3, #1]
 800dab0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dab4:	4611      	mov	r1, r2
 800dab6:	4618      	mov	r0, r3
 800dab8:	f7fd f88e 	bl	800abd8 <usbd_edpt_claim>
 800dabc:	4603      	mov	r3, r0
 800dabe:	e000      	b.n	800dac2 <tu_edpt_stream_write_zlp_if_needed+0x96>
  return false;
 800dac0:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s));
 800dac2:	f083 0301 	eor.w	r3, r3, #1
 800dac6:	b2db      	uxtb	r3, r3
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d001      	beq.n	800dad0 <tu_edpt_stream_write_zlp_if_needed+0xa4>
 800dacc:	2300      	movs	r3, #0
 800dace:	e040      	b.n	800db52 <tu_edpt_stream_write_zlp_if_needed+0x126>
 800dad0:	7bfb      	ldrb	r3, [r7, #15]
 800dad2:	77fb      	strb	r3, [r7, #31]
 800dad4:	68bb      	ldr	r3, [r7, #8]
 800dad6:	61bb      	str	r3, [r7, #24]
 800dad8:	2300      	movs	r3, #0
 800dada:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800dadc:	69bb      	ldr	r3, [r7, #24]
 800dade:	781b      	ldrb	r3, [r3, #0]
 800dae0:	f003 0301 	and.w	r3, r3, #1
 800dae4:	b2db      	uxtb	r3, r3
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d121      	bne.n	800db2e <tu_edpt_stream_write_zlp_if_needed+0x102>
    if (s->ep_buf == NULL) {
 800daea:	69bb      	ldr	r3, [r7, #24]
 800daec:	685b      	ldr	r3, [r3, #4]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d10c      	bne.n	800db0c <tu_edpt_stream_write_zlp_if_needed+0xe0>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800daf2:	69bb      	ldr	r3, [r7, #24]
 800daf4:	7859      	ldrb	r1, [r3, #1]
 800daf6:	69bb      	ldr	r3, [r7, #24]
 800daf8:	f103 0208 	add.w	r2, r3, #8
 800dafc:	8afb      	ldrh	r3, [r7, #22]
 800dafe:	7ff8      	ldrb	r0, [r7, #31]
 800db00:	2400      	movs	r4, #0
 800db02:	9400      	str	r4, [sp, #0]
 800db04:	f7fd f932 	bl	800ad6c <usbd_edpt_xfer_fifo>
 800db08:	4603      	mov	r3, r0
 800db0a:	e011      	b.n	800db30 <tu_edpt_stream_write_zlp_if_needed+0x104>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800db0c:	69bb      	ldr	r3, [r7, #24]
 800db0e:	7859      	ldrb	r1, [r3, #1]
 800db10:	8afb      	ldrh	r3, [r7, #22]
 800db12:	2b00      	cmp	r3, #0
 800db14:	d002      	beq.n	800db1c <tu_edpt_stream_write_zlp_if_needed+0xf0>
 800db16:	69bb      	ldr	r3, [r7, #24]
 800db18:	685a      	ldr	r2, [r3, #4]
 800db1a:	e000      	b.n	800db1e <tu_edpt_stream_write_zlp_if_needed+0xf2>
 800db1c:	2200      	movs	r2, #0
 800db1e:	8afb      	ldrh	r3, [r7, #22]
 800db20:	7ff8      	ldrb	r0, [r7, #31]
 800db22:	2400      	movs	r4, #0
 800db24:	9400      	str	r4, [sp, #0]
 800db26:	f7fd f8a7 	bl	800ac78 <usbd_edpt_xfer>
 800db2a:	4603      	mov	r3, r0
 800db2c:	e000      	b.n	800db30 <tu_edpt_stream_write_zlp_if_needed+0x104>
  return false;
 800db2e:	2300      	movs	r3, #0
  TU_ASSERT(stream_xfer(hwid, s, 0));
 800db30:	f083 0301 	eor.w	r3, r3, #1
 800db34:	b2db      	uxtb	r3, r3
 800db36:	2b00      	cmp	r3, #0
 800db38:	d00a      	beq.n	800db50 <tu_edpt_stream_write_zlp_if_needed+0x124>
 800db3a:	4b08      	ldr	r3, [pc, #32]	@ (800db5c <tu_edpt_stream_write_zlp_if_needed+0x130>)
 800db3c:	633b      	str	r3, [r7, #48]	@ 0x30
 800db3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	f003 0301 	and.w	r3, r3, #1
 800db46:	2b00      	cmp	r3, #0
 800db48:	d000      	beq.n	800db4c <tu_edpt_stream_write_zlp_if_needed+0x120>
 800db4a:	be00      	bkpt	0x0000
 800db4c:	2300      	movs	r3, #0
 800db4e:	e000      	b.n	800db52 <tu_edpt_stream_write_zlp_if_needed+0x126>
  return true;
 800db50:	2301      	movs	r3, #1
}
 800db52:	4618      	mov	r0, r3
 800db54:	373c      	adds	r7, #60	@ 0x3c
 800db56:	46bd      	mov	sp, r7
 800db58:	bd90      	pop	{r4, r7, pc}
 800db5a:	bf00      	nop
 800db5c:	e000edf0 	.word	0xe000edf0

0800db60 <tu_edpt_stream_write_xfer>:

uint32_t tu_edpt_stream_write_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800db60:	b590      	push	{r4, r7, lr}
 800db62:	b093      	sub	sp, #76	@ 0x4c
 800db64:	af02      	add	r7, sp, #8
 800db66:	4603      	mov	r3, r0
 800db68:	6039      	str	r1, [r7, #0]
 800db6a:	71fb      	strb	r3, [r7, #7]
  const uint16_t ff_count = tu_fifo_count(&s->ff);
 800db6c:	683b      	ldr	r3, [r7, #0]
 800db6e:	3308      	adds	r3, #8
 800db70:	637b      	str	r3, [r7, #52]	@ 0x34
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800db72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db74:	8899      	ldrh	r1, [r3, #4]
 800db76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db78:	891b      	ldrh	r3, [r3, #8]
 800db7a:	b29a      	uxth	r2, r3
 800db7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800db7e:	895b      	ldrh	r3, [r3, #10]
 800db80:	b29b      	uxth	r3, r3
 800db82:	8679      	strh	r1, [r7, #50]	@ 0x32
 800db84:	863a      	strh	r2, [r7, #48]	@ 0x30
 800db86:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  if (wr_idx >= rd_idx) {
 800db88:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800db8a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800db8c:	429a      	cmp	r2, r3
 800db8e:	d304      	bcc.n	800db9a <tu_edpt_stream_write_xfer+0x3a>
    return (uint16_t)(wr_idx - rd_idx);
 800db90:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800db92:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800db94:	1ad3      	subs	r3, r2, r3
 800db96:	b29b      	uxth	r3, r3
 800db98:	e008      	b.n	800dbac <tu_edpt_stream_write_xfer+0x4c>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800db9a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800db9c:	005b      	lsls	r3, r3, #1
 800db9e:	b29a      	uxth	r2, r3
 800dba0:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 800dba2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800dba4:	1acb      	subs	r3, r1, r3
 800dba6:	b29b      	uxth	r3, r3
 800dba8:	4413      	add	r3, r2
 800dbaa:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800dbac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dbae:	8892      	ldrh	r2, [r2, #4]
 800dbb0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800dbb2:	4613      	mov	r3, r2
 800dbb4:	857b      	strh	r3, [r7, #42]	@ 0x2a
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800dbb6:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800dbb8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800dbba:	4293      	cmp	r3, r2
 800dbbc:	bf28      	it	cs
 800dbbe:	4613      	movcs	r3, r2
 800dbc0:	b29b      	uxth	r3, r3
 800dbc2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  TU_VERIFY(ff_count > 0, 0); // skip if no data
 800dbc4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	d101      	bne.n	800dbce <tu_edpt_stream_write_xfer+0x6e>
 800dbca:	2300      	movs	r3, #0
 800dbcc:	e091      	b.n	800dcf2 <tu_edpt_stream_write_xfer+0x192>
 800dbce:	79fb      	ldrb	r3, [r7, #7]
 800dbd0:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800dbd4:	683b      	ldr	r3, [r7, #0]
 800dbd6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (s->is_host) {
 800dbd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbda:	781b      	ldrb	r3, [r3, #0]
 800dbdc:	f003 0301 	and.w	r3, r3, #1
 800dbe0:	b2db      	uxtb	r3, r3
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d109      	bne.n	800dbfa <tu_edpt_stream_write_xfer+0x9a>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800dbe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dbe8:	785a      	ldrb	r2, [r3, #1]
 800dbea:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800dbee:	4611      	mov	r1, r2
 800dbf0:	4618      	mov	r0, r3
 800dbf2:	f7fc fff1 	bl	800abd8 <usbd_edpt_claim>
 800dbf6:	4603      	mov	r3, r0
 800dbf8:	e000      	b.n	800dbfc <tu_edpt_stream_write_xfer+0x9c>
  return false;
 800dbfa:	2300      	movs	r3, #0
  TU_VERIFY(stream_claim(hwid, s), 0);
 800dbfc:	f083 0301 	eor.w	r3, r3, #1
 800dc00:	b2db      	uxtb	r3, r3
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d001      	beq.n	800dc0a <tu_edpt_stream_write_xfer+0xaa>
 800dc06:	2300      	movs	r3, #0
 800dc08:	e073      	b.n	800dcf2 <tu_edpt_stream_write_xfer+0x192>

  // Pull data from FIFO -> EP buf
  uint16_t count;
  if (s->ep_buf == NULL) {
 800dc0a:	683b      	ldr	r3, [r7, #0]
 800dc0c:	685b      	ldr	r3, [r3, #4]
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d102      	bne.n	800dc18 <tu_edpt_stream_write_xfer+0xb8>
    count = ff_count;
 800dc12:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800dc14:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800dc16:	e012      	b.n	800dc3e <tu_edpt_stream_write_xfer+0xde>
  } else {
    count = tu_fifo_read_n(&s->ff, s->ep_buf, s->ep_bufsize);
 800dc18:	683b      	ldr	r3, [r7, #0]
 800dc1a:	f103 0208 	add.w	r2, r3, #8
 800dc1e:	683b      	ldr	r3, [r7, #0]
 800dc20:	685b      	ldr	r3, [r3, #4]
 800dc22:	6839      	ldr	r1, [r7, #0]
 800dc24:	8849      	ldrh	r1, [r1, #2]
 800dc26:	623a      	str	r2, [r7, #32]
 800dc28:	61fb      	str	r3, [r7, #28]
 800dc2a:	460b      	mov	r3, r1
 800dc2c:	837b      	strh	r3, [r7, #26]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800dc2e:	8b7a      	ldrh	r2, [r7, #26]
 800dc30:	2300      	movs	r3, #0
 800dc32:	69f9      	ldr	r1, [r7, #28]
 800dc34:	6a38      	ldr	r0, [r7, #32]
 800dc36:	f7fa ffed 	bl	8008c14 <tu_fifo_read_n_access_mode>
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  }

  if (count > 0) {
 800dc3e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d041      	beq.n	800dcc8 <tu_edpt_stream_write_xfer+0x168>
 800dc44:	79fb      	ldrb	r3, [r7, #7]
 800dc46:	767b      	strb	r3, [r7, #25]
 800dc48:	683b      	ldr	r3, [r7, #0]
 800dc4a:	617b      	str	r3, [r7, #20]
 800dc4c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800dc4e:	827b      	strh	r3, [r7, #18]
  if (s->is_host) {
 800dc50:	697b      	ldr	r3, [r7, #20]
 800dc52:	781b      	ldrb	r3, [r3, #0]
 800dc54:	f003 0301 	and.w	r3, r3, #1
 800dc58:	b2db      	uxtb	r3, r3
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d121      	bne.n	800dca2 <tu_edpt_stream_write_xfer+0x142>
    if (s->ep_buf == NULL) {
 800dc5e:	697b      	ldr	r3, [r7, #20]
 800dc60:	685b      	ldr	r3, [r3, #4]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d10c      	bne.n	800dc80 <tu_edpt_stream_write_xfer+0x120>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800dc66:	697b      	ldr	r3, [r7, #20]
 800dc68:	7859      	ldrb	r1, [r3, #1]
 800dc6a:	697b      	ldr	r3, [r7, #20]
 800dc6c:	f103 0208 	add.w	r2, r3, #8
 800dc70:	8a7b      	ldrh	r3, [r7, #18]
 800dc72:	7e78      	ldrb	r0, [r7, #25]
 800dc74:	2400      	movs	r4, #0
 800dc76:	9400      	str	r4, [sp, #0]
 800dc78:	f7fd f878 	bl	800ad6c <usbd_edpt_xfer_fifo>
 800dc7c:	4603      	mov	r3, r0
 800dc7e:	e011      	b.n	800dca4 <tu_edpt_stream_write_xfer+0x144>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800dc80:	697b      	ldr	r3, [r7, #20]
 800dc82:	7859      	ldrb	r1, [r3, #1]
 800dc84:	8a7b      	ldrh	r3, [r7, #18]
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d002      	beq.n	800dc90 <tu_edpt_stream_write_xfer+0x130>
 800dc8a:	697b      	ldr	r3, [r7, #20]
 800dc8c:	685a      	ldr	r2, [r3, #4]
 800dc8e:	e000      	b.n	800dc92 <tu_edpt_stream_write_xfer+0x132>
 800dc90:	2200      	movs	r2, #0
 800dc92:	8a7b      	ldrh	r3, [r7, #18]
 800dc94:	7e78      	ldrb	r0, [r7, #25]
 800dc96:	2400      	movs	r4, #0
 800dc98:	9400      	str	r4, [sp, #0]
 800dc9a:	f7fc ffed 	bl	800ac78 <usbd_edpt_xfer>
 800dc9e:	4603      	mov	r3, r0
 800dca0:	e000      	b.n	800dca4 <tu_edpt_stream_write_xfer+0x144>
  return false;
 800dca2:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800dca4:	f083 0301 	eor.w	r3, r3, #1
 800dca8:	b2db      	uxtb	r3, r3
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d00a      	beq.n	800dcc4 <tu_edpt_stream_write_xfer+0x164>
 800dcae:	4b13      	ldr	r3, [pc, #76]	@ (800dcfc <tu_edpt_stream_write_xfer+0x19c>)
 800dcb0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dcb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcb4:	681b      	ldr	r3, [r3, #0]
 800dcb6:	f003 0301 	and.w	r3, r3, #1
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d000      	beq.n	800dcc0 <tu_edpt_stream_write_xfer+0x160>
 800dcbe:	be00      	bkpt	0x0000
 800dcc0:	2300      	movs	r3, #0
 800dcc2:	e016      	b.n	800dcf2 <tu_edpt_stream_write_xfer+0x192>
    return count;
 800dcc4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800dcc6:	e014      	b.n	800dcf2 <tu_edpt_stream_write_xfer+0x192>
 800dcc8:	79fb      	ldrb	r3, [r7, #7]
 800dcca:	747b      	strb	r3, [r7, #17]
 800dccc:	683b      	ldr	r3, [r7, #0]
 800dcce:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	781b      	ldrb	r3, [r3, #0]
 800dcd4:	f003 0301 	and.w	r3, r3, #1
 800dcd8:	b2db      	uxtb	r3, r3
 800dcda:	2b00      	cmp	r3, #0
 800dcdc:	d107      	bne.n	800dcee <tu_edpt_stream_write_xfer+0x18e>
    return usbd_edpt_release(hwid, s->ep_addr);
 800dcde:	68fb      	ldr	r3, [r7, #12]
 800dce0:	785a      	ldrb	r2, [r3, #1]
 800dce2:	7c7b      	ldrb	r3, [r7, #17]
 800dce4:	4611      	mov	r1, r2
 800dce6:	4618      	mov	r0, r3
 800dce8:	f7fc ff9e 	bl	800ac28 <usbd_edpt_release>
 800dcec:	e000      	b.n	800dcf0 <tu_edpt_stream_write_xfer+0x190>
  return false;
 800dcee:	bf00      	nop
  } else {
    // Release endpoint since we don't make any transfer
    // Note: data is dropped if terminal is not connected
    stream_release(hwid, s);
    return 0;
 800dcf0:	2300      	movs	r3, #0
  }
}
 800dcf2:	4618      	mov	r0, r3
 800dcf4:	3744      	adds	r7, #68	@ 0x44
 800dcf6:	46bd      	mov	sp, r7
 800dcf8:	bd90      	pop	{r4, r7, pc}
 800dcfa:	bf00      	nop
 800dcfc:	e000edf0 	.word	0xe000edf0

0800dd00 <tu_edpt_stream_write>:

uint32_t tu_edpt_stream_write(uint8_t hwid, tu_edpt_stream_t *s, const void *buffer, uint32_t bufsize) {
 800dd00:	b590      	push	{r4, r7, lr}
 800dd02:	b09b      	sub	sp, #108	@ 0x6c
 800dd04:	af02      	add	r7, sp, #8
 800dd06:	60b9      	str	r1, [r7, #8]
 800dd08:	607a      	str	r2, [r7, #4]
 800dd0a:	603b      	str	r3, [r7, #0]
 800dd0c:	4603      	mov	r3, r0
 800dd0e:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(bufsize > 0); // TODO support ZLP
 800dd10:	683b      	ldr	r3, [r7, #0]
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d101      	bne.n	800dd1a <tu_edpt_stream_write+0x1a>
 800dd16:	2300      	movs	r3, #0
 800dd18:	e0e3      	b.n	800dee2 <tu_edpt_stream_write+0x1e2>

  if (0 == tu_fifo_depth(&s->ff)) {
 800dd1a:	68bb      	ldr	r3, [r7, #8]
 800dd1c:	3308      	adds	r3, #8
 800dd1e:	653b      	str	r3, [r7, #80]	@ 0x50
  return f->depth;
 800dd20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800dd22:	889b      	ldrh	r3, [r3, #4]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d17e      	bne.n	800de26 <tu_edpt_stream_write+0x126>
 800dd28:	7bfb      	ldrb	r3, [r7, #15]
 800dd2a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800dd2e:	68bb      	ldr	r3, [r7, #8]
 800dd30:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (s->is_host) {
 800dd32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd34:	781b      	ldrb	r3, [r3, #0]
 800dd36:	f003 0301 	and.w	r3, r3, #1
 800dd3a:	b2db      	uxtb	r3, r3
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d109      	bne.n	800dd54 <tu_edpt_stream_write+0x54>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800dd40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd42:	785a      	ldrb	r2, [r3, #1]
 800dd44:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800dd48:	4611      	mov	r1, r2
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	f7fc ff44 	bl	800abd8 <usbd_edpt_claim>
 800dd50:	4603      	mov	r3, r0
 800dd52:	e000      	b.n	800dd56 <tu_edpt_stream_write+0x56>
  return false;
 800dd54:	2300      	movs	r3, #0
    // non-fifo mode
    TU_VERIFY(stream_claim(hwid, s), 0);
 800dd56:	f083 0301 	eor.w	r3, r3, #1
 800dd5a:	b2db      	uxtb	r3, r3
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d001      	beq.n	800dd64 <tu_edpt_stream_write+0x64>
 800dd60:	2300      	movs	r3, #0
 800dd62:	e0be      	b.n	800dee2 <tu_edpt_stream_write+0x1e2>
    uint32_t xact_len;
    if (s->ep_buf != NULL) {
 800dd64:	68bb      	ldr	r3, [r7, #8]
 800dd66:	685b      	ldr	r3, [r3, #4]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d013      	beq.n	800dd94 <tu_edpt_stream_write+0x94>
      // using ep buf
      xact_len = tu_min32(bufsize, s->ep_bufsize);
 800dd6c:	68bb      	ldr	r3, [r7, #8]
 800dd6e:	885b      	ldrh	r3, [r3, #2]
 800dd70:	461a      	mov	r2, r3
 800dd72:	683b      	ldr	r3, [r7, #0]
 800dd74:	647b      	str	r3, [r7, #68]	@ 0x44
 800dd76:	643a      	str	r2, [r7, #64]	@ 0x40
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_min32 (uint32_t x, uint32_t y) { return (x < y) ? x : y; }
 800dd78:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800dd7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd7c:	4293      	cmp	r3, r2
 800dd7e:	bf28      	it	cs
 800dd80:	4613      	movcs	r3, r2
 800dd82:	65fb      	str	r3, [r7, #92]	@ 0x5c
      memcpy(s->ep_buf, buffer, xact_len);
 800dd84:	68bb      	ldr	r3, [r7, #8]
 800dd86:	685b      	ldr	r3, [r3, #4]
 800dd88:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800dd8a:	6879      	ldr	r1, [r7, #4]
 800dd8c:	4618      	mov	r0, r3
 800dd8e:	f000 fb77 	bl	800e480 <memcpy>
 800dd92:	e001      	b.n	800dd98 <tu_edpt_stream_write+0x98>
    } else {
      // using hwfifo
      xact_len = bufsize;
 800dd94:	683b      	ldr	r3, [r7, #0]
 800dd96:	65fb      	str	r3, [r7, #92]	@ 0x5c
    }
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800dd98:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dd9a:	b29a      	uxth	r2, r3
 800dd9c:	7bfb      	ldrb	r3, [r7, #15]
 800dd9e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800dda2:	68bb      	ldr	r3, [r7, #8]
 800dda4:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dda6:	4613      	mov	r3, r2
 800dda8:	86fb      	strh	r3, [r7, #54]	@ 0x36
  if (s->is_host) {
 800ddaa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddac:	781b      	ldrb	r3, [r3, #0]
 800ddae:	f003 0301 	and.w	r3, r3, #1
 800ddb2:	b2db      	uxtb	r3, r3
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d123      	bne.n	800de00 <tu_edpt_stream_write+0x100>
    if (s->ep_buf == NULL) {
 800ddb8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddba:	685b      	ldr	r3, [r3, #4]
 800ddbc:	2b00      	cmp	r3, #0
 800ddbe:	d10d      	bne.n	800dddc <tu_edpt_stream_write+0xdc>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800ddc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddc2:	7859      	ldrb	r1, [r3, #1]
 800ddc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddc6:	f103 0208 	add.w	r2, r3, #8
 800ddca:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ddcc:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800ddd0:	2400      	movs	r4, #0
 800ddd2:	9400      	str	r4, [sp, #0]
 800ddd4:	f7fc ffca 	bl	800ad6c <usbd_edpt_xfer_fifo>
 800ddd8:	4603      	mov	r3, r0
 800ddda:	e012      	b.n	800de02 <tu_edpt_stream_write+0x102>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800dddc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ddde:	7859      	ldrb	r1, [r3, #1]
 800dde0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d002      	beq.n	800ddec <tu_edpt_stream_write+0xec>
 800dde6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dde8:	685a      	ldr	r2, [r3, #4]
 800ddea:	e000      	b.n	800ddee <tu_edpt_stream_write+0xee>
 800ddec:	2200      	movs	r2, #0
 800ddee:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ddf0:	f897 003f 	ldrb.w	r0, [r7, #63]	@ 0x3f
 800ddf4:	2400      	movs	r4, #0
 800ddf6:	9400      	str	r4, [sp, #0]
 800ddf8:	f7fc ff3e 	bl	800ac78 <usbd_edpt_xfer>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	e000      	b.n	800de02 <tu_edpt_stream_write+0x102>
  return false;
 800de00:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, (uint16_t) xact_len), 0);
 800de02:	f083 0301 	eor.w	r3, r3, #1
 800de06:	b2db      	uxtb	r3, r3
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d00a      	beq.n	800de22 <tu_edpt_stream_write+0x122>
 800de0c:	4b37      	ldr	r3, [pc, #220]	@ (800deec <tu_edpt_stream_write+0x1ec>)
 800de0e:	657b      	str	r3, [r7, #84]	@ 0x54
 800de10:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	f003 0301 	and.w	r3, r3, #1
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d000      	beq.n	800de1e <tu_edpt_stream_write+0x11e>
 800de1c:	be00      	bkpt	0x0000
 800de1e:	2300      	movs	r3, #0
 800de20:	e05f      	b.n	800dee2 <tu_edpt_stream_write+0x1e2>

    return xact_len;
 800de22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800de24:	e05d      	b.n	800dee2 <tu_edpt_stream_write+0x1e2>
  } else {
    const uint16_t ret = tu_fifo_write_n(&s->ff, buffer, (uint16_t) bufsize);
 800de26:	68bb      	ldr	r3, [r7, #8]
 800de28:	3308      	adds	r3, #8
 800de2a:	683a      	ldr	r2, [r7, #0]
 800de2c:	b292      	uxth	r2, r2
 800de2e:	633b      	str	r3, [r7, #48]	@ 0x30
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800de34:	4613      	mov	r3, r2
 800de36:	857b      	strh	r3, [r7, #42]	@ 0x2a
  return tu_fifo_write_n_access_mode(f, data, n, TU_FIFO_INC_ADDR_RW8);
 800de38:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800de3a:	2300      	movs	r3, #0
 800de3c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800de3e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800de40:	f7fa ff2c 	bl	8008c9c <tu_fifo_write_n_access_mode>
 800de44:	4603      	mov	r3, r0
 800de46:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a

    // flush if fifo has more than packet size or
    // in rare case: fifo depth is configured too small (which never reach packet size)
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800de4a:	68bb      	ldr	r3, [r7, #8]
 800de4c:	781b      	ldrb	r3, [r3, #0]
 800de4e:	f003 0302 	and.w	r3, r3, #2
 800de52:	b2db      	uxtb	r3, r3
 800de54:	2b00      	cmp	r3, #0
 800de56:	d002      	beq.n	800de5e <tu_edpt_stream_write+0x15e>
 800de58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800de5c:	e000      	b.n	800de60 <tu_edpt_stream_write+0x160>
 800de5e:	2340      	movs	r3, #64	@ 0x40
 800de60:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
    if ((tu_fifo_count(&s->ff) >= mps) || (tu_fifo_depth(&s->ff) < mps)) {
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	3308      	adds	r3, #8
 800de68:	627b      	str	r3, [r7, #36]	@ 0x24
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800de6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de6c:	8899      	ldrh	r1, [r3, #4]
 800de6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de70:	891b      	ldrh	r3, [r3, #8]
 800de72:	b29a      	uxth	r2, r3
 800de74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de76:	895b      	ldrh	r3, [r3, #10]
 800de78:	b29b      	uxth	r3, r3
 800de7a:	8479      	strh	r1, [r7, #34]	@ 0x22
 800de7c:	843a      	strh	r2, [r7, #32]
 800de7e:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800de80:	8c3a      	ldrh	r2, [r7, #32]
 800de82:	8bfb      	ldrh	r3, [r7, #30]
 800de84:	429a      	cmp	r2, r3
 800de86:	d304      	bcc.n	800de92 <tu_edpt_stream_write+0x192>
    return (uint16_t)(wr_idx - rd_idx);
 800de88:	8c3a      	ldrh	r2, [r7, #32]
 800de8a:	8bfb      	ldrh	r3, [r7, #30]
 800de8c:	1ad3      	subs	r3, r2, r3
 800de8e:	b29b      	uxth	r3, r3
 800de90:	e008      	b.n	800dea4 <tu_edpt_stream_write+0x1a4>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800de92:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800de94:	005b      	lsls	r3, r3, #1
 800de96:	b29a      	uxth	r2, r3
 800de98:	8c39      	ldrh	r1, [r7, #32]
 800de9a:	8bfb      	ldrh	r3, [r7, #30]
 800de9c:	1acb      	subs	r3, r1, r3
 800de9e:	b29b      	uxth	r3, r3
 800dea0:	4413      	add	r3, r2
 800dea2:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 800dea4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dea6:	8892      	ldrh	r2, [r2, #4]
 800dea8:	83bb      	strh	r3, [r7, #28]
 800deaa:	4613      	mov	r3, r2
 800deac:	837b      	strh	r3, [r7, #26]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800deae:	8bba      	ldrh	r2, [r7, #28]
 800deb0:	8b7b      	ldrh	r3, [r7, #26]
 800deb2:	4293      	cmp	r3, r2
 800deb4:	bf28      	it	cs
 800deb6:	4613      	movcs	r3, r2
 800deb8:	b29b      	uxth	r3, r3
 800deba:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800debe:	429a      	cmp	r2, r3
 800dec0:	d908      	bls.n	800ded4 <tu_edpt_stream_write+0x1d4>
 800dec2:	68bb      	ldr	r3, [r7, #8]
 800dec4:	3308      	adds	r3, #8
 800dec6:	617b      	str	r3, [r7, #20]
  return f->depth;
 800dec8:	697b      	ldr	r3, [r7, #20]
 800deca:	889b      	ldrh	r3, [r3, #4]
 800decc:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 800ded0:	429a      	cmp	r2, r3
 800ded2:	d904      	bls.n	800dede <tu_edpt_stream_write+0x1de>
      tu_edpt_stream_write_xfer(hwid, s);
 800ded4:	7bfb      	ldrb	r3, [r7, #15]
 800ded6:	68b9      	ldr	r1, [r7, #8]
 800ded8:	4618      	mov	r0, r3
 800deda:	f7ff fe41 	bl	800db60 <tu_edpt_stream_write_xfer>
    }
    return ret;
 800dede:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
  }
}
 800dee2:	4618      	mov	r0, r3
 800dee4:	3764      	adds	r7, #100	@ 0x64
 800dee6:	46bd      	mov	sp, r7
 800dee8:	bd90      	pop	{r4, r7, pc}
 800deea:	bf00      	nop
 800deec:	e000edf0 	.word	0xe000edf0

0800def0 <tu_edpt_stream_write_available>:

uint32_t tu_edpt_stream_write_available(uint8_t hwid, tu_edpt_stream_t* s) {
 800def0:	b580      	push	{r7, lr}
 800def2:	b08a      	sub	sp, #40	@ 0x28
 800def4:	af00      	add	r7, sp, #0
 800def6:	4603      	mov	r3, r0
 800def8:	6039      	str	r1, [r7, #0]
 800defa:	71fb      	strb	r3, [r7, #7]
  if (tu_fifo_depth(&s->ff) > 0) {
 800defc:	683b      	ldr	r3, [r7, #0]
 800defe:	3308      	adds	r3, #8
 800df00:	623b      	str	r3, [r7, #32]
 800df02:	6a3b      	ldr	r3, [r7, #32]
 800df04:	889b      	ldrh	r3, [r3, #4]
 800df06:	2b00      	cmp	r3, #0
 800df08:	d031      	beq.n	800df6e <tu_edpt_stream_write_available+0x7e>
    return (uint32_t) tu_fifo_remaining(&s->ff);
 800df0a:	683b      	ldr	r3, [r7, #0]
 800df0c:	3308      	adds	r3, #8
 800df0e:	61fb      	str	r3, [r7, #28]
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800df10:	69fb      	ldr	r3, [r7, #28]
 800df12:	8899      	ldrh	r1, [r3, #4]
 800df14:	69fb      	ldr	r3, [r7, #28]
 800df16:	891b      	ldrh	r3, [r3, #8]
 800df18:	b29a      	uxth	r2, r3
 800df1a:	69fb      	ldr	r3, [r7, #28]
 800df1c:	895b      	ldrh	r3, [r3, #10]
 800df1e:	b29b      	uxth	r3, r3
 800df20:	8379      	strh	r1, [r7, #26]
 800df22:	833a      	strh	r2, [r7, #24]
 800df24:	82fb      	strh	r3, [r7, #22]
 800df26:	8b7b      	ldrh	r3, [r7, #26]
 800df28:	82bb      	strh	r3, [r7, #20]
 800df2a:	8b3b      	ldrh	r3, [r7, #24]
 800df2c:	827b      	strh	r3, [r7, #18]
 800df2e:	8afb      	ldrh	r3, [r7, #22]
 800df30:	823b      	strh	r3, [r7, #16]
  if (wr_idx >= rd_idx) {
 800df32:	8a7a      	ldrh	r2, [r7, #18]
 800df34:	8a3b      	ldrh	r3, [r7, #16]
 800df36:	429a      	cmp	r2, r3
 800df38:	d304      	bcc.n	800df44 <tu_edpt_stream_write_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 800df3a:	8a7a      	ldrh	r2, [r7, #18]
 800df3c:	8a3b      	ldrh	r3, [r7, #16]
 800df3e:	1ad3      	subs	r3, r2, r3
 800df40:	b29b      	uxth	r3, r3
 800df42:	e008      	b.n	800df56 <tu_edpt_stream_write_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800df44:	8abb      	ldrh	r3, [r7, #20]
 800df46:	005b      	lsls	r3, r3, #1
 800df48:	b29a      	uxth	r2, r3
 800df4a:	8a79      	ldrh	r1, [r7, #18]
 800df4c:	8a3b      	ldrh	r3, [r7, #16]
 800df4e:	1acb      	subs	r3, r1, r3
 800df50:	b29b      	uxth	r3, r3
 800df52:	4413      	add	r3, r2
 800df54:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800df56:	81fb      	strh	r3, [r7, #14]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800df58:	8b7a      	ldrh	r2, [r7, #26]
 800df5a:	89fb      	ldrh	r3, [r7, #14]
 800df5c:	429a      	cmp	r2, r3
 800df5e:	d904      	bls.n	800df6a <tu_edpt_stream_write_available+0x7a>
 800df60:	8b7a      	ldrh	r2, [r7, #26]
 800df62:	89fb      	ldrh	r3, [r7, #14]
 800df64:	1ad3      	subs	r3, r2, r3
 800df66:	b29b      	uxth	r3, r3
 800df68:	e01d      	b.n	800dfa6 <tu_edpt_stream_write_available+0xb6>
 800df6a:	2300      	movs	r3, #0
 800df6c:	e01b      	b.n	800dfa6 <tu_edpt_stream_write_available+0xb6>
  } else {
    // non-fifo mode
    bool is_busy = true;
 800df6e:	2301      	movs	r3, #1
 800df70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (s->is_host) {
 800df74:	683b      	ldr	r3, [r7, #0]
 800df76:	781b      	ldrb	r3, [r3, #0]
 800df78:	f003 0301 	and.w	r3, r3, #1
 800df7c:	b2db      	uxtb	r3, r3
 800df7e:	2b00      	cmp	r3, #0
 800df80:	d109      	bne.n	800df96 <tu_edpt_stream_write_available+0xa6>
      #if CFG_TUH_ENABLED
      is_busy = usbh_edpt_busy(hwid, s->ep_addr);
      #endif
    } else {
      #if CFG_TUD_ENABLED
      is_busy = usbd_edpt_busy(hwid, s->ep_addr);
 800df82:	683b      	ldr	r3, [r7, #0]
 800df84:	785a      	ldrb	r2, [r3, #1]
 800df86:	79fb      	ldrb	r3, [r7, #7]
 800df88:	4611      	mov	r1, r2
 800df8a:	4618      	mov	r0, r3
 800df8c:	f7fc ff68 	bl	800ae60 <usbd_edpt_busy>
 800df90:	4603      	mov	r3, r0
 800df92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      #endif
    }
    return is_busy ? 0 : s->ep_bufsize;
 800df96:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d001      	beq.n	800dfa2 <tu_edpt_stream_write_available+0xb2>
 800df9e:	2300      	movs	r3, #0
 800dfa0:	e001      	b.n	800dfa6 <tu_edpt_stream_write_available+0xb6>
 800dfa2:	683b      	ldr	r3, [r7, #0]
 800dfa4:	885b      	ldrh	r3, [r3, #2]
  }
}
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	3728      	adds	r7, #40	@ 0x28
 800dfaa:	46bd      	mov	sp, r7
 800dfac:	bd80      	pop	{r7, pc}
	...

0800dfb0 <tu_edpt_stream_read_xfer>:

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800dfb0:	b590      	push	{r4, r7, lr}
 800dfb2:	b09f      	sub	sp, #124	@ 0x7c
 800dfb4:	af02      	add	r7, sp, #8
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	6039      	str	r1, [r7, #0]
 800dfba:	71fb      	strb	r3, [r7, #7]
  if (0 == tu_fifo_depth(&s->ff)) {
 800dfbc:	683b      	ldr	r3, [r7, #0]
 800dfbe:	3308      	adds	r3, #8
 800dfc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return f->depth;
 800dfc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dfc4:	889b      	ldrh	r3, [r3, #4]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d16f      	bne.n	800e0aa <tu_edpt_stream_read_xfer+0xfa>
    // non-fifo mode: RX need ep buffer
    TU_VERIFY(s->ep_buf != NULL, 0);
 800dfca:	683b      	ldr	r3, [r7, #0]
 800dfcc:	685b      	ldr	r3, [r3, #4]
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d101      	bne.n	800dfd6 <tu_edpt_stream_read_xfer+0x26>
 800dfd2:	2300      	movs	r3, #0
 800dfd4:	e181      	b.n	800e2da <tu_edpt_stream_read_xfer+0x32a>
 800dfd6:	79fb      	ldrb	r3, [r7, #7]
 800dfd8:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800dfdc:	683b      	ldr	r3, [r7, #0]
 800dfde:	657b      	str	r3, [r7, #84]	@ 0x54
  if (s->is_host) {
 800dfe0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dfe2:	781b      	ldrb	r3, [r3, #0]
 800dfe4:	f003 0301 	and.w	r3, r3, #1
 800dfe8:	b2db      	uxtb	r3, r3
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d109      	bne.n	800e002 <tu_edpt_stream_read_xfer+0x52>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800dfee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800dff0:	785a      	ldrb	r2, [r3, #1]
 800dff2:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800dff6:	4611      	mov	r1, r2
 800dff8:	4618      	mov	r0, r3
 800dffa:	f7fc fded 	bl	800abd8 <usbd_edpt_claim>
 800dffe:	4603      	mov	r3, r0
 800e000:	e000      	b.n	800e004 <tu_edpt_stream_read_xfer+0x54>
  return false;
 800e002:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800e004:	f083 0301 	eor.w	r3, r3, #1
 800e008:	b2db      	uxtb	r3, r3
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d001      	beq.n	800e012 <tu_edpt_stream_read_xfer+0x62>
 800e00e:	2300      	movs	r3, #0
 800e010:	e163      	b.n	800e2da <tu_edpt_stream_read_xfer+0x32a>
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	885a      	ldrh	r2, [r3, #2]
 800e016:	79fb      	ldrb	r3, [r7, #7]
 800e018:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800e01c:	683b      	ldr	r3, [r7, #0]
 800e01e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e020:	4613      	mov	r3, r2
 800e022:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
  if (s->is_host) {
 800e026:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e028:	781b      	ldrb	r3, [r3, #0]
 800e02a:	f003 0301 	and.w	r3, r3, #1
 800e02e:	b2db      	uxtb	r3, r3
 800e030:	2b00      	cmp	r3, #0
 800e032:	d126      	bne.n	800e082 <tu_edpt_stream_read_xfer+0xd2>
    if (s->ep_buf == NULL) {
 800e034:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e036:	685b      	ldr	r3, [r3, #4]
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d10e      	bne.n	800e05a <tu_edpt_stream_read_xfer+0xaa>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800e03c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e03e:	7859      	ldrb	r1, [r3, #1]
 800e040:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e042:	f103 0208 	add.w	r2, r3, #8
 800e046:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800e04a:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800e04e:	2400      	movs	r4, #0
 800e050:	9400      	str	r4, [sp, #0]
 800e052:	f7fc fe8b 	bl	800ad6c <usbd_edpt_xfer_fifo>
 800e056:	4603      	mov	r3, r0
 800e058:	e014      	b.n	800e084 <tu_edpt_stream_read_xfer+0xd4>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800e05a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e05c:	7859      	ldrb	r1, [r3, #1]
 800e05e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800e062:	2b00      	cmp	r3, #0
 800e064:	d002      	beq.n	800e06c <tu_edpt_stream_read_xfer+0xbc>
 800e066:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e068:	685a      	ldr	r2, [r3, #4]
 800e06a:	e000      	b.n	800e06e <tu_edpt_stream_read_xfer+0xbe>
 800e06c:	2200      	movs	r2, #0
 800e06e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800e072:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800e076:	2400      	movs	r4, #0
 800e078:	9400      	str	r4, [sp, #0]
 800e07a:	f7fc fdfd 	bl	800ac78 <usbd_edpt_xfer>
 800e07e:	4603      	mov	r3, r0
 800e080:	e000      	b.n	800e084 <tu_edpt_stream_read_xfer+0xd4>
  return false;
 800e082:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800e084:	f083 0301 	eor.w	r3, r3, #1
 800e088:	b2db      	uxtb	r3, r3
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	d00a      	beq.n	800e0a4 <tu_edpt_stream_read_xfer+0xf4>
 800e08e:	4b95      	ldr	r3, [pc, #596]	@ (800e2e4 <tu_edpt_stream_read_xfer+0x334>)
 800e090:	663b      	str	r3, [r7, #96]	@ 0x60
 800e092:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	f003 0301 	and.w	r3, r3, #1
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	d000      	beq.n	800e0a0 <tu_edpt_stream_read_xfer+0xf0>
 800e09e:	be00      	bkpt	0x0000
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	e11a      	b.n	800e2da <tu_edpt_stream_read_xfer+0x32a>
    return s->ep_bufsize;
 800e0a4:	683b      	ldr	r3, [r7, #0]
 800e0a6:	885b      	ldrh	r3, [r3, #2]
 800e0a8:	e117      	b.n	800e2da <tu_edpt_stream_read_xfer+0x32a>
  } else {
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800e0aa:	683b      	ldr	r3, [r7, #0]
 800e0ac:	781b      	ldrb	r3, [r3, #0]
 800e0ae:	f003 0302 	and.w	r3, r3, #2
 800e0b2:	b2db      	uxtb	r3, r3
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d002      	beq.n	800e0be <tu_edpt_stream_read_xfer+0x10e>
 800e0b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800e0bc:	e000      	b.n	800e0c0 <tu_edpt_stream_read_xfer+0x110>
 800e0be:	2340      	movs	r3, #64	@ 0x40
 800e0c0:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t available = tu_fifo_remaining(&s->ff);
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	3308      	adds	r3, #8
 800e0c8:	647b      	str	r3, [r7, #68]	@ 0x44
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800e0ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e0cc:	8899      	ldrh	r1, [r3, #4]
 800e0ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e0d0:	891b      	ldrh	r3, [r3, #8]
 800e0d2:	b29a      	uxth	r2, r3
 800e0d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e0d6:	895b      	ldrh	r3, [r3, #10]
 800e0d8:	b29b      	uxth	r3, r3
 800e0da:	f8a7 1042 	strh.w	r1, [r7, #66]	@ 0x42
 800e0de:	f8a7 2040 	strh.w	r2, [r7, #64]	@ 0x40
 800e0e2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800e0e4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800e0e8:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800e0ea:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800e0ee:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800e0f0:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800e0f2:	873b      	strh	r3, [r7, #56]	@ 0x38
  if (wr_idx >= rd_idx) {
 800e0f4:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800e0f6:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800e0f8:	429a      	cmp	r2, r3
 800e0fa:	d304      	bcc.n	800e106 <tu_edpt_stream_read_xfer+0x156>
    return (uint16_t)(wr_idx - rd_idx);
 800e0fc:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800e0fe:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800e100:	1ad3      	subs	r3, r2, r3
 800e102:	b29b      	uxth	r3, r3
 800e104:	e008      	b.n	800e118 <tu_edpt_stream_read_xfer+0x168>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800e106:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800e108:	005b      	lsls	r3, r3, #1
 800e10a:	b29a      	uxth	r2, r3
 800e10c:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 800e10e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800e110:	1acb      	subs	r3, r1, r3
 800e112:	b29b      	uxth	r3, r3
 800e114:	4413      	add	r3, r2
 800e116:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800e118:	86fb      	strh	r3, [r7, #54]	@ 0x36
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800e11a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800e11e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e120:	429a      	cmp	r2, r3
 800e122:	d905      	bls.n	800e130 <tu_edpt_stream_read_xfer+0x180>
 800e124:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800e128:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800e12a:	1ad3      	subs	r3, r2, r3
 800e12c:	b29b      	uxth	r3, r3
 800e12e:	e000      	b.n	800e132 <tu_edpt_stream_read_xfer+0x182>
 800e130:	2300      	movs	r3, #0
 800e132:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= mps);
 800e136:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800e13a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e13e:	429a      	cmp	r2, r3
 800e140:	d201      	bcs.n	800e146 <tu_edpt_stream_read_xfer+0x196>
 800e142:	2300      	movs	r3, #0
 800e144:	e0c9      	b.n	800e2da <tu_edpt_stream_read_xfer+0x32a>
 800e146:	79fb      	ldrb	r3, [r7, #7]
 800e148:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800e14c:	683b      	ldr	r3, [r7, #0]
 800e14e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (s->is_host) {
 800e150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e152:	781b      	ldrb	r3, [r3, #0]
 800e154:	f003 0301 	and.w	r3, r3, #1
 800e158:	b2db      	uxtb	r3, r3
 800e15a:	2b00      	cmp	r3, #0
 800e15c:	d109      	bne.n	800e172 <tu_edpt_stream_read_xfer+0x1c2>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800e15e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e160:	785a      	ldrb	r2, [r3, #1]
 800e162:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800e166:	4611      	mov	r1, r2
 800e168:	4618      	mov	r0, r3
 800e16a:	f7fc fd35 	bl	800abd8 <usbd_edpt_claim>
 800e16e:	4603      	mov	r3, r0
 800e170:	e000      	b.n	800e174 <tu_edpt_stream_read_xfer+0x1c4>
  return false;
 800e172:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800e174:	f083 0301 	eor.w	r3, r3, #1
 800e178:	b2db      	uxtb	r3, r3
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d001      	beq.n	800e182 <tu_edpt_stream_read_xfer+0x1d2>
 800e17e:	2300      	movs	r3, #0
 800e180:	e0ab      	b.n	800e2da <tu_edpt_stream_read_xfer+0x32a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 800e182:	683b      	ldr	r3, [r7, #0]
 800e184:	3308      	adds	r3, #8
 800e186:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800e188:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e18a:	8899      	ldrh	r1, [r3, #4]
 800e18c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e18e:	891b      	ldrh	r3, [r3, #8]
 800e190:	b29a      	uxth	r2, r3
 800e192:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e194:	895b      	ldrh	r3, [r3, #10]
 800e196:	b29b      	uxth	r3, r3
 800e198:	8579      	strh	r1, [r7, #42]	@ 0x2a
 800e19a:	853a      	strh	r2, [r7, #40]	@ 0x28
 800e19c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800e19e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800e1a0:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800e1a2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800e1a4:	847b      	strh	r3, [r7, #34]	@ 0x22
 800e1a6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800e1a8:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx) {
 800e1aa:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e1ac:	8c3b      	ldrh	r3, [r7, #32]
 800e1ae:	429a      	cmp	r2, r3
 800e1b0:	d304      	bcc.n	800e1bc <tu_edpt_stream_read_xfer+0x20c>
    return (uint16_t)(wr_idx - rd_idx);
 800e1b2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800e1b4:	8c3b      	ldrh	r3, [r7, #32]
 800e1b6:	1ad3      	subs	r3, r2, r3
 800e1b8:	b29b      	uxth	r3, r3
 800e1ba:	e008      	b.n	800e1ce <tu_edpt_stream_read_xfer+0x21e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800e1bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800e1be:	005b      	lsls	r3, r3, #1
 800e1c0:	b29a      	uxth	r2, r3
 800e1c2:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800e1c4:	8c3b      	ldrh	r3, [r7, #32]
 800e1c6:	1acb      	subs	r3, r1, r3
 800e1c8:	b29b      	uxth	r3, r3
 800e1ca:	4413      	add	r3, r2
 800e1cc:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800e1ce:	83fb      	strh	r3, [r7, #30]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800e1d0:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800e1d2:	8bfb      	ldrh	r3, [r7, #30]
 800e1d4:	429a      	cmp	r2, r3
 800e1d6:	d904      	bls.n	800e1e2 <tu_edpt_stream_read_xfer+0x232>
 800e1d8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800e1da:	8bfb      	ldrh	r3, [r7, #30]
 800e1dc:	1ad3      	subs	r3, r2, r3
 800e1de:	b29b      	uxth	r3, r3
 800e1e0:	e000      	b.n	800e1e4 <tu_edpt_stream_read_xfer+0x234>
 800e1e2:	2300      	movs	r3, #0
 800e1e4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    if (available >= mps) {
 800e1e8:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800e1ec:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e1f0:	429a      	cmp	r2, r3
 800e1f2:	d35d      	bcc.n	800e2b0 <tu_edpt_stream_read_xfer+0x300>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(mps - 1));
 800e1f4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e1f8:	425b      	negs	r3, r3
 800e1fa:	b29b      	uxth	r3, r3
 800e1fc:	b21a      	sxth	r2, r3
 800e1fe:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 800e202:	4013      	ands	r3, r2
 800e204:	b21b      	sxth	r3, r3
 800e206:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
      count = tu_min16(count, s->ep_bufsize);
 800e20a:	683b      	ldr	r3, [r7, #0]
 800e20c:	885a      	ldrh	r2, [r3, #2]
 800e20e:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800e212:	82bb      	strh	r3, [r7, #20]
 800e214:	4613      	mov	r3, r2
 800e216:	827b      	strh	r3, [r7, #18]
 800e218:	8aba      	ldrh	r2, [r7, #20]
 800e21a:	8a7b      	ldrh	r3, [r7, #18]
 800e21c:	4293      	cmp	r3, r2
 800e21e:	bf28      	it	cs
 800e220:	4613      	movcs	r3, r2
 800e222:	b29b      	uxth	r3, r3
 800e224:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800e228:	79fb      	ldrb	r3, [r7, #7]
 800e22a:	777b      	strb	r3, [r7, #29]
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	61bb      	str	r3, [r7, #24]
 800e230:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800e234:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800e236:	69bb      	ldr	r3, [r7, #24]
 800e238:	781b      	ldrb	r3, [r3, #0]
 800e23a:	f003 0301 	and.w	r3, r3, #1
 800e23e:	b2db      	uxtb	r3, r3
 800e240:	2b00      	cmp	r3, #0
 800e242:	d121      	bne.n	800e288 <tu_edpt_stream_read_xfer+0x2d8>
    if (s->ep_buf == NULL) {
 800e244:	69bb      	ldr	r3, [r7, #24]
 800e246:	685b      	ldr	r3, [r3, #4]
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d10c      	bne.n	800e266 <tu_edpt_stream_read_xfer+0x2b6>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800e24c:	69bb      	ldr	r3, [r7, #24]
 800e24e:	7859      	ldrb	r1, [r3, #1]
 800e250:	69bb      	ldr	r3, [r7, #24]
 800e252:	f103 0208 	add.w	r2, r3, #8
 800e256:	8afb      	ldrh	r3, [r7, #22]
 800e258:	7f78      	ldrb	r0, [r7, #29]
 800e25a:	2400      	movs	r4, #0
 800e25c:	9400      	str	r4, [sp, #0]
 800e25e:	f7fc fd85 	bl	800ad6c <usbd_edpt_xfer_fifo>
 800e262:	4603      	mov	r3, r0
 800e264:	e011      	b.n	800e28a <tu_edpt_stream_read_xfer+0x2da>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800e266:	69bb      	ldr	r3, [r7, #24]
 800e268:	7859      	ldrb	r1, [r3, #1]
 800e26a:	8afb      	ldrh	r3, [r7, #22]
 800e26c:	2b00      	cmp	r3, #0
 800e26e:	d002      	beq.n	800e276 <tu_edpt_stream_read_xfer+0x2c6>
 800e270:	69bb      	ldr	r3, [r7, #24]
 800e272:	685a      	ldr	r2, [r3, #4]
 800e274:	e000      	b.n	800e278 <tu_edpt_stream_read_xfer+0x2c8>
 800e276:	2200      	movs	r2, #0
 800e278:	8afb      	ldrh	r3, [r7, #22]
 800e27a:	7f78      	ldrb	r0, [r7, #29]
 800e27c:	2400      	movs	r4, #0
 800e27e:	9400      	str	r4, [sp, #0]
 800e280:	f7fc fcfa 	bl	800ac78 <usbd_edpt_xfer>
 800e284:	4603      	mov	r3, r0
 800e286:	e000      	b.n	800e28a <tu_edpt_stream_read_xfer+0x2da>
  return false;
 800e288:	2300      	movs	r3, #0
      TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800e28a:	f083 0301 	eor.w	r3, r3, #1
 800e28e:	b2db      	uxtb	r3, r3
 800e290:	2b00      	cmp	r3, #0
 800e292:	d00a      	beq.n	800e2aa <tu_edpt_stream_read_xfer+0x2fa>
 800e294:	4b13      	ldr	r3, [pc, #76]	@ (800e2e4 <tu_edpt_stream_read_xfer+0x334>)
 800e296:	667b      	str	r3, [r7, #100]	@ 0x64
 800e298:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e29a:	681b      	ldr	r3, [r3, #0]
 800e29c:	f003 0301 	and.w	r3, r3, #1
 800e2a0:	2b00      	cmp	r3, #0
 800e2a2:	d000      	beq.n	800e2a6 <tu_edpt_stream_read_xfer+0x2f6>
 800e2a4:	be00      	bkpt	0x0000
 800e2a6:	2300      	movs	r3, #0
 800e2a8:	e017      	b.n	800e2da <tu_edpt_stream_read_xfer+0x32a>
      return count;
 800e2aa:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800e2ae:	e014      	b.n	800e2da <tu_edpt_stream_read_xfer+0x32a>
 800e2b0:	79fb      	ldrb	r3, [r7, #7]
 800e2b2:	747b      	strb	r3, [r7, #17]
 800e2b4:	683b      	ldr	r3, [r7, #0]
 800e2b6:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	781b      	ldrb	r3, [r3, #0]
 800e2bc:	f003 0301 	and.w	r3, r3, #1
 800e2c0:	b2db      	uxtb	r3, r3
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d107      	bne.n	800e2d6 <tu_edpt_stream_read_xfer+0x326>
    return usbd_edpt_release(hwid, s->ep_addr);
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	785a      	ldrb	r2, [r3, #1]
 800e2ca:	7c7b      	ldrb	r3, [r7, #17]
 800e2cc:	4611      	mov	r1, r2
 800e2ce:	4618      	mov	r0, r3
 800e2d0:	f7fc fcaa 	bl	800ac28 <usbd_edpt_release>
 800e2d4:	e000      	b.n	800e2d8 <tu_edpt_stream_read_xfer+0x328>
  return false;
 800e2d6:	bf00      	nop
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(hwid, s);
      return 0;
 800e2d8:	2300      	movs	r3, #0
    }
  }
}
 800e2da:	4618      	mov	r0, r3
 800e2dc:	3774      	adds	r7, #116	@ 0x74
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	bd90      	pop	{r4, r7, pc}
 800e2e2:	bf00      	nop
 800e2e4:	e000edf0 	.word	0xe000edf0

0800e2e8 <tu_edpt_stream_read>:

uint32_t tu_edpt_stream_read(uint8_t hwid, tu_edpt_stream_t* s, void* buffer, uint32_t bufsize) {
 800e2e8:	b580      	push	{r7, lr}
 800e2ea:	b088      	sub	sp, #32
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	60b9      	str	r1, [r7, #8]
 800e2f0:	607a      	str	r2, [r7, #4]
 800e2f2:	603b      	str	r3, [r7, #0]
 800e2f4:	4603      	mov	r3, r0
 800e2f6:	73fb      	strb	r3, [r7, #15]
  const uint32_t num_read = tu_fifo_read_n(&s->ff, buffer, (uint16_t)bufsize);
 800e2f8:	68bb      	ldr	r3, [r7, #8]
 800e2fa:	3308      	adds	r3, #8
 800e2fc:	683a      	ldr	r2, [r7, #0]
 800e2fe:	b292      	uxth	r2, r2
 800e300:	61bb      	str	r3, [r7, #24]
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	617b      	str	r3, [r7, #20]
 800e306:	4613      	mov	r3, r2
 800e308:	827b      	strh	r3, [r7, #18]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800e30a:	8a7a      	ldrh	r2, [r7, #18]
 800e30c:	2300      	movs	r3, #0
 800e30e:	6979      	ldr	r1, [r7, #20]
 800e310:	69b8      	ldr	r0, [r7, #24]
 800e312:	f7fa fc7f 	bl	8008c14 <tu_fifo_read_n_access_mode>
 800e316:	4603      	mov	r3, r0
 800e318:	61fb      	str	r3, [r7, #28]
  tu_edpt_stream_read_xfer(hwid, s);
 800e31a:	7bfb      	ldrb	r3, [r7, #15]
 800e31c:	68b9      	ldr	r1, [r7, #8]
 800e31e:	4618      	mov	r0, r3
 800e320:	f7ff fe46 	bl	800dfb0 <tu_edpt_stream_read_xfer>
  return num_read;
 800e324:	69fb      	ldr	r3, [r7, #28]
}
 800e326:	4618      	mov	r0, r3
 800e328:	3720      	adds	r7, #32
 800e32a:	46bd      	mov	sp, r7
 800e32c:	bd80      	pop	{r7, pc}
	...

0800e330 <siprintf>:
 800e330:	b40e      	push	{r1, r2, r3}
 800e332:	b510      	push	{r4, lr}
 800e334:	b09d      	sub	sp, #116	@ 0x74
 800e336:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e338:	9002      	str	r0, [sp, #8]
 800e33a:	9006      	str	r0, [sp, #24]
 800e33c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e340:	480a      	ldr	r0, [pc, #40]	@ (800e36c <siprintf+0x3c>)
 800e342:	9107      	str	r1, [sp, #28]
 800e344:	9104      	str	r1, [sp, #16]
 800e346:	490a      	ldr	r1, [pc, #40]	@ (800e370 <siprintf+0x40>)
 800e348:	f853 2b04 	ldr.w	r2, [r3], #4
 800e34c:	9105      	str	r1, [sp, #20]
 800e34e:	2400      	movs	r4, #0
 800e350:	a902      	add	r1, sp, #8
 800e352:	6800      	ldr	r0, [r0, #0]
 800e354:	9301      	str	r3, [sp, #4]
 800e356:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e358:	f000 f9f4 	bl	800e744 <_svfiprintf_r>
 800e35c:	9b02      	ldr	r3, [sp, #8]
 800e35e:	701c      	strb	r4, [r3, #0]
 800e360:	b01d      	add	sp, #116	@ 0x74
 800e362:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e366:	b003      	add	sp, #12
 800e368:	4770      	bx	lr
 800e36a:	bf00      	nop
 800e36c:	20000030 	.word	0x20000030
 800e370:	ffff0208 	.word	0xffff0208

0800e374 <memcmp>:
 800e374:	b510      	push	{r4, lr}
 800e376:	3901      	subs	r1, #1
 800e378:	4402      	add	r2, r0
 800e37a:	4290      	cmp	r0, r2
 800e37c:	d101      	bne.n	800e382 <memcmp+0xe>
 800e37e:	2000      	movs	r0, #0
 800e380:	e005      	b.n	800e38e <memcmp+0x1a>
 800e382:	7803      	ldrb	r3, [r0, #0]
 800e384:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800e388:	42a3      	cmp	r3, r4
 800e38a:	d001      	beq.n	800e390 <memcmp+0x1c>
 800e38c:	1b18      	subs	r0, r3, r4
 800e38e:	bd10      	pop	{r4, pc}
 800e390:	3001      	adds	r0, #1
 800e392:	e7f2      	b.n	800e37a <memcmp+0x6>

0800e394 <memmove>:
 800e394:	4288      	cmp	r0, r1
 800e396:	b510      	push	{r4, lr}
 800e398:	eb01 0402 	add.w	r4, r1, r2
 800e39c:	d902      	bls.n	800e3a4 <memmove+0x10>
 800e39e:	4284      	cmp	r4, r0
 800e3a0:	4623      	mov	r3, r4
 800e3a2:	d807      	bhi.n	800e3b4 <memmove+0x20>
 800e3a4:	1e43      	subs	r3, r0, #1
 800e3a6:	42a1      	cmp	r1, r4
 800e3a8:	d008      	beq.n	800e3bc <memmove+0x28>
 800e3aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e3ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e3b2:	e7f8      	b.n	800e3a6 <memmove+0x12>
 800e3b4:	4402      	add	r2, r0
 800e3b6:	4601      	mov	r1, r0
 800e3b8:	428a      	cmp	r2, r1
 800e3ba:	d100      	bne.n	800e3be <memmove+0x2a>
 800e3bc:	bd10      	pop	{r4, pc}
 800e3be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e3c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e3c6:	e7f7      	b.n	800e3b8 <memmove+0x24>

0800e3c8 <memset>:
 800e3c8:	4402      	add	r2, r0
 800e3ca:	4603      	mov	r3, r0
 800e3cc:	4293      	cmp	r3, r2
 800e3ce:	d100      	bne.n	800e3d2 <memset+0xa>
 800e3d0:	4770      	bx	lr
 800e3d2:	f803 1b01 	strb.w	r1, [r3], #1
 800e3d6:	e7f9      	b.n	800e3cc <memset+0x4>

0800e3d8 <strncmp>:
 800e3d8:	b510      	push	{r4, lr}
 800e3da:	b16a      	cbz	r2, 800e3f8 <strncmp+0x20>
 800e3dc:	3901      	subs	r1, #1
 800e3de:	1884      	adds	r4, r0, r2
 800e3e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e3e4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800e3e8:	429a      	cmp	r2, r3
 800e3ea:	d103      	bne.n	800e3f4 <strncmp+0x1c>
 800e3ec:	42a0      	cmp	r0, r4
 800e3ee:	d001      	beq.n	800e3f4 <strncmp+0x1c>
 800e3f0:	2a00      	cmp	r2, #0
 800e3f2:	d1f5      	bne.n	800e3e0 <strncmp+0x8>
 800e3f4:	1ad0      	subs	r0, r2, r3
 800e3f6:	bd10      	pop	{r4, pc}
 800e3f8:	4610      	mov	r0, r2
 800e3fa:	e7fc      	b.n	800e3f6 <strncmp+0x1e>

0800e3fc <strstr>:
 800e3fc:	780a      	ldrb	r2, [r1, #0]
 800e3fe:	b570      	push	{r4, r5, r6, lr}
 800e400:	b96a      	cbnz	r2, 800e41e <strstr+0x22>
 800e402:	bd70      	pop	{r4, r5, r6, pc}
 800e404:	429a      	cmp	r2, r3
 800e406:	d109      	bne.n	800e41c <strstr+0x20>
 800e408:	460c      	mov	r4, r1
 800e40a:	4605      	mov	r5, r0
 800e40c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e410:	2b00      	cmp	r3, #0
 800e412:	d0f6      	beq.n	800e402 <strstr+0x6>
 800e414:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e418:	429e      	cmp	r6, r3
 800e41a:	d0f7      	beq.n	800e40c <strstr+0x10>
 800e41c:	3001      	adds	r0, #1
 800e41e:	7803      	ldrb	r3, [r0, #0]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d1ef      	bne.n	800e404 <strstr+0x8>
 800e424:	4618      	mov	r0, r3
 800e426:	e7ec      	b.n	800e402 <strstr+0x6>

0800e428 <__errno>:
 800e428:	4b01      	ldr	r3, [pc, #4]	@ (800e430 <__errno+0x8>)
 800e42a:	6818      	ldr	r0, [r3, #0]
 800e42c:	4770      	bx	lr
 800e42e:	bf00      	nop
 800e430:	20000030 	.word	0x20000030

0800e434 <__libc_init_array>:
 800e434:	b570      	push	{r4, r5, r6, lr}
 800e436:	4d0d      	ldr	r5, [pc, #52]	@ (800e46c <__libc_init_array+0x38>)
 800e438:	4c0d      	ldr	r4, [pc, #52]	@ (800e470 <__libc_init_array+0x3c>)
 800e43a:	1b64      	subs	r4, r4, r5
 800e43c:	10a4      	asrs	r4, r4, #2
 800e43e:	2600      	movs	r6, #0
 800e440:	42a6      	cmp	r6, r4
 800e442:	d109      	bne.n	800e458 <__libc_init_array+0x24>
 800e444:	4d0b      	ldr	r5, [pc, #44]	@ (800e474 <__libc_init_array+0x40>)
 800e446:	4c0c      	ldr	r4, [pc, #48]	@ (800e478 <__libc_init_array+0x44>)
 800e448:	f000 fc4a 	bl	800ece0 <_init>
 800e44c:	1b64      	subs	r4, r4, r5
 800e44e:	10a4      	asrs	r4, r4, #2
 800e450:	2600      	movs	r6, #0
 800e452:	42a6      	cmp	r6, r4
 800e454:	d105      	bne.n	800e462 <__libc_init_array+0x2e>
 800e456:	bd70      	pop	{r4, r5, r6, pc}
 800e458:	f855 3b04 	ldr.w	r3, [r5], #4
 800e45c:	4798      	blx	r3
 800e45e:	3601      	adds	r6, #1
 800e460:	e7ee      	b.n	800e440 <__libc_init_array+0xc>
 800e462:	f855 3b04 	ldr.w	r3, [r5], #4
 800e466:	4798      	blx	r3
 800e468:	3601      	adds	r6, #1
 800e46a:	e7f2      	b.n	800e452 <__libc_init_array+0x1e>
 800e46c:	0800f0f0 	.word	0x0800f0f0
 800e470:	0800f0f0 	.word	0x0800f0f0
 800e474:	0800f0f0 	.word	0x0800f0f0
 800e478:	0800f0f4 	.word	0x0800f0f4

0800e47c <__retarget_lock_acquire_recursive>:
 800e47c:	4770      	bx	lr

0800e47e <__retarget_lock_release_recursive>:
 800e47e:	4770      	bx	lr

0800e480 <memcpy>:
 800e480:	440a      	add	r2, r1
 800e482:	4291      	cmp	r1, r2
 800e484:	f100 33ff 	add.w	r3, r0, #4294967295
 800e488:	d100      	bne.n	800e48c <memcpy+0xc>
 800e48a:	4770      	bx	lr
 800e48c:	b510      	push	{r4, lr}
 800e48e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e492:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e496:	4291      	cmp	r1, r2
 800e498:	d1f9      	bne.n	800e48e <memcpy+0xe>
 800e49a:	bd10      	pop	{r4, pc}

0800e49c <_free_r>:
 800e49c:	b538      	push	{r3, r4, r5, lr}
 800e49e:	4605      	mov	r5, r0
 800e4a0:	2900      	cmp	r1, #0
 800e4a2:	d041      	beq.n	800e528 <_free_r+0x8c>
 800e4a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4a8:	1f0c      	subs	r4, r1, #4
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	bfb8      	it	lt
 800e4ae:	18e4      	addlt	r4, r4, r3
 800e4b0:	f000 f8e0 	bl	800e674 <__malloc_lock>
 800e4b4:	4a1d      	ldr	r2, [pc, #116]	@ (800e52c <_free_r+0x90>)
 800e4b6:	6813      	ldr	r3, [r2, #0]
 800e4b8:	b933      	cbnz	r3, 800e4c8 <_free_r+0x2c>
 800e4ba:	6063      	str	r3, [r4, #4]
 800e4bc:	6014      	str	r4, [r2, #0]
 800e4be:	4628      	mov	r0, r5
 800e4c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e4c4:	f000 b8dc 	b.w	800e680 <__malloc_unlock>
 800e4c8:	42a3      	cmp	r3, r4
 800e4ca:	d908      	bls.n	800e4de <_free_r+0x42>
 800e4cc:	6820      	ldr	r0, [r4, #0]
 800e4ce:	1821      	adds	r1, r4, r0
 800e4d0:	428b      	cmp	r3, r1
 800e4d2:	bf01      	itttt	eq
 800e4d4:	6819      	ldreq	r1, [r3, #0]
 800e4d6:	685b      	ldreq	r3, [r3, #4]
 800e4d8:	1809      	addeq	r1, r1, r0
 800e4da:	6021      	streq	r1, [r4, #0]
 800e4dc:	e7ed      	b.n	800e4ba <_free_r+0x1e>
 800e4de:	461a      	mov	r2, r3
 800e4e0:	685b      	ldr	r3, [r3, #4]
 800e4e2:	b10b      	cbz	r3, 800e4e8 <_free_r+0x4c>
 800e4e4:	42a3      	cmp	r3, r4
 800e4e6:	d9fa      	bls.n	800e4de <_free_r+0x42>
 800e4e8:	6811      	ldr	r1, [r2, #0]
 800e4ea:	1850      	adds	r0, r2, r1
 800e4ec:	42a0      	cmp	r0, r4
 800e4ee:	d10b      	bne.n	800e508 <_free_r+0x6c>
 800e4f0:	6820      	ldr	r0, [r4, #0]
 800e4f2:	4401      	add	r1, r0
 800e4f4:	1850      	adds	r0, r2, r1
 800e4f6:	4283      	cmp	r3, r0
 800e4f8:	6011      	str	r1, [r2, #0]
 800e4fa:	d1e0      	bne.n	800e4be <_free_r+0x22>
 800e4fc:	6818      	ldr	r0, [r3, #0]
 800e4fe:	685b      	ldr	r3, [r3, #4]
 800e500:	6053      	str	r3, [r2, #4]
 800e502:	4408      	add	r0, r1
 800e504:	6010      	str	r0, [r2, #0]
 800e506:	e7da      	b.n	800e4be <_free_r+0x22>
 800e508:	d902      	bls.n	800e510 <_free_r+0x74>
 800e50a:	230c      	movs	r3, #12
 800e50c:	602b      	str	r3, [r5, #0]
 800e50e:	e7d6      	b.n	800e4be <_free_r+0x22>
 800e510:	6820      	ldr	r0, [r4, #0]
 800e512:	1821      	adds	r1, r4, r0
 800e514:	428b      	cmp	r3, r1
 800e516:	bf04      	itt	eq
 800e518:	6819      	ldreq	r1, [r3, #0]
 800e51a:	685b      	ldreq	r3, [r3, #4]
 800e51c:	6063      	str	r3, [r4, #4]
 800e51e:	bf04      	itt	eq
 800e520:	1809      	addeq	r1, r1, r0
 800e522:	6021      	streq	r1, [r4, #0]
 800e524:	6054      	str	r4, [r2, #4]
 800e526:	e7ca      	b.n	800e4be <_free_r+0x22>
 800e528:	bd38      	pop	{r3, r4, r5, pc}
 800e52a:	bf00      	nop
 800e52c:	20011264 	.word	0x20011264

0800e530 <sbrk_aligned>:
 800e530:	b570      	push	{r4, r5, r6, lr}
 800e532:	4e0f      	ldr	r6, [pc, #60]	@ (800e570 <sbrk_aligned+0x40>)
 800e534:	460c      	mov	r4, r1
 800e536:	6831      	ldr	r1, [r6, #0]
 800e538:	4605      	mov	r5, r0
 800e53a:	b911      	cbnz	r1, 800e542 <sbrk_aligned+0x12>
 800e53c:	f000 fb8a 	bl	800ec54 <_sbrk_r>
 800e540:	6030      	str	r0, [r6, #0]
 800e542:	4621      	mov	r1, r4
 800e544:	4628      	mov	r0, r5
 800e546:	f000 fb85 	bl	800ec54 <_sbrk_r>
 800e54a:	1c43      	adds	r3, r0, #1
 800e54c:	d103      	bne.n	800e556 <sbrk_aligned+0x26>
 800e54e:	f04f 34ff 	mov.w	r4, #4294967295
 800e552:	4620      	mov	r0, r4
 800e554:	bd70      	pop	{r4, r5, r6, pc}
 800e556:	1cc4      	adds	r4, r0, #3
 800e558:	f024 0403 	bic.w	r4, r4, #3
 800e55c:	42a0      	cmp	r0, r4
 800e55e:	d0f8      	beq.n	800e552 <sbrk_aligned+0x22>
 800e560:	1a21      	subs	r1, r4, r0
 800e562:	4628      	mov	r0, r5
 800e564:	f000 fb76 	bl	800ec54 <_sbrk_r>
 800e568:	3001      	adds	r0, #1
 800e56a:	d1f2      	bne.n	800e552 <sbrk_aligned+0x22>
 800e56c:	e7ef      	b.n	800e54e <sbrk_aligned+0x1e>
 800e56e:	bf00      	nop
 800e570:	20011260 	.word	0x20011260

0800e574 <_malloc_r>:
 800e574:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e578:	1ccd      	adds	r5, r1, #3
 800e57a:	f025 0503 	bic.w	r5, r5, #3
 800e57e:	3508      	adds	r5, #8
 800e580:	2d0c      	cmp	r5, #12
 800e582:	bf38      	it	cc
 800e584:	250c      	movcc	r5, #12
 800e586:	2d00      	cmp	r5, #0
 800e588:	4606      	mov	r6, r0
 800e58a:	db01      	blt.n	800e590 <_malloc_r+0x1c>
 800e58c:	42a9      	cmp	r1, r5
 800e58e:	d904      	bls.n	800e59a <_malloc_r+0x26>
 800e590:	230c      	movs	r3, #12
 800e592:	6033      	str	r3, [r6, #0]
 800e594:	2000      	movs	r0, #0
 800e596:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e59a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e670 <_malloc_r+0xfc>
 800e59e:	f000 f869 	bl	800e674 <__malloc_lock>
 800e5a2:	f8d8 3000 	ldr.w	r3, [r8]
 800e5a6:	461c      	mov	r4, r3
 800e5a8:	bb44      	cbnz	r4, 800e5fc <_malloc_r+0x88>
 800e5aa:	4629      	mov	r1, r5
 800e5ac:	4630      	mov	r0, r6
 800e5ae:	f7ff ffbf 	bl	800e530 <sbrk_aligned>
 800e5b2:	1c43      	adds	r3, r0, #1
 800e5b4:	4604      	mov	r4, r0
 800e5b6:	d158      	bne.n	800e66a <_malloc_r+0xf6>
 800e5b8:	f8d8 4000 	ldr.w	r4, [r8]
 800e5bc:	4627      	mov	r7, r4
 800e5be:	2f00      	cmp	r7, #0
 800e5c0:	d143      	bne.n	800e64a <_malloc_r+0xd6>
 800e5c2:	2c00      	cmp	r4, #0
 800e5c4:	d04b      	beq.n	800e65e <_malloc_r+0xea>
 800e5c6:	6823      	ldr	r3, [r4, #0]
 800e5c8:	4639      	mov	r1, r7
 800e5ca:	4630      	mov	r0, r6
 800e5cc:	eb04 0903 	add.w	r9, r4, r3
 800e5d0:	f000 fb40 	bl	800ec54 <_sbrk_r>
 800e5d4:	4581      	cmp	r9, r0
 800e5d6:	d142      	bne.n	800e65e <_malloc_r+0xea>
 800e5d8:	6821      	ldr	r1, [r4, #0]
 800e5da:	1a6d      	subs	r5, r5, r1
 800e5dc:	4629      	mov	r1, r5
 800e5de:	4630      	mov	r0, r6
 800e5e0:	f7ff ffa6 	bl	800e530 <sbrk_aligned>
 800e5e4:	3001      	adds	r0, #1
 800e5e6:	d03a      	beq.n	800e65e <_malloc_r+0xea>
 800e5e8:	6823      	ldr	r3, [r4, #0]
 800e5ea:	442b      	add	r3, r5
 800e5ec:	6023      	str	r3, [r4, #0]
 800e5ee:	f8d8 3000 	ldr.w	r3, [r8]
 800e5f2:	685a      	ldr	r2, [r3, #4]
 800e5f4:	bb62      	cbnz	r2, 800e650 <_malloc_r+0xdc>
 800e5f6:	f8c8 7000 	str.w	r7, [r8]
 800e5fa:	e00f      	b.n	800e61c <_malloc_r+0xa8>
 800e5fc:	6822      	ldr	r2, [r4, #0]
 800e5fe:	1b52      	subs	r2, r2, r5
 800e600:	d420      	bmi.n	800e644 <_malloc_r+0xd0>
 800e602:	2a0b      	cmp	r2, #11
 800e604:	d917      	bls.n	800e636 <_malloc_r+0xc2>
 800e606:	1961      	adds	r1, r4, r5
 800e608:	42a3      	cmp	r3, r4
 800e60a:	6025      	str	r5, [r4, #0]
 800e60c:	bf18      	it	ne
 800e60e:	6059      	strne	r1, [r3, #4]
 800e610:	6863      	ldr	r3, [r4, #4]
 800e612:	bf08      	it	eq
 800e614:	f8c8 1000 	streq.w	r1, [r8]
 800e618:	5162      	str	r2, [r4, r5]
 800e61a:	604b      	str	r3, [r1, #4]
 800e61c:	4630      	mov	r0, r6
 800e61e:	f000 f82f 	bl	800e680 <__malloc_unlock>
 800e622:	f104 000b 	add.w	r0, r4, #11
 800e626:	1d23      	adds	r3, r4, #4
 800e628:	f020 0007 	bic.w	r0, r0, #7
 800e62c:	1ac2      	subs	r2, r0, r3
 800e62e:	bf1c      	itt	ne
 800e630:	1a1b      	subne	r3, r3, r0
 800e632:	50a3      	strne	r3, [r4, r2]
 800e634:	e7af      	b.n	800e596 <_malloc_r+0x22>
 800e636:	6862      	ldr	r2, [r4, #4]
 800e638:	42a3      	cmp	r3, r4
 800e63a:	bf0c      	ite	eq
 800e63c:	f8c8 2000 	streq.w	r2, [r8]
 800e640:	605a      	strne	r2, [r3, #4]
 800e642:	e7eb      	b.n	800e61c <_malloc_r+0xa8>
 800e644:	4623      	mov	r3, r4
 800e646:	6864      	ldr	r4, [r4, #4]
 800e648:	e7ae      	b.n	800e5a8 <_malloc_r+0x34>
 800e64a:	463c      	mov	r4, r7
 800e64c:	687f      	ldr	r7, [r7, #4]
 800e64e:	e7b6      	b.n	800e5be <_malloc_r+0x4a>
 800e650:	461a      	mov	r2, r3
 800e652:	685b      	ldr	r3, [r3, #4]
 800e654:	42a3      	cmp	r3, r4
 800e656:	d1fb      	bne.n	800e650 <_malloc_r+0xdc>
 800e658:	2300      	movs	r3, #0
 800e65a:	6053      	str	r3, [r2, #4]
 800e65c:	e7de      	b.n	800e61c <_malloc_r+0xa8>
 800e65e:	230c      	movs	r3, #12
 800e660:	6033      	str	r3, [r6, #0]
 800e662:	4630      	mov	r0, r6
 800e664:	f000 f80c 	bl	800e680 <__malloc_unlock>
 800e668:	e794      	b.n	800e594 <_malloc_r+0x20>
 800e66a:	6005      	str	r5, [r0, #0]
 800e66c:	e7d6      	b.n	800e61c <_malloc_r+0xa8>
 800e66e:	bf00      	nop
 800e670:	20011264 	.word	0x20011264

0800e674 <__malloc_lock>:
 800e674:	4801      	ldr	r0, [pc, #4]	@ (800e67c <__malloc_lock+0x8>)
 800e676:	f7ff bf01 	b.w	800e47c <__retarget_lock_acquire_recursive>
 800e67a:	bf00      	nop
 800e67c:	2001125c 	.word	0x2001125c

0800e680 <__malloc_unlock>:
 800e680:	4801      	ldr	r0, [pc, #4]	@ (800e688 <__malloc_unlock+0x8>)
 800e682:	f7ff befc 	b.w	800e47e <__retarget_lock_release_recursive>
 800e686:	bf00      	nop
 800e688:	2001125c 	.word	0x2001125c

0800e68c <__ssputs_r>:
 800e68c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e690:	688e      	ldr	r6, [r1, #8]
 800e692:	461f      	mov	r7, r3
 800e694:	42be      	cmp	r6, r7
 800e696:	680b      	ldr	r3, [r1, #0]
 800e698:	4682      	mov	sl, r0
 800e69a:	460c      	mov	r4, r1
 800e69c:	4690      	mov	r8, r2
 800e69e:	d82d      	bhi.n	800e6fc <__ssputs_r+0x70>
 800e6a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e6a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e6a8:	d026      	beq.n	800e6f8 <__ssputs_r+0x6c>
 800e6aa:	6965      	ldr	r5, [r4, #20]
 800e6ac:	6909      	ldr	r1, [r1, #16]
 800e6ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e6b2:	eba3 0901 	sub.w	r9, r3, r1
 800e6b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e6ba:	1c7b      	adds	r3, r7, #1
 800e6bc:	444b      	add	r3, r9
 800e6be:	106d      	asrs	r5, r5, #1
 800e6c0:	429d      	cmp	r5, r3
 800e6c2:	bf38      	it	cc
 800e6c4:	461d      	movcc	r5, r3
 800e6c6:	0553      	lsls	r3, r2, #21
 800e6c8:	d527      	bpl.n	800e71a <__ssputs_r+0x8e>
 800e6ca:	4629      	mov	r1, r5
 800e6cc:	f7ff ff52 	bl	800e574 <_malloc_r>
 800e6d0:	4606      	mov	r6, r0
 800e6d2:	b360      	cbz	r0, 800e72e <__ssputs_r+0xa2>
 800e6d4:	6921      	ldr	r1, [r4, #16]
 800e6d6:	464a      	mov	r2, r9
 800e6d8:	f7ff fed2 	bl	800e480 <memcpy>
 800e6dc:	89a3      	ldrh	r3, [r4, #12]
 800e6de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e6e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6e6:	81a3      	strh	r3, [r4, #12]
 800e6e8:	6126      	str	r6, [r4, #16]
 800e6ea:	6165      	str	r5, [r4, #20]
 800e6ec:	444e      	add	r6, r9
 800e6ee:	eba5 0509 	sub.w	r5, r5, r9
 800e6f2:	6026      	str	r6, [r4, #0]
 800e6f4:	60a5      	str	r5, [r4, #8]
 800e6f6:	463e      	mov	r6, r7
 800e6f8:	42be      	cmp	r6, r7
 800e6fa:	d900      	bls.n	800e6fe <__ssputs_r+0x72>
 800e6fc:	463e      	mov	r6, r7
 800e6fe:	6820      	ldr	r0, [r4, #0]
 800e700:	4632      	mov	r2, r6
 800e702:	4641      	mov	r1, r8
 800e704:	f7ff fe46 	bl	800e394 <memmove>
 800e708:	68a3      	ldr	r3, [r4, #8]
 800e70a:	1b9b      	subs	r3, r3, r6
 800e70c:	60a3      	str	r3, [r4, #8]
 800e70e:	6823      	ldr	r3, [r4, #0]
 800e710:	4433      	add	r3, r6
 800e712:	6023      	str	r3, [r4, #0]
 800e714:	2000      	movs	r0, #0
 800e716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e71a:	462a      	mov	r2, r5
 800e71c:	f000 faaa 	bl	800ec74 <_realloc_r>
 800e720:	4606      	mov	r6, r0
 800e722:	2800      	cmp	r0, #0
 800e724:	d1e0      	bne.n	800e6e8 <__ssputs_r+0x5c>
 800e726:	6921      	ldr	r1, [r4, #16]
 800e728:	4650      	mov	r0, sl
 800e72a:	f7ff feb7 	bl	800e49c <_free_r>
 800e72e:	230c      	movs	r3, #12
 800e730:	f8ca 3000 	str.w	r3, [sl]
 800e734:	89a3      	ldrh	r3, [r4, #12]
 800e736:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e73a:	81a3      	strh	r3, [r4, #12]
 800e73c:	f04f 30ff 	mov.w	r0, #4294967295
 800e740:	e7e9      	b.n	800e716 <__ssputs_r+0x8a>
	...

0800e744 <_svfiprintf_r>:
 800e744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e748:	4698      	mov	r8, r3
 800e74a:	898b      	ldrh	r3, [r1, #12]
 800e74c:	061b      	lsls	r3, r3, #24
 800e74e:	b09d      	sub	sp, #116	@ 0x74
 800e750:	4607      	mov	r7, r0
 800e752:	460d      	mov	r5, r1
 800e754:	4614      	mov	r4, r2
 800e756:	d510      	bpl.n	800e77a <_svfiprintf_r+0x36>
 800e758:	690b      	ldr	r3, [r1, #16]
 800e75a:	b973      	cbnz	r3, 800e77a <_svfiprintf_r+0x36>
 800e75c:	2140      	movs	r1, #64	@ 0x40
 800e75e:	f7ff ff09 	bl	800e574 <_malloc_r>
 800e762:	6028      	str	r0, [r5, #0]
 800e764:	6128      	str	r0, [r5, #16]
 800e766:	b930      	cbnz	r0, 800e776 <_svfiprintf_r+0x32>
 800e768:	230c      	movs	r3, #12
 800e76a:	603b      	str	r3, [r7, #0]
 800e76c:	f04f 30ff 	mov.w	r0, #4294967295
 800e770:	b01d      	add	sp, #116	@ 0x74
 800e772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e776:	2340      	movs	r3, #64	@ 0x40
 800e778:	616b      	str	r3, [r5, #20]
 800e77a:	2300      	movs	r3, #0
 800e77c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e77e:	2320      	movs	r3, #32
 800e780:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e784:	f8cd 800c 	str.w	r8, [sp, #12]
 800e788:	2330      	movs	r3, #48	@ 0x30
 800e78a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e928 <_svfiprintf_r+0x1e4>
 800e78e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e792:	f04f 0901 	mov.w	r9, #1
 800e796:	4623      	mov	r3, r4
 800e798:	469a      	mov	sl, r3
 800e79a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e79e:	b10a      	cbz	r2, 800e7a4 <_svfiprintf_r+0x60>
 800e7a0:	2a25      	cmp	r2, #37	@ 0x25
 800e7a2:	d1f9      	bne.n	800e798 <_svfiprintf_r+0x54>
 800e7a4:	ebba 0b04 	subs.w	fp, sl, r4
 800e7a8:	d00b      	beq.n	800e7c2 <_svfiprintf_r+0x7e>
 800e7aa:	465b      	mov	r3, fp
 800e7ac:	4622      	mov	r2, r4
 800e7ae:	4629      	mov	r1, r5
 800e7b0:	4638      	mov	r0, r7
 800e7b2:	f7ff ff6b 	bl	800e68c <__ssputs_r>
 800e7b6:	3001      	adds	r0, #1
 800e7b8:	f000 80a7 	beq.w	800e90a <_svfiprintf_r+0x1c6>
 800e7bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e7be:	445a      	add	r2, fp
 800e7c0:	9209      	str	r2, [sp, #36]	@ 0x24
 800e7c2:	f89a 3000 	ldrb.w	r3, [sl]
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	f000 809f 	beq.w	800e90a <_svfiprintf_r+0x1c6>
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	f04f 32ff 	mov.w	r2, #4294967295
 800e7d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e7d6:	f10a 0a01 	add.w	sl, sl, #1
 800e7da:	9304      	str	r3, [sp, #16]
 800e7dc:	9307      	str	r3, [sp, #28]
 800e7de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e7e2:	931a      	str	r3, [sp, #104]	@ 0x68
 800e7e4:	4654      	mov	r4, sl
 800e7e6:	2205      	movs	r2, #5
 800e7e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7ec:	484e      	ldr	r0, [pc, #312]	@ (800e928 <_svfiprintf_r+0x1e4>)
 800e7ee:	f7f1 fcff 	bl	80001f0 <memchr>
 800e7f2:	9a04      	ldr	r2, [sp, #16]
 800e7f4:	b9d8      	cbnz	r0, 800e82e <_svfiprintf_r+0xea>
 800e7f6:	06d0      	lsls	r0, r2, #27
 800e7f8:	bf44      	itt	mi
 800e7fa:	2320      	movmi	r3, #32
 800e7fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e800:	0711      	lsls	r1, r2, #28
 800e802:	bf44      	itt	mi
 800e804:	232b      	movmi	r3, #43	@ 0x2b
 800e806:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e80a:	f89a 3000 	ldrb.w	r3, [sl]
 800e80e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e810:	d015      	beq.n	800e83e <_svfiprintf_r+0xfa>
 800e812:	9a07      	ldr	r2, [sp, #28]
 800e814:	4654      	mov	r4, sl
 800e816:	2000      	movs	r0, #0
 800e818:	f04f 0c0a 	mov.w	ip, #10
 800e81c:	4621      	mov	r1, r4
 800e81e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e822:	3b30      	subs	r3, #48	@ 0x30
 800e824:	2b09      	cmp	r3, #9
 800e826:	d94b      	bls.n	800e8c0 <_svfiprintf_r+0x17c>
 800e828:	b1b0      	cbz	r0, 800e858 <_svfiprintf_r+0x114>
 800e82a:	9207      	str	r2, [sp, #28]
 800e82c:	e014      	b.n	800e858 <_svfiprintf_r+0x114>
 800e82e:	eba0 0308 	sub.w	r3, r0, r8
 800e832:	fa09 f303 	lsl.w	r3, r9, r3
 800e836:	4313      	orrs	r3, r2
 800e838:	9304      	str	r3, [sp, #16]
 800e83a:	46a2      	mov	sl, r4
 800e83c:	e7d2      	b.n	800e7e4 <_svfiprintf_r+0xa0>
 800e83e:	9b03      	ldr	r3, [sp, #12]
 800e840:	1d19      	adds	r1, r3, #4
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	9103      	str	r1, [sp, #12]
 800e846:	2b00      	cmp	r3, #0
 800e848:	bfbb      	ittet	lt
 800e84a:	425b      	neglt	r3, r3
 800e84c:	f042 0202 	orrlt.w	r2, r2, #2
 800e850:	9307      	strge	r3, [sp, #28]
 800e852:	9307      	strlt	r3, [sp, #28]
 800e854:	bfb8      	it	lt
 800e856:	9204      	strlt	r2, [sp, #16]
 800e858:	7823      	ldrb	r3, [r4, #0]
 800e85a:	2b2e      	cmp	r3, #46	@ 0x2e
 800e85c:	d10a      	bne.n	800e874 <_svfiprintf_r+0x130>
 800e85e:	7863      	ldrb	r3, [r4, #1]
 800e860:	2b2a      	cmp	r3, #42	@ 0x2a
 800e862:	d132      	bne.n	800e8ca <_svfiprintf_r+0x186>
 800e864:	9b03      	ldr	r3, [sp, #12]
 800e866:	1d1a      	adds	r2, r3, #4
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	9203      	str	r2, [sp, #12]
 800e86c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e870:	3402      	adds	r4, #2
 800e872:	9305      	str	r3, [sp, #20]
 800e874:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e938 <_svfiprintf_r+0x1f4>
 800e878:	7821      	ldrb	r1, [r4, #0]
 800e87a:	2203      	movs	r2, #3
 800e87c:	4650      	mov	r0, sl
 800e87e:	f7f1 fcb7 	bl	80001f0 <memchr>
 800e882:	b138      	cbz	r0, 800e894 <_svfiprintf_r+0x150>
 800e884:	9b04      	ldr	r3, [sp, #16]
 800e886:	eba0 000a 	sub.w	r0, r0, sl
 800e88a:	2240      	movs	r2, #64	@ 0x40
 800e88c:	4082      	lsls	r2, r0
 800e88e:	4313      	orrs	r3, r2
 800e890:	3401      	adds	r4, #1
 800e892:	9304      	str	r3, [sp, #16]
 800e894:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e898:	4824      	ldr	r0, [pc, #144]	@ (800e92c <_svfiprintf_r+0x1e8>)
 800e89a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e89e:	2206      	movs	r2, #6
 800e8a0:	f7f1 fca6 	bl	80001f0 <memchr>
 800e8a4:	2800      	cmp	r0, #0
 800e8a6:	d036      	beq.n	800e916 <_svfiprintf_r+0x1d2>
 800e8a8:	4b21      	ldr	r3, [pc, #132]	@ (800e930 <_svfiprintf_r+0x1ec>)
 800e8aa:	bb1b      	cbnz	r3, 800e8f4 <_svfiprintf_r+0x1b0>
 800e8ac:	9b03      	ldr	r3, [sp, #12]
 800e8ae:	3307      	adds	r3, #7
 800e8b0:	f023 0307 	bic.w	r3, r3, #7
 800e8b4:	3308      	adds	r3, #8
 800e8b6:	9303      	str	r3, [sp, #12]
 800e8b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8ba:	4433      	add	r3, r6
 800e8bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8be:	e76a      	b.n	800e796 <_svfiprintf_r+0x52>
 800e8c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800e8c4:	460c      	mov	r4, r1
 800e8c6:	2001      	movs	r0, #1
 800e8c8:	e7a8      	b.n	800e81c <_svfiprintf_r+0xd8>
 800e8ca:	2300      	movs	r3, #0
 800e8cc:	3401      	adds	r4, #1
 800e8ce:	9305      	str	r3, [sp, #20]
 800e8d0:	4619      	mov	r1, r3
 800e8d2:	f04f 0c0a 	mov.w	ip, #10
 800e8d6:	4620      	mov	r0, r4
 800e8d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e8dc:	3a30      	subs	r2, #48	@ 0x30
 800e8de:	2a09      	cmp	r2, #9
 800e8e0:	d903      	bls.n	800e8ea <_svfiprintf_r+0x1a6>
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d0c6      	beq.n	800e874 <_svfiprintf_r+0x130>
 800e8e6:	9105      	str	r1, [sp, #20]
 800e8e8:	e7c4      	b.n	800e874 <_svfiprintf_r+0x130>
 800e8ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800e8ee:	4604      	mov	r4, r0
 800e8f0:	2301      	movs	r3, #1
 800e8f2:	e7f0      	b.n	800e8d6 <_svfiprintf_r+0x192>
 800e8f4:	ab03      	add	r3, sp, #12
 800e8f6:	9300      	str	r3, [sp, #0]
 800e8f8:	462a      	mov	r2, r5
 800e8fa:	4b0e      	ldr	r3, [pc, #56]	@ (800e934 <_svfiprintf_r+0x1f0>)
 800e8fc:	a904      	add	r1, sp, #16
 800e8fe:	4638      	mov	r0, r7
 800e900:	f3af 8000 	nop.w
 800e904:	1c42      	adds	r2, r0, #1
 800e906:	4606      	mov	r6, r0
 800e908:	d1d6      	bne.n	800e8b8 <_svfiprintf_r+0x174>
 800e90a:	89ab      	ldrh	r3, [r5, #12]
 800e90c:	065b      	lsls	r3, r3, #25
 800e90e:	f53f af2d 	bmi.w	800e76c <_svfiprintf_r+0x28>
 800e912:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e914:	e72c      	b.n	800e770 <_svfiprintf_r+0x2c>
 800e916:	ab03      	add	r3, sp, #12
 800e918:	9300      	str	r3, [sp, #0]
 800e91a:	462a      	mov	r2, r5
 800e91c:	4b05      	ldr	r3, [pc, #20]	@ (800e934 <_svfiprintf_r+0x1f0>)
 800e91e:	a904      	add	r1, sp, #16
 800e920:	4638      	mov	r0, r7
 800e922:	f000 f879 	bl	800ea18 <_printf_i>
 800e926:	e7ed      	b.n	800e904 <_svfiprintf_r+0x1c0>
 800e928:	0800f0b4 	.word	0x0800f0b4
 800e92c:	0800f0be 	.word	0x0800f0be
 800e930:	00000000 	.word	0x00000000
 800e934:	0800e68d 	.word	0x0800e68d
 800e938:	0800f0ba 	.word	0x0800f0ba

0800e93c <_printf_common>:
 800e93c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e940:	4616      	mov	r6, r2
 800e942:	4698      	mov	r8, r3
 800e944:	688a      	ldr	r2, [r1, #8]
 800e946:	690b      	ldr	r3, [r1, #16]
 800e948:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e94c:	4293      	cmp	r3, r2
 800e94e:	bfb8      	it	lt
 800e950:	4613      	movlt	r3, r2
 800e952:	6033      	str	r3, [r6, #0]
 800e954:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e958:	4607      	mov	r7, r0
 800e95a:	460c      	mov	r4, r1
 800e95c:	b10a      	cbz	r2, 800e962 <_printf_common+0x26>
 800e95e:	3301      	adds	r3, #1
 800e960:	6033      	str	r3, [r6, #0]
 800e962:	6823      	ldr	r3, [r4, #0]
 800e964:	0699      	lsls	r1, r3, #26
 800e966:	bf42      	ittt	mi
 800e968:	6833      	ldrmi	r3, [r6, #0]
 800e96a:	3302      	addmi	r3, #2
 800e96c:	6033      	strmi	r3, [r6, #0]
 800e96e:	6825      	ldr	r5, [r4, #0]
 800e970:	f015 0506 	ands.w	r5, r5, #6
 800e974:	d106      	bne.n	800e984 <_printf_common+0x48>
 800e976:	f104 0a19 	add.w	sl, r4, #25
 800e97a:	68e3      	ldr	r3, [r4, #12]
 800e97c:	6832      	ldr	r2, [r6, #0]
 800e97e:	1a9b      	subs	r3, r3, r2
 800e980:	42ab      	cmp	r3, r5
 800e982:	dc26      	bgt.n	800e9d2 <_printf_common+0x96>
 800e984:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e988:	6822      	ldr	r2, [r4, #0]
 800e98a:	3b00      	subs	r3, #0
 800e98c:	bf18      	it	ne
 800e98e:	2301      	movne	r3, #1
 800e990:	0692      	lsls	r2, r2, #26
 800e992:	d42b      	bmi.n	800e9ec <_printf_common+0xb0>
 800e994:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e998:	4641      	mov	r1, r8
 800e99a:	4638      	mov	r0, r7
 800e99c:	47c8      	blx	r9
 800e99e:	3001      	adds	r0, #1
 800e9a0:	d01e      	beq.n	800e9e0 <_printf_common+0xa4>
 800e9a2:	6823      	ldr	r3, [r4, #0]
 800e9a4:	6922      	ldr	r2, [r4, #16]
 800e9a6:	f003 0306 	and.w	r3, r3, #6
 800e9aa:	2b04      	cmp	r3, #4
 800e9ac:	bf02      	ittt	eq
 800e9ae:	68e5      	ldreq	r5, [r4, #12]
 800e9b0:	6833      	ldreq	r3, [r6, #0]
 800e9b2:	1aed      	subeq	r5, r5, r3
 800e9b4:	68a3      	ldr	r3, [r4, #8]
 800e9b6:	bf0c      	ite	eq
 800e9b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e9bc:	2500      	movne	r5, #0
 800e9be:	4293      	cmp	r3, r2
 800e9c0:	bfc4      	itt	gt
 800e9c2:	1a9b      	subgt	r3, r3, r2
 800e9c4:	18ed      	addgt	r5, r5, r3
 800e9c6:	2600      	movs	r6, #0
 800e9c8:	341a      	adds	r4, #26
 800e9ca:	42b5      	cmp	r5, r6
 800e9cc:	d11a      	bne.n	800ea04 <_printf_common+0xc8>
 800e9ce:	2000      	movs	r0, #0
 800e9d0:	e008      	b.n	800e9e4 <_printf_common+0xa8>
 800e9d2:	2301      	movs	r3, #1
 800e9d4:	4652      	mov	r2, sl
 800e9d6:	4641      	mov	r1, r8
 800e9d8:	4638      	mov	r0, r7
 800e9da:	47c8      	blx	r9
 800e9dc:	3001      	adds	r0, #1
 800e9de:	d103      	bne.n	800e9e8 <_printf_common+0xac>
 800e9e0:	f04f 30ff 	mov.w	r0, #4294967295
 800e9e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9e8:	3501      	adds	r5, #1
 800e9ea:	e7c6      	b.n	800e97a <_printf_common+0x3e>
 800e9ec:	18e1      	adds	r1, r4, r3
 800e9ee:	1c5a      	adds	r2, r3, #1
 800e9f0:	2030      	movs	r0, #48	@ 0x30
 800e9f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e9f6:	4422      	add	r2, r4
 800e9f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e9fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ea00:	3302      	adds	r3, #2
 800ea02:	e7c7      	b.n	800e994 <_printf_common+0x58>
 800ea04:	2301      	movs	r3, #1
 800ea06:	4622      	mov	r2, r4
 800ea08:	4641      	mov	r1, r8
 800ea0a:	4638      	mov	r0, r7
 800ea0c:	47c8      	blx	r9
 800ea0e:	3001      	adds	r0, #1
 800ea10:	d0e6      	beq.n	800e9e0 <_printf_common+0xa4>
 800ea12:	3601      	adds	r6, #1
 800ea14:	e7d9      	b.n	800e9ca <_printf_common+0x8e>
	...

0800ea18 <_printf_i>:
 800ea18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ea1c:	7e0f      	ldrb	r7, [r1, #24]
 800ea1e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ea20:	2f78      	cmp	r7, #120	@ 0x78
 800ea22:	4691      	mov	r9, r2
 800ea24:	4680      	mov	r8, r0
 800ea26:	460c      	mov	r4, r1
 800ea28:	469a      	mov	sl, r3
 800ea2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ea2e:	d807      	bhi.n	800ea40 <_printf_i+0x28>
 800ea30:	2f62      	cmp	r7, #98	@ 0x62
 800ea32:	d80a      	bhi.n	800ea4a <_printf_i+0x32>
 800ea34:	2f00      	cmp	r7, #0
 800ea36:	f000 80d1 	beq.w	800ebdc <_printf_i+0x1c4>
 800ea3a:	2f58      	cmp	r7, #88	@ 0x58
 800ea3c:	f000 80b8 	beq.w	800ebb0 <_printf_i+0x198>
 800ea40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ea44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ea48:	e03a      	b.n	800eac0 <_printf_i+0xa8>
 800ea4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ea4e:	2b15      	cmp	r3, #21
 800ea50:	d8f6      	bhi.n	800ea40 <_printf_i+0x28>
 800ea52:	a101      	add	r1, pc, #4	@ (adr r1, 800ea58 <_printf_i+0x40>)
 800ea54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ea58:	0800eab1 	.word	0x0800eab1
 800ea5c:	0800eac5 	.word	0x0800eac5
 800ea60:	0800ea41 	.word	0x0800ea41
 800ea64:	0800ea41 	.word	0x0800ea41
 800ea68:	0800ea41 	.word	0x0800ea41
 800ea6c:	0800ea41 	.word	0x0800ea41
 800ea70:	0800eac5 	.word	0x0800eac5
 800ea74:	0800ea41 	.word	0x0800ea41
 800ea78:	0800ea41 	.word	0x0800ea41
 800ea7c:	0800ea41 	.word	0x0800ea41
 800ea80:	0800ea41 	.word	0x0800ea41
 800ea84:	0800ebc3 	.word	0x0800ebc3
 800ea88:	0800eaef 	.word	0x0800eaef
 800ea8c:	0800eb7d 	.word	0x0800eb7d
 800ea90:	0800ea41 	.word	0x0800ea41
 800ea94:	0800ea41 	.word	0x0800ea41
 800ea98:	0800ebe5 	.word	0x0800ebe5
 800ea9c:	0800ea41 	.word	0x0800ea41
 800eaa0:	0800eaef 	.word	0x0800eaef
 800eaa4:	0800ea41 	.word	0x0800ea41
 800eaa8:	0800ea41 	.word	0x0800ea41
 800eaac:	0800eb85 	.word	0x0800eb85
 800eab0:	6833      	ldr	r3, [r6, #0]
 800eab2:	1d1a      	adds	r2, r3, #4
 800eab4:	681b      	ldr	r3, [r3, #0]
 800eab6:	6032      	str	r2, [r6, #0]
 800eab8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800eabc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800eac0:	2301      	movs	r3, #1
 800eac2:	e09c      	b.n	800ebfe <_printf_i+0x1e6>
 800eac4:	6833      	ldr	r3, [r6, #0]
 800eac6:	6820      	ldr	r0, [r4, #0]
 800eac8:	1d19      	adds	r1, r3, #4
 800eaca:	6031      	str	r1, [r6, #0]
 800eacc:	0606      	lsls	r6, r0, #24
 800eace:	d501      	bpl.n	800ead4 <_printf_i+0xbc>
 800ead0:	681d      	ldr	r5, [r3, #0]
 800ead2:	e003      	b.n	800eadc <_printf_i+0xc4>
 800ead4:	0645      	lsls	r5, r0, #25
 800ead6:	d5fb      	bpl.n	800ead0 <_printf_i+0xb8>
 800ead8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800eadc:	2d00      	cmp	r5, #0
 800eade:	da03      	bge.n	800eae8 <_printf_i+0xd0>
 800eae0:	232d      	movs	r3, #45	@ 0x2d
 800eae2:	426d      	negs	r5, r5
 800eae4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800eae8:	4858      	ldr	r0, [pc, #352]	@ (800ec4c <_printf_i+0x234>)
 800eaea:	230a      	movs	r3, #10
 800eaec:	e011      	b.n	800eb12 <_printf_i+0xfa>
 800eaee:	6821      	ldr	r1, [r4, #0]
 800eaf0:	6833      	ldr	r3, [r6, #0]
 800eaf2:	0608      	lsls	r0, r1, #24
 800eaf4:	f853 5b04 	ldr.w	r5, [r3], #4
 800eaf8:	d402      	bmi.n	800eb00 <_printf_i+0xe8>
 800eafa:	0649      	lsls	r1, r1, #25
 800eafc:	bf48      	it	mi
 800eafe:	b2ad      	uxthmi	r5, r5
 800eb00:	2f6f      	cmp	r7, #111	@ 0x6f
 800eb02:	4852      	ldr	r0, [pc, #328]	@ (800ec4c <_printf_i+0x234>)
 800eb04:	6033      	str	r3, [r6, #0]
 800eb06:	bf14      	ite	ne
 800eb08:	230a      	movne	r3, #10
 800eb0a:	2308      	moveq	r3, #8
 800eb0c:	2100      	movs	r1, #0
 800eb0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800eb12:	6866      	ldr	r6, [r4, #4]
 800eb14:	60a6      	str	r6, [r4, #8]
 800eb16:	2e00      	cmp	r6, #0
 800eb18:	db05      	blt.n	800eb26 <_printf_i+0x10e>
 800eb1a:	6821      	ldr	r1, [r4, #0]
 800eb1c:	432e      	orrs	r6, r5
 800eb1e:	f021 0104 	bic.w	r1, r1, #4
 800eb22:	6021      	str	r1, [r4, #0]
 800eb24:	d04b      	beq.n	800ebbe <_printf_i+0x1a6>
 800eb26:	4616      	mov	r6, r2
 800eb28:	fbb5 f1f3 	udiv	r1, r5, r3
 800eb2c:	fb03 5711 	mls	r7, r3, r1, r5
 800eb30:	5dc7      	ldrb	r7, [r0, r7]
 800eb32:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800eb36:	462f      	mov	r7, r5
 800eb38:	42bb      	cmp	r3, r7
 800eb3a:	460d      	mov	r5, r1
 800eb3c:	d9f4      	bls.n	800eb28 <_printf_i+0x110>
 800eb3e:	2b08      	cmp	r3, #8
 800eb40:	d10b      	bne.n	800eb5a <_printf_i+0x142>
 800eb42:	6823      	ldr	r3, [r4, #0]
 800eb44:	07df      	lsls	r7, r3, #31
 800eb46:	d508      	bpl.n	800eb5a <_printf_i+0x142>
 800eb48:	6923      	ldr	r3, [r4, #16]
 800eb4a:	6861      	ldr	r1, [r4, #4]
 800eb4c:	4299      	cmp	r1, r3
 800eb4e:	bfde      	ittt	le
 800eb50:	2330      	movle	r3, #48	@ 0x30
 800eb52:	f806 3c01 	strble.w	r3, [r6, #-1]
 800eb56:	f106 36ff 	addle.w	r6, r6, #4294967295
 800eb5a:	1b92      	subs	r2, r2, r6
 800eb5c:	6122      	str	r2, [r4, #16]
 800eb5e:	f8cd a000 	str.w	sl, [sp]
 800eb62:	464b      	mov	r3, r9
 800eb64:	aa03      	add	r2, sp, #12
 800eb66:	4621      	mov	r1, r4
 800eb68:	4640      	mov	r0, r8
 800eb6a:	f7ff fee7 	bl	800e93c <_printf_common>
 800eb6e:	3001      	adds	r0, #1
 800eb70:	d14a      	bne.n	800ec08 <_printf_i+0x1f0>
 800eb72:	f04f 30ff 	mov.w	r0, #4294967295
 800eb76:	b004      	add	sp, #16
 800eb78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb7c:	6823      	ldr	r3, [r4, #0]
 800eb7e:	f043 0320 	orr.w	r3, r3, #32
 800eb82:	6023      	str	r3, [r4, #0]
 800eb84:	4832      	ldr	r0, [pc, #200]	@ (800ec50 <_printf_i+0x238>)
 800eb86:	2778      	movs	r7, #120	@ 0x78
 800eb88:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800eb8c:	6823      	ldr	r3, [r4, #0]
 800eb8e:	6831      	ldr	r1, [r6, #0]
 800eb90:	061f      	lsls	r7, r3, #24
 800eb92:	f851 5b04 	ldr.w	r5, [r1], #4
 800eb96:	d402      	bmi.n	800eb9e <_printf_i+0x186>
 800eb98:	065f      	lsls	r7, r3, #25
 800eb9a:	bf48      	it	mi
 800eb9c:	b2ad      	uxthmi	r5, r5
 800eb9e:	6031      	str	r1, [r6, #0]
 800eba0:	07d9      	lsls	r1, r3, #31
 800eba2:	bf44      	itt	mi
 800eba4:	f043 0320 	orrmi.w	r3, r3, #32
 800eba8:	6023      	strmi	r3, [r4, #0]
 800ebaa:	b11d      	cbz	r5, 800ebb4 <_printf_i+0x19c>
 800ebac:	2310      	movs	r3, #16
 800ebae:	e7ad      	b.n	800eb0c <_printf_i+0xf4>
 800ebb0:	4826      	ldr	r0, [pc, #152]	@ (800ec4c <_printf_i+0x234>)
 800ebb2:	e7e9      	b.n	800eb88 <_printf_i+0x170>
 800ebb4:	6823      	ldr	r3, [r4, #0]
 800ebb6:	f023 0320 	bic.w	r3, r3, #32
 800ebba:	6023      	str	r3, [r4, #0]
 800ebbc:	e7f6      	b.n	800ebac <_printf_i+0x194>
 800ebbe:	4616      	mov	r6, r2
 800ebc0:	e7bd      	b.n	800eb3e <_printf_i+0x126>
 800ebc2:	6833      	ldr	r3, [r6, #0]
 800ebc4:	6825      	ldr	r5, [r4, #0]
 800ebc6:	6961      	ldr	r1, [r4, #20]
 800ebc8:	1d18      	adds	r0, r3, #4
 800ebca:	6030      	str	r0, [r6, #0]
 800ebcc:	062e      	lsls	r6, r5, #24
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	d501      	bpl.n	800ebd6 <_printf_i+0x1be>
 800ebd2:	6019      	str	r1, [r3, #0]
 800ebd4:	e002      	b.n	800ebdc <_printf_i+0x1c4>
 800ebd6:	0668      	lsls	r0, r5, #25
 800ebd8:	d5fb      	bpl.n	800ebd2 <_printf_i+0x1ba>
 800ebda:	8019      	strh	r1, [r3, #0]
 800ebdc:	2300      	movs	r3, #0
 800ebde:	6123      	str	r3, [r4, #16]
 800ebe0:	4616      	mov	r6, r2
 800ebe2:	e7bc      	b.n	800eb5e <_printf_i+0x146>
 800ebe4:	6833      	ldr	r3, [r6, #0]
 800ebe6:	1d1a      	adds	r2, r3, #4
 800ebe8:	6032      	str	r2, [r6, #0]
 800ebea:	681e      	ldr	r6, [r3, #0]
 800ebec:	6862      	ldr	r2, [r4, #4]
 800ebee:	2100      	movs	r1, #0
 800ebf0:	4630      	mov	r0, r6
 800ebf2:	f7f1 fafd 	bl	80001f0 <memchr>
 800ebf6:	b108      	cbz	r0, 800ebfc <_printf_i+0x1e4>
 800ebf8:	1b80      	subs	r0, r0, r6
 800ebfa:	6060      	str	r0, [r4, #4]
 800ebfc:	6863      	ldr	r3, [r4, #4]
 800ebfe:	6123      	str	r3, [r4, #16]
 800ec00:	2300      	movs	r3, #0
 800ec02:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ec06:	e7aa      	b.n	800eb5e <_printf_i+0x146>
 800ec08:	6923      	ldr	r3, [r4, #16]
 800ec0a:	4632      	mov	r2, r6
 800ec0c:	4649      	mov	r1, r9
 800ec0e:	4640      	mov	r0, r8
 800ec10:	47d0      	blx	sl
 800ec12:	3001      	adds	r0, #1
 800ec14:	d0ad      	beq.n	800eb72 <_printf_i+0x15a>
 800ec16:	6823      	ldr	r3, [r4, #0]
 800ec18:	079b      	lsls	r3, r3, #30
 800ec1a:	d413      	bmi.n	800ec44 <_printf_i+0x22c>
 800ec1c:	68e0      	ldr	r0, [r4, #12]
 800ec1e:	9b03      	ldr	r3, [sp, #12]
 800ec20:	4298      	cmp	r0, r3
 800ec22:	bfb8      	it	lt
 800ec24:	4618      	movlt	r0, r3
 800ec26:	e7a6      	b.n	800eb76 <_printf_i+0x15e>
 800ec28:	2301      	movs	r3, #1
 800ec2a:	4632      	mov	r2, r6
 800ec2c:	4649      	mov	r1, r9
 800ec2e:	4640      	mov	r0, r8
 800ec30:	47d0      	blx	sl
 800ec32:	3001      	adds	r0, #1
 800ec34:	d09d      	beq.n	800eb72 <_printf_i+0x15a>
 800ec36:	3501      	adds	r5, #1
 800ec38:	68e3      	ldr	r3, [r4, #12]
 800ec3a:	9903      	ldr	r1, [sp, #12]
 800ec3c:	1a5b      	subs	r3, r3, r1
 800ec3e:	42ab      	cmp	r3, r5
 800ec40:	dcf2      	bgt.n	800ec28 <_printf_i+0x210>
 800ec42:	e7eb      	b.n	800ec1c <_printf_i+0x204>
 800ec44:	2500      	movs	r5, #0
 800ec46:	f104 0619 	add.w	r6, r4, #25
 800ec4a:	e7f5      	b.n	800ec38 <_printf_i+0x220>
 800ec4c:	0800f0c5 	.word	0x0800f0c5
 800ec50:	0800f0d6 	.word	0x0800f0d6

0800ec54 <_sbrk_r>:
 800ec54:	b538      	push	{r3, r4, r5, lr}
 800ec56:	4d06      	ldr	r5, [pc, #24]	@ (800ec70 <_sbrk_r+0x1c>)
 800ec58:	2300      	movs	r3, #0
 800ec5a:	4604      	mov	r4, r0
 800ec5c:	4608      	mov	r0, r1
 800ec5e:	602b      	str	r3, [r5, #0]
 800ec60:	f7f2 fb1e 	bl	80012a0 <_sbrk>
 800ec64:	1c43      	adds	r3, r0, #1
 800ec66:	d102      	bne.n	800ec6e <_sbrk_r+0x1a>
 800ec68:	682b      	ldr	r3, [r5, #0]
 800ec6a:	b103      	cbz	r3, 800ec6e <_sbrk_r+0x1a>
 800ec6c:	6023      	str	r3, [r4, #0]
 800ec6e:	bd38      	pop	{r3, r4, r5, pc}
 800ec70:	20011258 	.word	0x20011258

0800ec74 <_realloc_r>:
 800ec74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec78:	4607      	mov	r7, r0
 800ec7a:	4614      	mov	r4, r2
 800ec7c:	460d      	mov	r5, r1
 800ec7e:	b921      	cbnz	r1, 800ec8a <_realloc_r+0x16>
 800ec80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec84:	4611      	mov	r1, r2
 800ec86:	f7ff bc75 	b.w	800e574 <_malloc_r>
 800ec8a:	b92a      	cbnz	r2, 800ec98 <_realloc_r+0x24>
 800ec8c:	f7ff fc06 	bl	800e49c <_free_r>
 800ec90:	4625      	mov	r5, r4
 800ec92:	4628      	mov	r0, r5
 800ec94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec98:	f000 f81a 	bl	800ecd0 <_malloc_usable_size_r>
 800ec9c:	4284      	cmp	r4, r0
 800ec9e:	4606      	mov	r6, r0
 800eca0:	d802      	bhi.n	800eca8 <_realloc_r+0x34>
 800eca2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800eca6:	d8f4      	bhi.n	800ec92 <_realloc_r+0x1e>
 800eca8:	4621      	mov	r1, r4
 800ecaa:	4638      	mov	r0, r7
 800ecac:	f7ff fc62 	bl	800e574 <_malloc_r>
 800ecb0:	4680      	mov	r8, r0
 800ecb2:	b908      	cbnz	r0, 800ecb8 <_realloc_r+0x44>
 800ecb4:	4645      	mov	r5, r8
 800ecb6:	e7ec      	b.n	800ec92 <_realloc_r+0x1e>
 800ecb8:	42b4      	cmp	r4, r6
 800ecba:	4622      	mov	r2, r4
 800ecbc:	4629      	mov	r1, r5
 800ecbe:	bf28      	it	cs
 800ecc0:	4632      	movcs	r2, r6
 800ecc2:	f7ff fbdd 	bl	800e480 <memcpy>
 800ecc6:	4629      	mov	r1, r5
 800ecc8:	4638      	mov	r0, r7
 800ecca:	f7ff fbe7 	bl	800e49c <_free_r>
 800ecce:	e7f1      	b.n	800ecb4 <_realloc_r+0x40>

0800ecd0 <_malloc_usable_size_r>:
 800ecd0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ecd4:	1f18      	subs	r0, r3, #4
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	bfbc      	itt	lt
 800ecda:	580b      	ldrlt	r3, [r1, r0]
 800ecdc:	18c0      	addlt	r0, r0, r3
 800ecde:	4770      	bx	lr

0800ece0 <_init>:
 800ece0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ece2:	bf00      	nop
 800ece4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ece6:	bc08      	pop	{r3}
 800ece8:	469e      	mov	lr, r3
 800ecea:	4770      	bx	lr

0800ecec <_fini>:
 800ecec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ecee:	bf00      	nop
 800ecf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ecf2:	bc08      	pop	{r3}
 800ecf4:	469e      	mov	lr, r3
 800ecf6:	4770      	bx	lr
