

================================================================
== Vitis HLS Report for 'cl_box_Pipeline_VITIS_LOOP_22_1'
================================================================
* Date:           Fri Oct 18 05:34:59 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        cl_box
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.190 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cmd_recved = alloca i32 1"   --->   Operation 5 'alloca' 'cmd_recved' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ctl_cmd_stream, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln22"   --->   Operation 7 'read' 'add_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %cmd_recved"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cmd_recved_1 = load i32 %cmd_recved" [./cl_box.cpp:24]   --->   Operation 10 'load' 'cmd_recved_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.80ns)   --->   "%icmp_ln22 = icmp_eq  i32 %cmd_recved_1, i32 %add_ln22_read" [./cl_box.cpp:22]   --->   Operation 12 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.14ns)   --->   "%cmd_recved_2 = add i32 %cmd_recved_1, i32 1" [./cl_box.cpp:24]   --->   Operation 13 'add' 'cmd_recved_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split, void %_Z13parse_ctl_cmdRN3hls6streamIjLi0EEERiS3_S3_S3_S3_S3_S3_.exit.exitStub" [./cl_box.cpp:22]   --->   Operation 14 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln24 = store i32 %cmd_recved_2, i32 %cmd_recved" [./cl_box.cpp:24]   --->   Operation 15 'store' 'store_ln24' <Predicate = (!icmp_ln22)> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.19>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./cl_box.cpp:19]   --->   Operation 16 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.46ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ctl_cmd_stream" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = -1> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i32 %cmd_recved_1" [./cl_box.cpp:23]   --->   Operation 18 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cmd_array_addr = getelementptr i32 %cmd_array, i64 0, i64 %zext_ln23" [./cl_box.cpp:23]   --->   Operation 19 'getelementptr' 'cmd_array_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.73ns)   --->   "%store_ln23 = store i32 %tmp, i3 %cmd_array_addr" [./cl_box.cpp:23]   --->   Operation 20 'store' 'store_ln23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.6ns
The critical path consists of the following:
	'alloca' operation ('cmd_recved') [4]  (0 ns)
	'load' operation ('cmd_recved', ./cl_box.cpp:24) on local variable 'cmd_recved' [10]  (0 ns)
	'add' operation ('cmd_recved', ./cl_box.cpp:24) [13]  (1.14 ns)
	'store' operation ('store_ln24', ./cl_box.cpp:24) of variable 'cmd_recved', ./cl_box.cpp:24 on local variable 'cmd_recved' [21]  (0.46 ns)

 <State 2>: 2.19ns
The critical path consists of the following:
	fifo read operation ('tmp', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'ctl_cmd_stream' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [17]  (1.46 ns)
	'store' operation ('store_ln23', ./cl_box.cpp:23) of variable 'tmp', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144 on array 'cmd_array' [20]  (0.73 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
