# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../sources/divider_4_top_simulation.v" \
"../../../../../sources/kcpsm6.v" \
"../../../../../sources/prom_divider_4.v" \
"../../../../../sources/divider_4_top_simulation_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
