# Block Design under Vivado :
![image](https://github.com/angerpro1411/TECTONIC/assets/166725219/e946cff2-2f79-4752-9805-a623ec3fc8b4)

- IPs : one Zynq7 from Xilinx, my S_AXI_LITE_FIFO and my FIFO, the others automaticcally generate by Vivado.
