$date
	Sat Oct 22 23:13:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#724001
b10100 !
1"
#724002
b10100 &
b10100 %
1$
#724003
0"
#724006
b1010 &
b1010 %
#724010
b101 &
b101 %
#724014
b10000 &
b10000 %
#724018
b1000 &
b1000 %
#724022
b100 &
b100 %
#724026
b10 &
b10 %
#724030
b1 &
1#
b1 %
#724034
b0 &
b0 %
0#
0$
#1778445
b11100 !
1"
#1778446
b11100 &
b11100 %
1$
#1778447
0"
#1778450
b1110 &
b1110 %
#1778454
b111 &
b111 %
#1778458
b10110 &
b10110 %
#1778462
b1011 &
b1011 %
#1778466
b100010 &
b100010 %
#1778470
b10001 &
b10001 %
#1778474
b110100 &
b110100 %
#1778478
b11010 &
b11010 %
#1778482
b1101 &
b1101 %
#1778486
b101000 &
b101000 %
#1778490
b10100 &
b10100 %
#1778494
b1010 &
b1010 %
#1778498
b101 &
b101 %
#1778502
b10000 &
b10000 %
#1778506
b1000 &
b1000 %
#1778510
b100 &
b100 %
#1778514
b10 &
b10 %
#1778518
b1 &
1#
b1 %
#1778522
b0 &
b0 %
0#
0$
#2777577
b1101 !
1"
#2777578
b1101 &
b1101 %
1$
#2777579
0"
#2777582
b101000 &
b101000 %
#2777586
b10100 &
b10100 %
#2777590
b1010 &
b1010 %
#2777594
b101 &
b101 %
#2777598
b10000 &
b10000 %
#2777602
b1000 &
b1000 %
#2777606
b100 &
b100 %
#2777610
b10 &
b10 %
#2777614
b1 &
1#
b1 %
#2777618
b0 &
b0 %
0#
0$
#4500012
