

================================================================
== Vitis HLS Report for 'dft_Pipeline_VITIS_LOOP_19_3'
================================================================
* Date:           Thu Oct 20 19:42:54 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft_256
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1289|     1289|  12.890 us|  12.890 us|  1289|  1289|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_3  |     1287|     1287|        13|          5|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     53|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    190|    -|
|Register         |        -|    -|     494|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    5|     842|   1050|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U5  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  711|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory          |                              Module                             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_19_3_cos_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |sin_coefficients_table_U  |dft_Pipeline_VITIS_LOOP_19_3_sin_coefficients_table_ROM_AUTO_1R  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                     |                                                                 |        2|  0|   0|    0|   512|   64|     2|        16384|
    +--------------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_202_p2   |         +|   0|  0|  14|           9|           1|
    |add_ln20_fu_216_p2   |         +|   0|  0|  15|           8|           8|
    |icmp_ln19_fu_196_p2  |      icmp|   0|  0|  11|           9|          10|
    |ifzero_fu_228_p2     |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  53|          36|          31|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add276_fu_58                      |   9|          2|   32|         64|
    |add5_fu_54                        |   9|          2|   32|         64|
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_add276_load      |   9|          2|   32|         64|
    |ap_sig_allocacmp_add5_load        |   9|          2|   32|         64|
    |ap_sig_allocacmp_index_load       |   9|          2|    8|         16|
    |ap_sig_allocacmp_n_2              |   9|          2|    9|         18|
    |grp_fu_153_p0                     |  14|          3|   32|         96|
    |grp_fu_153_p1                     |  14|          3|   32|         96|
    |grp_fu_157_p1                     |  14|          3|   32|         96|
    |index_fu_50                       |   9|          2|    8|         16|
    |n_fu_62                           |   9|          2|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 190|         41|  264|        628|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add276_fu_58                         |  32|   0|   32|          0|
    |add5_fu_54                           |  32|   0|   32|          0|
    |ap_CS_fsm                            |   5|   0|    5|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |cos_coefficients_table_load_reg_328  |  32|   0|   32|          0|
    |icmp_ln19_reg_300                    |   1|   0|    1|          0|
    |icmp_ln19_reg_300_pp0_iter1_reg      |   1|   0|    1|          0|
    |ifzero_reg_319                       |   1|   0|    1|          0|
    |index_fu_50                          |   8|   0|    8|          0|
    |mul1_reg_348                         |  32|   0|   32|          0|
    |mul_reg_338                          |  32|   0|   32|          0|
    |n_fu_62                              |   9|   0|    9|          0|
    |reg_161                              |  32|   0|   32|          0|
    |sin_coefficients_table_load_reg_333  |  32|   0|   32|          0|
    |sum_i_addr_reg_290                   |   8|   0|    8|          0|
    |sum_r_addr_reg_295                   |   8|   0|    8|          0|
    |temp_load_reg_323                    |  32|   0|   32|          0|
    |ifzero_reg_319                       |  64|  32|    1|          0|
    |sum_i_addr_reg_290                   |  64|  32|    8|          0|
    |sum_r_addr_reg_295                   |  64|  32|    8|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 494|  96|  319|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+----------------+-----+-----+------------+------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_3|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  dft_Pipeline_VITIS_LOOP_19_3|  return value|
|sum_i_load      |   in|   32|     ap_none|                    sum_i_load|        scalar|
|sum_r_load      |   in|   32|     ap_none|                    sum_r_load|        scalar|
|sum_i_address0  |  out|    8|   ap_memory|                         sum_i|         array|
|sum_i_ce0       |  out|    1|   ap_memory|                         sum_i|         array|
|sum_i_we0       |  out|    1|   ap_memory|                         sum_i|         array|
|sum_i_d0        |  out|   32|   ap_memory|                         sum_i|         array|
|zext_ln17       |   in|    8|     ap_none|                     zext_ln17|        scalar|
|sum_r_address0  |  out|    8|   ap_memory|                         sum_r|         array|
|sum_r_ce0       |  out|    1|   ap_memory|                         sum_r|         array|
|sum_r_we0       |  out|    1|   ap_memory|                         sum_r|         array|
|sum_r_d0        |  out|   32|   ap_memory|                         sum_r|         array|
|trunc_ln        |   in|    8|     ap_none|                      trunc_ln|        scalar|
|temp_address0   |  out|    8|   ap_memory|                          temp|         array|
|temp_ce0        |  out|    1|   ap_memory|                          temp|         array|
|temp_q0         |   in|   32|   ap_memory|                          temp|         array|
+----------------+-----+-----+------------+------------------------------+--------------+

