library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity register_1bit_tb is
end register_1bit_tb;

architecture Behavioral of register_1bit_tb is

    component register_1bit
        Port (
            CLK   : in  STD_LOGIC;
            RESET : in  STD_LOGIC;
            LOAD  : in  STD_LOGIC;
            D     : in  STD_LOGIC;
            Q     : out STD_LOGIC
        );
    end component;

    signal CLK   : STD_LOGIC := '0';
    signal RESET : STD_LOGIC := '0';
    signal LOAD  : STD_LOGIC := '0';
    signal D     : STD_LOGIC := '0';
    signal Q     : STD_LOGIC;

begin

    uut: register_1bit
        port map (
            CLK   => CLK,
            RESET => RESET,
            LOAD  => LOAD,
            D     => D,
            Q     => Q
        );

    -- Clock
    clock_process: process
    begin
        while true loop
            CLK <= '0';
            wait for 10 ns;

            CLK <= '1';
            wait for 10 ns;
        end loop;
    end process;

    stimulus: process
    begin

        -- Reset
        RESET <= '1';
        LOAD  <= '0';
        D     <= '0';
        wait for 25 ns;

        -- Release reset
        RESET <= '0';

        -- Load 1
        LOAD <= '1';
        D    <= '1';
        wait for 20 ns;

        -- Hold
        LOAD <= '0';
        D    <= '0';
        wait for 20 ns;

        -- Load 0
        LOAD <= '1';
        D    <= '0';
        wait for 20 ns;

        -- Load 1 again
        D <= '1';
        wait for 20 ns;

        -- Hold
        LOAD <= '0';
        wait for 20 ns;

        -- Reset again
        RESET <= '1';
        wait for 20 ns;

        RESET <= '0';

        wait;
    end process;

end Behavioral;