Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 19 18:27:40 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file key_debounce_timing_summary_routed.rpt -rpx key_debounce_timing_summary_routed.rpx -warn_on_violation
| Design       : key_debounce
| Device       : 7a35t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.542        0.000                      0                   76        0.198        0.000                      0                   76        9.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            15.542        0.000                      0                   76        0.198        0.000                      0                   76        9.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.542ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.606     5.169    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.758     7.383    ax_debounce_m0/DFF1
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     7.507 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.883     8.390    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     8.514 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.852     9.365    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X3Y75          FDCE                                         r  ax_debounce_m0/q_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.492    24.876    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  ax_debounce_m0/q_reg_reg[0]/C
                         clock pessimism              0.272    25.147    
                         clock uncertainty           -0.035    25.112    
    SLICE_X3Y75          FDCE (Setup_fdce_C_CE)      -0.205    24.907    ax_debounce_m0/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 15.542    

Slack (MET) :             15.542ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.606     5.169    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.758     7.383    ax_debounce_m0/DFF1
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     7.507 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.883     8.390    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     8.514 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.852     9.365    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X3Y75          FDCE                                         r  ax_debounce_m0/q_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.492    24.876    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  ax_debounce_m0/q_reg_reg[1]/C
                         clock pessimism              0.272    25.147    
                         clock uncertainty           -0.035    25.112    
    SLICE_X3Y75          FDCE (Setup_fdce_C_CE)      -0.205    24.907    ax_debounce_m0/q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 15.542    

Slack (MET) :             15.542ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.606     5.169    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.758     7.383    ax_debounce_m0/DFF1
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     7.507 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.883     8.390    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     8.514 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.852     9.365    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X3Y75          FDCE                                         r  ax_debounce_m0/q_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.492    24.876    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  ax_debounce_m0/q_reg_reg[2]/C
                         clock pessimism              0.272    25.147    
                         clock uncertainty           -0.035    25.112    
    SLICE_X3Y75          FDCE (Setup_fdce_C_CE)      -0.205    24.907    ax_debounce_m0/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 15.542    

Slack (MET) :             15.542ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.704ns (16.777%)  route 3.492ns (83.223%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 24.876 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.606     5.169    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.758     7.383    ax_debounce_m0/DFF1
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     7.507 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.883     8.390    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     8.514 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.852     9.365    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X3Y75          FDCE                                         r  ax_debounce_m0/q_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.492    24.876    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  ax_debounce_m0/q_reg_reg[3]/C
                         clock pessimism              0.272    25.147    
                         clock uncertainty           -0.035    25.112    
    SLICE_X3Y75          FDCE (Setup_fdce_C_CE)      -0.205    24.907    ax_debounce_m0/q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.907    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 15.542    

Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.704ns (17.360%)  route 3.351ns (82.640%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 24.878 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.606     5.169    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.758     7.383    ax_debounce_m0/DFF1
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     7.507 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.883     8.390    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     8.514 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.711     9.225    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X3Y76          FDCE                                         r  ax_debounce_m0/q_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.494    24.878    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  ax_debounce_m0/q_reg_reg[4]/C
                         clock pessimism              0.272    25.149    
                         clock uncertainty           -0.035    25.114    
    SLICE_X3Y76          FDCE (Setup_fdce_C_CE)      -0.205    24.909    ax_debounce_m0/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.704ns (17.360%)  route 3.351ns (82.640%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 24.878 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.606     5.169    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.758     7.383    ax_debounce_m0/DFF1
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     7.507 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.883     8.390    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     8.514 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.711     9.225    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X3Y76          FDCE                                         r  ax_debounce_m0/q_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.494    24.878    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  ax_debounce_m0/q_reg_reg[5]/C
                         clock pessimism              0.272    25.149    
                         clock uncertainty           -0.035    25.114    
    SLICE_X3Y76          FDCE (Setup_fdce_C_CE)      -0.205    24.909    ax_debounce_m0/q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.704ns (17.360%)  route 3.351ns (82.640%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 24.878 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.606     5.169    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.758     7.383    ax_debounce_m0/DFF1
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     7.507 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.883     8.390    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     8.514 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.711     9.225    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X3Y76          FDCE                                         r  ax_debounce_m0/q_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.494    24.878    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  ax_debounce_m0/q_reg_reg[6]/C
                         clock pessimism              0.272    25.149    
                         clock uncertainty           -0.035    25.114    
    SLICE_X3Y76          FDCE (Setup_fdce_C_CE)      -0.205    24.909    ax_debounce_m0/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.704ns (17.360%)  route 3.351ns (82.640%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 24.878 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.606     5.169    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.758     7.383    ax_debounce_m0/DFF1
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     7.507 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.883     8.390    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     8.514 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.711     9.225    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X3Y76          FDCE                                         r  ax_debounce_m0/q_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.494    24.878    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  ax_debounce_m0/q_reg_reg[7]/C
                         clock pessimism              0.272    25.149    
                         clock uncertainty           -0.035    25.114    
    SLICE_X3Y76          FDCE (Setup_fdce_C_CE)      -0.205    24.909    ax_debounce_m0/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.909    
                         arrival time                          -9.225    
  -------------------------------------------------------------------
                         slack                                 15.684    

Slack (MET) :             15.726ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.704ns (17.522%)  route 3.314ns (82.478%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 24.882 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.606     5.169    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.758     7.383    ax_debounce_m0/DFF1
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     7.507 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.883     8.390    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     8.514 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.673     9.187    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X3Y80          FDCE                                         r  ax_debounce_m0/q_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.498    24.882    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  ax_debounce_m0/q_reg_reg[15]/C
                         clock pessimism              0.272    25.153    
                         clock uncertainty           -0.035    25.118    
    SLICE_X3Y80          FDCE (Setup_fdce_C_CE)      -0.205    24.913    ax_debounce_m0/q_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         24.913    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 15.726    

Slack (MET) :             15.726ns  (required time - arrival time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.704ns (17.522%)  route 3.314ns (82.478%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 24.882 - 20.000 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.496     1.496 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.467    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.563 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.606     5.169    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.456     5.625 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          1.758     7.383    ax_debounce_m0/DFF1
    SLICE_X3Y81          LUT6 (Prop_lut6_I2_O)        0.124     7.507 r  ax_debounce_m0/q_reg[31]_i_8/O
                         net (fo=1, routed)           0.883     8.390    ax_debounce_m0/q_reg[31]_i_8_n_0
    SLICE_X3Y78          LUT6 (Prop_lut6_I4_O)        0.124     8.514 r  ax_debounce_m0/q_reg[31]_i_1/O
                         net (fo=32, routed)          0.673     9.187    ax_debounce_m0/q_reg[31]_i_1_n_0
    SLICE_X3Y80          FDCE                                         r  ax_debounce_m0/q_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.425    21.425 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    23.293    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.384 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.498    24.882    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  ax_debounce_m0/q_reg_reg[16]/C
                         clock pessimism              0.272    25.153    
                         clock uncertainty           -0.035    25.118    
    SLICE_X3Y80          FDCE (Setup_fdce_C_CE)      -0.205    24.913    ax_debounce_m0/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         24.913    
                         arrival time                          -9.187    
  -------------------------------------------------------------------
                         slack                                 15.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ax_debounce_m0/button_out_d0_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/button_negedge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.581     1.504    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X4Y78          FDPE                                         r  ax_debounce_m0/button_out_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDPE (Prop_fdpe_C_Q)         0.128     1.632 r  ax_debounce_m0/button_out_d0_reg/Q
                         net (fo=1, routed)           0.062     1.694    ax_debounce_m0/button_out_d0
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.099     1.793 r  ax_debounce_m0/button_negedge_i_1/O
                         net (fo=1, routed)           0.000     1.793    ax_debounce_m0/button_negedge_i_1_n_0
    SLICE_X4Y78          FDCE                                         r  ax_debounce_m0/button_negedge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.850     2.019    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X4Y78          FDCE                                         r  ax_debounce_m0/button_negedge_reg/C
                         clock pessimism             -0.514     1.504    
    SLICE_X4Y78          FDCE (Hold_fdce_C_D)         0.091     1.595    ax_debounce_m0/button_negedge_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.091%)  route 0.160ns (45.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.580     1.503    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          0.160     1.805    ax_debounce_m0/DFF1
    SLICE_X3Y76          LUT3 (Prop_lut3_I2_O)        0.048     1.853 r  ax_debounce_m0/q_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.853    ax_debounce_m0/q_reg[7]_i_1_n_0
    SLICE_X3Y76          FDCE                                         r  ax_debounce_m0/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.848     2.018    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  ax_debounce_m0/q_reg_reg[7]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X3Y76          FDCE (Hold_fdce_C_D)         0.107     1.624    ax_debounce_m0/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.693%)  route 0.160ns (46.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.580     1.503    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X0Y75          FDCE                                         r  ax_debounce_m0/DFF1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  ax_debounce_m0/DFF1_reg/Q
                         net (fo=34, routed)          0.160     1.805    ax_debounce_m0/DFF1
    SLICE_X3Y76          LUT3 (Prop_lut3_I2_O)        0.045     1.850 r  ax_debounce_m0/q_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.850    ax_debounce_m0/q_reg[4]_i_1_n_0
    SLICE_X3Y76          FDCE                                         r  ax_debounce_m0/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.848     2.018    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  ax_debounce_m0/q_reg_reg[4]/C
                         clock pessimism             -0.500     1.517    
    SLICE_X3Y76          FDCE (Hold_fdce_C_D)         0.091     1.608    ax_debounce_m0/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 count10_m0/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count10_m0/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.213ns (56.973%)  route 0.161ns (43.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.588     1.511    count10_m0/sys_clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  count10_m0/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  count10_m0/data_reg[2]/Q
                         net (fo=4, routed)           0.161     1.836    count10_m0/count[2]
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.049     1.885 r  count10_m0/data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.885    count10_m0/data[2]_i_1_n_0
    SLICE_X2Y83          FDCE                                         r  count10_m0/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.856     2.026    count10_m0/sys_clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  count10_m0/data_reg[2]/C
                         clock pessimism             -0.514     1.511    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.132     1.643    count10_m0/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.212ns (57.932%)  route 0.154ns (42.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.506    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.670 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.154     1.824    ax_debounce_m0/DFF2
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.048     1.872 r  ax_debounce_m0/q_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.872    ax_debounce_m0/q_reg[25]_i_1_n_0
    SLICE_X3Y78          FDCE                                         r  ax_debounce_m0/q_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     2.021    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  ax_debounce_m0/q_reg_reg[25]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.107     1.626    ax_debounce_m0/q_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.213ns (57.889%)  route 0.155ns (42.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.506    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.670 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.155     1.825    ax_debounce_m0/DFF2
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.049     1.874 r  ax_debounce_m0/q_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.874    ax_debounce_m0/q_reg[22]_i_1_n_0
    SLICE_X3Y78          FDCE                                         r  ax_debounce_m0/q_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     2.021    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  ax_debounce_m0/q_reg_reg[22]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.107     1.626    ax_debounce_m0/q_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.426%)  route 0.155ns (42.574%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.506    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.670 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.155     1.825    ax_debounce_m0/DFF2
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.045     1.870 r  ax_debounce_m0/q_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.870    ax_debounce_m0/q_reg[12]_i_1_n_0
    SLICE_X3Y78          FDCE                                         r  ax_debounce_m0/q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     2.021    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  ax_debounce_m0/q_reg_reg[12]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.092     1.611    ax_debounce_m0/q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 ax_debounce_m0/DFF2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.584%)  route 0.154ns (42.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.583     1.506    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X2Y78          FDCE                                         r  ax_debounce_m0/DFF2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDCE (Prop_fdce_C_Q)         0.164     1.670 r  ax_debounce_m0/DFF2_reg/Q
                         net (fo=34, routed)          0.154     1.824    ax_debounce_m0/DFF2
    SLICE_X3Y78          LUT3 (Prop_lut3_I1_O)        0.045     1.869 r  ax_debounce_m0/q_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.869    ax_debounce_m0/q_reg[10]_i_1_n_0
    SLICE_X3Y78          FDCE                                         r  ax_debounce_m0/q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.851     2.021    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X3Y78          FDCE                                         r  ax_debounce_m0/q_reg_reg[10]/C
                         clock pessimism             -0.501     1.519    
    SLICE_X3Y78          FDCE (Hold_fdce_C_D)         0.091     1.610    ax_debounce_m0/q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count10_m0/data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count10_m0/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.588     1.511    count10_m0/sys_clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  count10_m0/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.675 r  count10_m0/data_reg[1]/Q
                         net (fo=4, routed)           0.186     1.862    count10_m0/count[1]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.043     1.905 r  count10_m0/data[3]_i_1/O
                         net (fo=1, routed)           0.000     1.905    count10_m0/data[3]_i_1_n_0
    SLICE_X2Y83          FDCE                                         r  count10_m0/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.856     2.026    count10_m0/sys_clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  count10_m0/data_reg[3]/C
                         clock pessimism             -0.514     1.511    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.131     1.642    count10_m0/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ax_debounce_m0/button_out_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ax_debounce_m0/button_out_d0_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.596%)  route 0.206ns (59.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.264     0.264 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.898    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.924 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.581     1.504    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X4Y78          FDPE                                         r  ax_debounce_m0/button_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDPE (Prop_fdpe_C_Q)         0.141     1.645 r  ax_debounce_m0/button_out_reg/Q
                         net (fo=3, routed)           0.206     1.852    ax_debounce_m0/button_out_reg_n_0
    SLICE_X4Y78          FDPE                                         r  ax_debounce_m0/button_out_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.452     0.452 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.140    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.169 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.850     2.019    ax_debounce_m0/sys_clk_IBUF_BUFG
    SLICE_X4Y78          FDPE                                         r  ax_debounce_m0/button_out_d0_reg/C
                         clock pessimism             -0.514     1.504    
    SLICE_X4Y78          FDPE (Hold_fdpe_C_D)         0.075     1.579    ax_debounce_m0/button_out_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X0Y75    ax_debounce_m0/DFF1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y78    ax_debounce_m0/DFF2_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X4Y78    ax_debounce_m0/button_negedge_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X4Y78    ax_debounce_m0/button_out_d0_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X4Y78    ax_debounce_m0/button_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y75    ax_debounce_m0/q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y78    ax_debounce_m0/q_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y77    ax_debounce_m0/q_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y78    ax_debounce_m0/q_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y78    ax_debounce_m0/DFF2_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y78    ax_debounce_m0/DFF2_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y78    ax_debounce_m0/q_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y78    ax_debounce_m0/q_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y77    ax_debounce_m0/q_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y78    ax_debounce_m0/q_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y78    ax_debounce_m0/q_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y78    ax_debounce_m0/q_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X1Y78    ax_debounce_m0/q_reg_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y80    ax_debounce_m0/q_reg_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y83    count10_m0/data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y83    count10_m0/data_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y83    count10_m0/data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y83    count10_m0/data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y75    ax_debounce_m0/DFF1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X0Y75    ax_debounce_m0/DFF1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X4Y78    ax_debounce_m0/button_negedge_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X4Y78    ax_debounce_m0/button_out_d0_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X4Y78    ax_debounce_m0/button_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y75    ax_debounce_m0/q_reg_reg[0]/C



