Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 13:20:51 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SAM/fir_SAM_ED97_14_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 ModCount81_instance/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No7_instance/Y_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 0.450ns (12.842%)  route 3.054ns (87.158%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 7.012 - 4.000 ) 
    Source Clock Delay      (SCD):    3.641ns
    Clock Pessimism Removal (CPR):    0.444ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.704ns (routing 1.620ns, distribution 1.084ns)
  Clock Net Delay (Destination): 2.365ns (routing 1.471ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13287, routed)       2.704     3.641    ModCount81_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X110Y178       FDCE                                         r  ModCount81_instance/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y178       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.720 r  ModCount81_instance/count_reg[0]/Q
                         net (fo=188, routed)         1.290     5.010    ModCount81_instance/Q[0]
    SLICE_X118Y182       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     5.109 r  ModCount81_instance/Y[33]_i_2__2/O
                         net (fo=68, routed)          1.621     6.730    MUX_Product25_impl_1_instance/MUX_Product25_impl_1_LUT_out[0]
    SLICE_X110Y207       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     6.880 r  MUX_Product25_impl_1_instance/Y[17]_i_2/O
                         net (fo=1, routed)           0.094     6.974    MUX_Product25_impl_1_instance/Y[17]_i_2_n_0
    SLICE_X110Y207       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.122     7.096 r  MUX_Product25_impl_1_instance/Y[17]_i_1/O
                         net (fo=1, routed)           0.049     7.145    Delay1No7_instance/Y_reg[33]_0[17]
    SLICE_X110Y207       FDCE                                         r  Delay1No7_instance/Y_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y3 (CLOCK_ROOT)    net (fo=13287, routed)       2.365     7.012    Delay1No7_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X110Y207       FDCE                                         r  Delay1No7_instance/Y_reg[17]/C
                         clock pessimism              0.444     7.455    
                         clock uncertainty           -0.035     7.420    
    SLICE_X110Y207       FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.445    Delay1No7_instance/Y_reg[17]
  -------------------------------------------------------------------
                         required time                          7.445    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  0.300    




