LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
USE IEEE.std_logic_unsigned.all;
USE IEEE.std_logic_arith.all;

ENTITY Multiplexers IS
	PORT (
		
		DIN, R0, R1, R2, R3, R4, R5, R6, R7, G : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		
		ROUT : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		DIN_OUT : IN STD_LOGIC;
		G_OUT : IN STD_LOGIC;
		
		BUS_OUT : OUT STD_LOGIC_VECTOR(15 DOWNTO 0)
		
	);
END Multiplexers;

ARCHITECTURE behavior OF Multiplexers IS
BEGIN
	BUS_OUT <=
		DIN WHEN DIN_OUT='1' ELSE
		G WHEN G_OUT='1' ELSE
		R0 WHEN ROUT(0) = '1' ELSE
		R1 WHEN ROUT(1) = '1' ELSE
		R2 WHEN ROUT(2) = '1' ELSE
		R3 WHEN ROUT(3) = '1' ELSE
		R4 WHEN ROUT(4) = '1' ELSE
		R5 WHEN ROUT(5) = '1' ELSE
		R6 WHEN ROUT(6) = '1' ELSE
		R7 WHEN ROUT(7) = '1' ELSE
		"0000000000000000";
END behavior;