Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov  9 15:38:20 2025
| Host         : RehaanHPVictus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 230 register/latch pins with no clock driven by root clock pin: rehaan/clk1/slow_clk_reg/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: rehaan/clk2/slow_clk_reg/Q (HIGH)

 There are 4192 register/latch pins with no clock driven by root clock pin: rehaan/disp_ctrl/clk1/slow_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sidu/u_cap/sclk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sidu/u_cs/cs_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5182 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.946     -190.583                    515                36964        0.014        0.000                      0                36964        3.750        0.000                       0                 16118  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.946     -190.583                    515                36964        0.014        0.000                      0                36964        3.750        0.000                       0                 16118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          515  Failing Endpoints,  Worst Slack       -5.946ns,  Total Violation     -190.583ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.946ns  (required time - arrival time)
  Source:                 sidu/u_peak/maxvalue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_scan/seg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.899ns  (logic 8.099ns (50.940%)  route 7.800ns (49.060%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.557     5.078    sidu/u_peak/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  sidu/u_peak/maxvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  sidu/u_peak/maxvalue_reg[0]/Q
                         net (fo=10, routed)          0.307     5.904    sidu/u_peak/Q[0]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.028 r  sidu/u_peak/diff0_carry_i_1/O
                         net (fo=1, routed)           0.189     6.217    sidu/u_map/p_0_in[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.812 r  sidu/u_map/diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.812    sidu/u_map/diff0_carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.929 r  sidu/u_map/diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    sidu/u_map/diff0_carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.046 f  sidu/u_map/diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.607     7.653    sidu/u_peak/CO[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.777 r  sidu/u_peak/prod_i_1/O
                         net (fo=4, routed)           0.578     8.354    sidu/u_map/maxvalue_reg[11][10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[18])
                                                      3.841    12.195 r  sidu/u_map/prod/P[18]
                         net (fo=8, routed)           1.191    13.386    sidu/u_map/prod__0[18]
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.124    13.510 r  sidu/u_map/hundreds0_carry_i_9/O
                         net (fo=10, routed)          0.349    13.859    sidu/u_map/hundreds0_carry_i_9_n_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.983 r  sidu/u_map/hundreds0_carry_i_10/O
                         net (fo=25, routed)          0.384    14.367    sidu/u_map/val_9992
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.491 r  sidu/u_map/hundreds0_carry_i_12/O
                         net (fo=9, routed)           0.816    15.307    sidu/u_map/val_999[1]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    15.431 r  sidu/u_map/hundreds0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.431    sidu/u_map_n_36
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.829 r  sidu/hundreds0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.829    sidu/hundreds0_carry_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.943 r  sidu/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.943    sidu/hundreds0_carry__0_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.277 r  sidu/hundreds0_carry__1/O[1]
                         net (fo=24, routed)          0.823    17.101    sidu/u_map/O[1]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.303    17.404 r  sidu/u_map/hundreds0__22_carry__0_i_2/O
                         net (fo=1, routed)           0.331    17.734    sidu/u_map_n_27
    SLICE_X51Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.132 r  sidu/hundreds0__22_carry__0/CO[3]
                         net (fo=7, routed)           0.721    18.853    sidu/u_map/prod_3[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    18.977 f  sidu/u_map/seg[0]_i_5/O
                         net (fo=1, routed)           0.295    19.273    sidu/u_scan/prod_2
    SLICE_X52Y24         LUT3 (Prop_lut3_I0_O)        0.124    19.397 r  sidu/u_scan/seg[0]_i_3/O
                         net (fo=3, routed)           0.462    19.859    sidu/u_scan/seg_reg[0]_0
    SLICE_X51Y25         LUT2 (Prop_lut2_I0_O)        0.124    19.983 r  sidu/u_scan/seg[5]_i_11/O
                         net (fo=1, routed)           0.588    20.571    sidu/u_map/idx_reg[1]_4
    SLICE_X48Y25         LUT6 (Prop_lut6_I1_O)        0.124    20.695 r  sidu/u_map/seg[5]_i_6/O
                         net (fo=1, routed)           0.159    20.853    sidu/u_map/seg[5]_i_6_n_0
    SLICE_X48Y25         LUT6 (Prop_lut6_I5_O)        0.124    20.977 r  sidu/u_map/seg[5]_i_1/O
                         net (fo=1, routed)           0.000    20.977    sidu/u_scan/idx_reg[0]_0[5]
    SLICE_X48Y25         FDRE                                         r  sidu/u_scan/seg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.434    14.775    sidu/u_scan/clk_IBUF_BUFG
    SLICE_X48Y25         FDRE                                         r  sidu/u_scan/seg_reg[5]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X48Y25         FDRE (Setup_fdre_C_D)        0.031    15.031    sidu/u_scan/seg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -20.977    
  -------------------------------------------------------------------
                         slack                                 -5.946    

Slack (VIOLATED) :        -5.832ns  (required time - arrival time)
  Source:                 sidu/u_peak/maxvalue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_scan/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.783ns  (logic 7.975ns (50.527%)  route 7.808ns (49.473%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.557     5.078    sidu/u_peak/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  sidu/u_peak/maxvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  sidu/u_peak/maxvalue_reg[0]/Q
                         net (fo=10, routed)          0.307     5.904    sidu/u_peak/Q[0]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.028 r  sidu/u_peak/diff0_carry_i_1/O
                         net (fo=1, routed)           0.189     6.217    sidu/u_map/p_0_in[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.812 r  sidu/u_map/diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.812    sidu/u_map/diff0_carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.929 r  sidu/u_map/diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    sidu/u_map/diff0_carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.046 f  sidu/u_map/diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.607     7.653    sidu/u_peak/CO[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.777 r  sidu/u_peak/prod_i_1/O
                         net (fo=4, routed)           0.578     8.354    sidu/u_map/maxvalue_reg[11][10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[18])
                                                      3.841    12.195 r  sidu/u_map/prod/P[18]
                         net (fo=8, routed)           1.191    13.386    sidu/u_map/prod__0[18]
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.124    13.510 r  sidu/u_map/hundreds0_carry_i_9/O
                         net (fo=10, routed)          0.349    13.859    sidu/u_map/hundreds0_carry_i_9_n_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.983 r  sidu/u_map/hundreds0_carry_i_10/O
                         net (fo=25, routed)          0.384    14.367    sidu/u_map/val_9992
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.491 r  sidu/u_map/hundreds0_carry_i_12/O
                         net (fo=9, routed)           0.816    15.307    sidu/u_map/val_999[1]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    15.431 r  sidu/u_map/hundreds0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.431    sidu/u_map_n_36
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.829 r  sidu/hundreds0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.829    sidu/hundreds0_carry_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.943 r  sidu/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.943    sidu/hundreds0_carry__0_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.277 r  sidu/hundreds0_carry__1/O[1]
                         net (fo=24, routed)          0.823    17.101    sidu/u_map/O[1]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.303    17.404 r  sidu/u_map/hundreds0__22_carry__0_i_2/O
                         net (fo=1, routed)           0.331    17.734    sidu/u_map_n_27
    SLICE_X51Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.132 r  sidu/hundreds0__22_carry__0/CO[3]
                         net (fo=7, routed)           0.831    18.964    sidu/u_map/prod_3[0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124    19.088 r  sidu/u_map/seg[2]_i_9/O
                         net (fo=6, routed)           0.451    19.539    sidu/u_map/seg[2]_i_9_n_0
    SLICE_X50Y25         LUT6 (Prop_lut6_I2_O)        0.124    19.663 r  sidu/u_map/seg[4]_i_7/O
                         net (fo=1, routed)           0.500    20.163    sidu/u_map/seg[4]_i_7_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I0_O)        0.124    20.287 r  sidu/u_map/seg[4]_i_3/O
                         net (fo=1, routed)           0.451    20.738    sidu/u_map/seg[4]_i_3_n_0
    SLICE_X51Y25         LUT6 (Prop_lut6_I3_O)        0.124    20.862 r  sidu/u_map/seg[4]_i_1/O
                         net (fo=1, routed)           0.000    20.862    sidu/u_scan/idx_reg[0]_0[4]
    SLICE_X51Y25         FDRE                                         r  sidu/u_scan/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.435    14.776    sidu/u_scan/clk_IBUF_BUFG
    SLICE_X51Y25         FDRE                                         r  sidu/u_scan/seg_reg[4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y25         FDRE (Setup_fdre_C_D)        0.029    15.030    sidu/u_scan/seg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -20.862    
  -------------------------------------------------------------------
                         slack                                 -5.832    

Slack (VIOLATED) :        -5.761ns  (required time - arrival time)
  Source:                 sidu/u_peak/maxvalue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_scan/seg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.717ns  (logic 7.975ns (50.742%)  route 7.742ns (49.258%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.557     5.078    sidu/u_peak/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  sidu/u_peak/maxvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  sidu/u_peak/maxvalue_reg[0]/Q
                         net (fo=10, routed)          0.307     5.904    sidu/u_peak/Q[0]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.028 r  sidu/u_peak/diff0_carry_i_1/O
                         net (fo=1, routed)           0.189     6.217    sidu/u_map/p_0_in[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.812 r  sidu/u_map/diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.812    sidu/u_map/diff0_carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.929 r  sidu/u_map/diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    sidu/u_map/diff0_carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.046 f  sidu/u_map/diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.607     7.653    sidu/u_peak/CO[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.777 r  sidu/u_peak/prod_i_1/O
                         net (fo=4, routed)           0.578     8.354    sidu/u_map/maxvalue_reg[11][10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[18])
                                                      3.841    12.195 r  sidu/u_map/prod/P[18]
                         net (fo=8, routed)           1.191    13.386    sidu/u_map/prod__0[18]
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.124    13.510 r  sidu/u_map/hundreds0_carry_i_9/O
                         net (fo=10, routed)          0.349    13.859    sidu/u_map/hundreds0_carry_i_9_n_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.983 r  sidu/u_map/hundreds0_carry_i_10/O
                         net (fo=25, routed)          0.384    14.367    sidu/u_map/val_9992
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.491 r  sidu/u_map/hundreds0_carry_i_12/O
                         net (fo=9, routed)           0.816    15.307    sidu/u_map/val_999[1]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    15.431 r  sidu/u_map/hundreds0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.431    sidu/u_map_n_36
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.829 r  sidu/hundreds0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.829    sidu/hundreds0_carry_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.943 r  sidu/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.943    sidu/hundreds0_carry__0_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.277 r  sidu/hundreds0_carry__1/O[1]
                         net (fo=24, routed)          0.823    17.101    sidu/u_map/O[1]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.303    17.404 r  sidu/u_map/hundreds0__22_carry__0_i_2/O
                         net (fo=1, routed)           0.331    17.734    sidu/u_map_n_27
    SLICE_X51Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.132 r  sidu/hundreds0__22_carry__0/CO[3]
                         net (fo=7, routed)           0.831    18.964    sidu/u_map/prod_3[0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124    19.088 r  sidu/u_map/seg[2]_i_9/O
                         net (fo=6, routed)           0.624    19.712    sidu/u_map/seg[2]_i_9_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    19.836 r  sidu/u_map/seg[3]_i_6/O
                         net (fo=2, routed)           0.410    20.246    sidu/u_map/seg[3]_i_6_n_0
    SLICE_X51Y27         LUT6 (Prop_lut6_I0_O)        0.124    20.370 r  sidu/u_map/seg[0]_i_2/O
                         net (fo=1, routed)           0.301    20.671    sidu/u_map/seg[0]_i_2_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I3_O)        0.124    20.795 r  sidu/u_map/seg[0]_i_1/O
                         net (fo=1, routed)           0.000    20.795    sidu/u_scan/idx_reg[0]_0[0]
    SLICE_X51Y26         FDRE                                         r  sidu/u_scan/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.437    14.778    sidu/u_scan/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  sidu/u_scan/seg_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X51Y26         FDRE (Setup_fdre_C_D)        0.031    15.034    sidu/u_scan/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -20.795    
  -------------------------------------------------------------------
                         slack                                 -5.761    

Slack (VIOLATED) :        -5.602ns  (required time - arrival time)
  Source:                 sidu/u_peak/maxvalue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_scan/seg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.605ns  (logic 7.975ns (51.107%)  route 7.630ns (48.893%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.557     5.078    sidu/u_peak/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  sidu/u_peak/maxvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  sidu/u_peak/maxvalue_reg[0]/Q
                         net (fo=10, routed)          0.307     5.904    sidu/u_peak/Q[0]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.028 r  sidu/u_peak/diff0_carry_i_1/O
                         net (fo=1, routed)           0.189     6.217    sidu/u_map/p_0_in[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.812 r  sidu/u_map/diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.812    sidu/u_map/diff0_carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.929 r  sidu/u_map/diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    sidu/u_map/diff0_carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.046 f  sidu/u_map/diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.607     7.653    sidu/u_peak/CO[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.777 r  sidu/u_peak/prod_i_1/O
                         net (fo=4, routed)           0.578     8.354    sidu/u_map/maxvalue_reg[11][10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[18])
                                                      3.841    12.195 r  sidu/u_map/prod/P[18]
                         net (fo=8, routed)           1.191    13.386    sidu/u_map/prod__0[18]
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.124    13.510 r  sidu/u_map/hundreds0_carry_i_9/O
                         net (fo=10, routed)          0.349    13.859    sidu/u_map/hundreds0_carry_i_9_n_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.983 r  sidu/u_map/hundreds0_carry_i_10/O
                         net (fo=25, routed)          0.384    14.367    sidu/u_map/val_9992
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.491 r  sidu/u_map/hundreds0_carry_i_12/O
                         net (fo=9, routed)           0.816    15.307    sidu/u_map/val_999[1]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    15.431 r  sidu/u_map/hundreds0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.431    sidu/u_map_n_36
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.829 r  sidu/hundreds0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.829    sidu/hundreds0_carry_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.943 r  sidu/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.943    sidu/hundreds0_carry__0_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.277 r  sidu/hundreds0_carry__1/O[1]
                         net (fo=24, routed)          0.823    17.101    sidu/u_map/O[1]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.303    17.404 r  sidu/u_map/hundreds0__22_carry__0_i_2/O
                         net (fo=1, routed)           0.331    17.734    sidu/u_map_n_27
    SLICE_X51Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.132 r  sidu/hundreds0__22_carry__0/CO[3]
                         net (fo=7, routed)           0.831    18.964    sidu/u_map/prod_3[0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124    19.088 r  sidu/u_map/seg[2]_i_9/O
                         net (fo=6, routed)           0.624    19.712    sidu/u_map/seg[2]_i_9_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I0_O)        0.124    19.836 r  sidu/u_map/seg[3]_i_6/O
                         net (fo=2, routed)           0.434    20.270    sidu/u_map/seg[3]_i_6_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I4_O)        0.124    20.394 r  sidu/u_map/seg[3]_i_4/O
                         net (fo=1, routed)           0.165    20.559    sidu/u_map/seg[3]_i_4_n_0
    SLICE_X52Y27         LUT6 (Prop_lut6_I5_O)        0.124    20.683 r  sidu/u_map/seg[3]_i_1/O
                         net (fo=1, routed)           0.000    20.683    sidu/u_scan/idx_reg[0]_0[3]
    SLICE_X52Y27         FDRE                                         r  sidu/u_scan/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.438    14.779    sidu/u_scan/clk_IBUF_BUFG
    SLICE_X52Y27         FDRE                                         r  sidu/u_scan/seg_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X52Y27         FDRE (Setup_fdre_C_D)        0.077    15.081    sidu/u_scan/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -20.683    
  -------------------------------------------------------------------
                         slack                                 -5.602    

Slack (VIOLATED) :        -5.598ns  (required time - arrival time)
  Source:                 sidu/u_peak/maxvalue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_scan/seg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.601ns  (logic 7.975ns (51.117%)  route 7.626ns (48.883%))
  Logic Levels:           19  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.557     5.078    sidu/u_peak/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  sidu/u_peak/maxvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  sidu/u_peak/maxvalue_reg[0]/Q
                         net (fo=10, routed)          0.307     5.904    sidu/u_peak/Q[0]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.028 r  sidu/u_peak/diff0_carry_i_1/O
                         net (fo=1, routed)           0.189     6.217    sidu/u_map/p_0_in[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.812 r  sidu/u_map/diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.812    sidu/u_map/diff0_carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.929 r  sidu/u_map/diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    sidu/u_map/diff0_carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.046 f  sidu/u_map/diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.607     7.653    sidu/u_peak/CO[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.777 r  sidu/u_peak/prod_i_1/O
                         net (fo=4, routed)           0.578     8.354    sidu/u_map/maxvalue_reg[11][10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[18])
                                                      3.841    12.195 r  sidu/u_map/prod/P[18]
                         net (fo=8, routed)           1.191    13.386    sidu/u_map/prod__0[18]
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.124    13.510 r  sidu/u_map/hundreds0_carry_i_9/O
                         net (fo=10, routed)          0.349    13.859    sidu/u_map/hundreds0_carry_i_9_n_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.983 r  sidu/u_map/hundreds0_carry_i_10/O
                         net (fo=25, routed)          0.384    14.367    sidu/u_map/val_9992
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.491 r  sidu/u_map/hundreds0_carry_i_12/O
                         net (fo=9, routed)           0.816    15.307    sidu/u_map/val_999[1]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    15.431 r  sidu/u_map/hundreds0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.431    sidu/u_map_n_36
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.829 r  sidu/hundreds0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.829    sidu/hundreds0_carry_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.943 r  sidu/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.943    sidu/hundreds0_carry__0_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.277 r  sidu/hundreds0_carry__1/O[1]
                         net (fo=24, routed)          0.823    17.101    sidu/u_map/O[1]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.303    17.404 r  sidu/u_map/hundreds0__22_carry__0_i_2/O
                         net (fo=1, routed)           0.331    17.734    sidu/u_map_n_27
    SLICE_X51Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.132 r  sidu/hundreds0__22_carry__0/CO[3]
                         net (fo=7, routed)           0.831    18.964    sidu/u_map/prod_3[0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124    19.088 r  sidu/u_map/seg[2]_i_9/O
                         net (fo=6, routed)           0.463    19.551    sidu/u_map/seg[2]_i_9_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I2_O)        0.124    19.675 r  sidu/u_map/seg[1]_i_5/O
                         net (fo=1, routed)           0.165    19.840    sidu/u_map/seg[1]_i_5_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I0_O)        0.124    19.964 r  sidu/u_map/seg[1]_i_2/O
                         net (fo=1, routed)           0.591    20.556    sidu/u_map/seg[1]_i_2_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I3_O)        0.124    20.680 r  sidu/u_map/seg[1]_i_1/O
                         net (fo=1, routed)           0.000    20.680    sidu/u_scan/idx_reg[0]_0[1]
    SLICE_X52Y25         FDRE                                         r  sidu/u_scan/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.435    14.776    sidu/u_scan/clk_IBUF_BUFG
    SLICE_X52Y25         FDRE                                         r  sidu/u_scan/seg_reg[1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X52Y25         FDRE (Setup_fdre_C_D)        0.081    15.082    sidu/u_scan/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -20.680    
  -------------------------------------------------------------------
                         slack                                 -5.598    

Slack (VIOLATED) :        -5.593ns  (required time - arrival time)
  Source:                 sidu/u_peak/maxvalue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_scan/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.549ns  (logic 7.851ns (50.493%)  route 7.698ns (49.507%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.557     5.078    sidu/u_peak/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  sidu/u_peak/maxvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  sidu/u_peak/maxvalue_reg[0]/Q
                         net (fo=10, routed)          0.307     5.904    sidu/u_peak/Q[0]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.028 r  sidu/u_peak/diff0_carry_i_1/O
                         net (fo=1, routed)           0.189     6.217    sidu/u_map/p_0_in[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.812 r  sidu/u_map/diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.812    sidu/u_map/diff0_carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.929 r  sidu/u_map/diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    sidu/u_map/diff0_carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.046 f  sidu/u_map/diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.607     7.653    sidu/u_peak/CO[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.777 r  sidu/u_peak/prod_i_1/O
                         net (fo=4, routed)           0.578     8.354    sidu/u_map/maxvalue_reg[11][10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[18])
                                                      3.841    12.195 r  sidu/u_map/prod/P[18]
                         net (fo=8, routed)           1.191    13.386    sidu/u_map/prod__0[18]
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.124    13.510 r  sidu/u_map/hundreds0_carry_i_9/O
                         net (fo=10, routed)          0.349    13.859    sidu/u_map/hundreds0_carry_i_9_n_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.983 r  sidu/u_map/hundreds0_carry_i_10/O
                         net (fo=25, routed)          0.384    14.367    sidu/u_map/val_9992
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.491 r  sidu/u_map/hundreds0_carry_i_12/O
                         net (fo=9, routed)           0.816    15.307    sidu/u_map/val_999[1]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    15.431 r  sidu/u_map/hundreds0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.431    sidu/u_map_n_36
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.829 r  sidu/hundreds0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.829    sidu/hundreds0_carry_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.943 r  sidu/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.943    sidu/hundreds0_carry__0_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.277 r  sidu/hundreds0_carry__1/O[1]
                         net (fo=24, routed)          0.823    17.101    sidu/u_map/O[1]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.303    17.404 r  sidu/u_map/hundreds0__22_carry__0_i_2/O
                         net (fo=1, routed)           0.331    17.734    sidu/u_map_n_27
    SLICE_X51Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.132 r  sidu/hundreds0__22_carry__0/CO[3]
                         net (fo=7, routed)           0.845    18.978    sidu/u_map/prod_3[0]
    SLICE_X50Y25         LUT6 (Prop_lut6_I4_O)        0.124    19.102 f  sidu/u_map/seg[6]_i_15/O
                         net (fo=2, routed)           1.014    20.116    sidu/u_map/seg[6]_i_15_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I4_O)        0.124    20.240 r  sidu/u_map/seg[6]_i_4/O
                         net (fo=1, routed)           0.263    20.503    sidu/u_map/seg[6]_i_4_n_0
    SLICE_X51Y26         LUT6 (Prop_lut6_I2_O)        0.124    20.627 r  sidu/u_map/seg[6]_i_1/O
                         net (fo=1, routed)           0.000    20.627    sidu/u_scan/idx_reg[0]_0[6]
    SLICE_X51Y26         FDRE                                         r  sidu/u_scan/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.437    14.778    sidu/u_scan/clk_IBUF_BUFG
    SLICE_X51Y26         FDRE                                         r  sidu/u_scan/seg_reg[6]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X51Y26         FDRE (Setup_fdre_C_D)        0.031    15.034    sidu/u_scan/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -20.627    
  -------------------------------------------------------------------
                         slack                                 -5.593    

Slack (VIOLATED) :        -5.389ns  (required time - arrival time)
  Source:                 sidu/u_peak/maxvalue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sidu/u_scan/seg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.395ns  (logic 7.851ns (50.997%)  route 7.544ns (49.003%))
  Logic Levels:           18  (CARRY4=7 DSP48E1=1 LUT1=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.557     5.078    sidu/u_peak/clk_IBUF_BUFG
    SLICE_X54Y21         FDRE                                         r  sidu/u_peak/maxvalue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 f  sidu/u_peak/maxvalue_reg[0]/Q
                         net (fo=10, routed)          0.307     5.904    sidu/u_peak/Q[0]
    SLICE_X55Y20         LUT1 (Prop_lut1_I0_O)        0.124     6.028 r  sidu/u_peak/diff0_carry_i_1/O
                         net (fo=1, routed)           0.189     6.217    sidu/u_map/p_0_in[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.812 r  sidu/u_map/diff0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.812    sidu/u_map/diff0_carry_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.929 r  sidu/u_map/diff0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    sidu/u_map/diff0_carry__0_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.046 f  sidu/u_map/diff0_carry__1/CO[3]
                         net (fo=1, routed)           0.607     7.653    sidu/u_peak/CO[0]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.777 r  sidu/u_peak/prod_i_1/O
                         net (fo=4, routed)           0.578     8.354    sidu/u_map/maxvalue_reg[11][10]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[12]_P[18])
                                                      3.841    12.195 r  sidu/u_map/prod/P[18]
                         net (fo=8, routed)           1.191    13.386    sidu/u_map/prod__0[18]
    SLICE_X54Y23         LUT5 (Prop_lut5_I2_O)        0.124    13.510 r  sidu/u_map/hundreds0_carry_i_9/O
                         net (fo=10, routed)          0.349    13.859    sidu/u_map/hundreds0_carry_i_9_n_0
    SLICE_X54Y23         LUT4 (Prop_lut4_I0_O)        0.124    13.983 r  sidu/u_map/hundreds0_carry_i_10/O
                         net (fo=25, routed)          0.384    14.367    sidu/u_map/val_9992
    SLICE_X55Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.491 r  sidu/u_map/hundreds0_carry_i_12/O
                         net (fo=9, routed)           0.816    15.307    sidu/u_map/val_999[1]
    SLICE_X53Y22         LUT2 (Prop_lut2_I1_O)        0.124    15.431 r  sidu/u_map/hundreds0_carry_i_5/O
                         net (fo=1, routed)           0.000    15.431    sidu/u_map_n_36
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.829 r  sidu/hundreds0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.829    sidu/hundreds0_carry_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.943 r  sidu/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.943    sidu/hundreds0_carry__0_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.277 r  sidu/hundreds0_carry__1/O[1]
                         net (fo=24, routed)          0.823    17.101    sidu/u_map/O[1]
    SLICE_X50Y23         LUT5 (Prop_lut5_I2_O)        0.303    17.404 r  sidu/u_map/hundreds0__22_carry__0_i_2/O
                         net (fo=1, routed)           0.331    17.734    sidu/u_map_n_27
    SLICE_X51Y24         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    18.132 r  sidu/hundreds0__22_carry__0/CO[3]
                         net (fo=7, routed)           0.831    18.964    sidu/u_map/prod_3[0]
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.124    19.088 r  sidu/u_map/seg[2]_i_9/O
                         net (fo=6, routed)           0.467    19.555    sidu/u_map/seg[2]_i_9_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.124    19.679 r  sidu/u_map/seg[2]_i_5/O
                         net (fo=1, routed)           0.670    20.349    sidu/u_map/seg[2]_i_5_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.124    20.473 r  sidu/u_map/seg[2]_i_1/O
                         net (fo=1, routed)           0.000    20.473    sidu/u_scan/idx_reg[0]_0[2]
    SLICE_X52Y26         FDRE                                         r  sidu/u_scan/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.437    14.778    sidu/u_scan/clk_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  sidu/u_scan/seg_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y26         FDRE (Setup_fdre_C_D)        0.081    15.084    sidu/u_scan/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -20.473    
  -------------------------------------------------------------------
                         slack                                 -5.389    

Slack (VIOLATED) :        -0.994ns  (required time - arrival time)
  Source:                 adhavan/ifft_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adhavan/u_ifft/stage_16/imem_reg_0_7_24_24/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.323ns  (logic 0.580ns (5.619%)  route 9.743ns (94.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.566     5.087    adhavan/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  adhavan/ifft_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  adhavan/ifft_ce_reg/Q
                         net (fo=4064, routed)        8.932    14.476    adhavan/u_ifft/stage_16/E[0]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.124    14.600 r  adhavan/u_ifft/stage_16/imem_reg_0_7_0_0_i_1__0/O
                         net (fo=32, routed)          0.810    15.410    adhavan/u_ifft/stage_16/imem_reg_0_7_24_24/WE
    SLICE_X10Y42         RAMS32                                       r  adhavan/u_ifft/stage_16/imem_reg_0_7_24_24/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.450    14.791    adhavan/u_ifft/stage_16/imem_reg_0_7_24_24/WCLK
    SLICE_X10Y42         RAMS32                                       r  adhavan/u_ifft/stage_16/imem_reg_0_7_24_24/SP/CLK
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X10Y42         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    14.416    adhavan/u_ifft/stage_16/imem_reg_0_7_24_24/SP
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -15.410    
  -------------------------------------------------------------------
                         slack                                 -0.994    

Slack (VIOLATED) :        -0.994ns  (required time - arrival time)
  Source:                 adhavan/ifft_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adhavan/u_ifft/stage_16/imem_reg_0_7_25_25/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.323ns  (logic 0.580ns (5.619%)  route 9.743ns (94.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.566     5.087    adhavan/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  adhavan/ifft_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  adhavan/ifft_ce_reg/Q
                         net (fo=4064, routed)        8.932    14.476    adhavan/u_ifft/stage_16/E[0]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.124    14.600 r  adhavan/u_ifft/stage_16/imem_reg_0_7_0_0_i_1__0/O
                         net (fo=32, routed)          0.810    15.410    adhavan/u_ifft/stage_16/imem_reg_0_7_25_25/WE
    SLICE_X10Y42         RAMS32                                       r  adhavan/u_ifft/stage_16/imem_reg_0_7_25_25/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.450    14.791    adhavan/u_ifft/stage_16/imem_reg_0_7_25_25/WCLK
    SLICE_X10Y42         RAMS32                                       r  adhavan/u_ifft/stage_16/imem_reg_0_7_25_25/SP/CLK
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X10Y42         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    14.416    adhavan/u_ifft/stage_16/imem_reg_0_7_25_25/SP
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -15.410    
  -------------------------------------------------------------------
                         slack                                 -0.994    

Slack (VIOLATED) :        -0.994ns  (required time - arrival time)
  Source:                 adhavan/ifft_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adhavan/u_ifft/stage_16/imem_reg_0_7_26_26/SP/WE
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.323ns  (logic 0.580ns (5.619%)  route 9.743ns (94.381%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.566     5.087    adhavan/clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  adhavan/ifft_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  adhavan/ifft_ce_reg/Q
                         net (fo=4064, routed)        8.932    14.476    adhavan/u_ifft/stage_16/E[0]
    SLICE_X7Y39          LUT2 (Prop_lut2_I0_O)        0.124    14.600 r  adhavan/u_ifft/stage_16/imem_reg_0_7_0_0_i_1__0/O
                         net (fo=32, routed)          0.810    15.410    adhavan/u_ifft/stage_16/imem_reg_0_7_26_26/WE
    SLICE_X10Y42         RAMS32                                       r  adhavan/u_ifft/stage_16/imem_reg_0_7_26_26/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       1.450    14.791    adhavan/u_ifft/stage_16/imem_reg_0_7_26_26/WCLK
    SLICE_X10Y42         RAMS32                                       r  adhavan/u_ifft/stage_16/imem_reg_0_7_26_26/SP/CLK
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X10Y42         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.528    14.416    adhavan/u_ifft/stage_16/imem_reg_0_7_26_26/SP
  -------------------------------------------------------------------
                         required time                         14.416    
                         arrival time                         -15.410    
  -------------------------------------------------------------------
                         slack                                 -0.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 adhavan/u_fft/stage_32/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adhavan/u_fft/stage_32/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.665%)  route 0.181ns (49.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.562     1.445    adhavan/u_fft/stage_32/HWBFLY.bfly/clk_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  adhavan/u_fft/stage_32/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  adhavan/u_fft/stage_32/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[18]/Q
                         net (fo=1, routed)           0.181     1.767    adhavan/u_fft/stage_32/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg_n_0_[18]
    SLICE_X35Y10         LUT4 (Prop_lut4_I3_O)        0.045     1.812 r  adhavan/u_fft/stage_32/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c[39]_i_1__2/O
                         net (fo=1, routed)           0.000     1.812    adhavan/u_fft/stage_32/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c[39]_i_1__2_n_0
    SLICE_X35Y10         FDRE                                         r  adhavan/u_fft/stage_32/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.829     1.956    adhavan/u_fft/stage_32/HWBFLY.bfly/clk_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  adhavan/u_fft/stage_32/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[39]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)         0.091     1.798    adhavan/u_fft/stage_32/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_c_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 adhavan/u_ifft/stage_32/oaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.562     1.445    adhavan/u_ifft/stage_32/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  adhavan/u_ifft/stage_32/oaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  adhavan/u_ifft/stage_32/oaddr_reg[3]/Q
                         net (fo=51, routed)          0.145     1.731    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/ADDRD3
    SLICE_X8Y36          RAMD32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.831     1.958    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/WCLK
    SLICE_X8Y36          RAMD32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMA/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y36          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.698    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 adhavan/u_ifft/stage_32/oaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.562     1.445    adhavan/u_ifft/stage_32/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  adhavan/u_ifft/stage_32/oaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  adhavan/u_ifft/stage_32/oaddr_reg[3]/Q
                         net (fo=51, routed)          0.145     1.731    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/ADDRD3
    SLICE_X8Y36          RAMD32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.831     1.958    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/WCLK
    SLICE_X8Y36          RAMD32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMA_D1/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y36          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.698    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 adhavan/u_ifft/stage_32/oaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.562     1.445    adhavan/u_ifft/stage_32/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  adhavan/u_ifft/stage_32/oaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  adhavan/u_ifft/stage_32/oaddr_reg[3]/Q
                         net (fo=51, routed)          0.145     1.731    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/ADDRD3
    SLICE_X8Y36          RAMD32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.831     1.958    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/WCLK
    SLICE_X8Y36          RAMD32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y36          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.698    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 adhavan/u_ifft/stage_32/oaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.562     1.445    adhavan/u_ifft/stage_32/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  adhavan/u_ifft/stage_32/oaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  adhavan/u_ifft/stage_32/oaddr_reg[3]/Q
                         net (fo=51, routed)          0.145     1.731    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/ADDRD3
    SLICE_X8Y36          RAMD32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.831     1.958    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/WCLK
    SLICE_X8Y36          RAMD32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y36          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.698    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 adhavan/u_ifft/stage_32/oaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.562     1.445    adhavan/u_ifft/stage_32/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  adhavan/u_ifft/stage_32/oaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  adhavan/u_ifft/stage_32/oaddr_reg[3]/Q
                         net (fo=51, routed)          0.145     1.731    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/ADDRD3
    SLICE_X8Y36          RAMD32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.831     1.958    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/WCLK
    SLICE_X8Y36          RAMD32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMC/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y36          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.698    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 adhavan/u_ifft/stage_32/oaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.562     1.445    adhavan/u_ifft/stage_32/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  adhavan/u_ifft/stage_32/oaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  adhavan/u_ifft/stage_32/oaddr_reg[3]/Q
                         net (fo=51, routed)          0.145     1.731    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/ADDRD3
    SLICE_X8Y36          RAMD32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.831     1.958    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/WCLK
    SLICE_X8Y36          RAMD32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMC_D1/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y36          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.698    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 adhavan/u_ifft/stage_32/oaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.562     1.445    adhavan/u_ifft/stage_32/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  adhavan/u_ifft/stage_32/oaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  adhavan/u_ifft/stage_32/oaddr_reg[3]/Q
                         net (fo=51, routed)          0.145     1.731    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/ADDRD3
    SLICE_X8Y36          RAMS32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.831     1.958    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/WCLK
    SLICE_X8Y36          RAMS32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMD/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y36          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.698    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 adhavan/u_ifft/stage_32/oaddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.242%)  route 0.145ns (50.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.562     1.445    adhavan/u_ifft/stage_32/clk_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  adhavan/u_ifft/stage_32/oaddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  adhavan/u_ifft/stage_32/oaddr_reg[3]/Q
                         net (fo=51, routed)          0.145     1.731    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/ADDRD3
    SLICE_X8Y36          RAMS32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.831     1.958    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/WCLK
    SLICE_X8Y36          RAMS32                                       r  adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMD_D1/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y36          RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.698    adhavan/u_ifft/stage_32/omem_reg_0_15_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 adhavan/u_fft/stage_64/HWBFLY.bfly/do_rnd_right_r/ROUND_RESULT.o_val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            adhavan/u_fft/stage_64/omem_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.554     1.437    adhavan/u_fft/stage_64/HWBFLY.bfly/do_rnd_right_r/clk_IBUF_BUFG
    SLICE_X49Y23         FDRE                                         r  adhavan/u_fft/stage_64/HWBFLY.bfly/do_rnd_right_r/ROUND_RESULT.o_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  adhavan/u_fft/stage_64/HWBFLY.bfly/do_rnd_right_r/ROUND_RESULT.o_val_reg[3]/Q
                         net (fo=1, routed)           0.107     1.685    adhavan/u_fft/stage_64/ob_b[19]
    RAMB18_X1Y9          RAMB18E1                                     r  adhavan/u_fft/stage_64/omem_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=16117, routed)       0.866     1.994    adhavan/u_fft/stage_64/clk_IBUF_BUFG
    RAMB18_X1Y9          RAMB18E1                                     r  adhavan/u_fft/stage_64/omem_reg/CLKBWRCLK
                         clock pessimism             -0.498     1.496    
    RAMB18_X1Y9          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     1.651    adhavan/u_fft/stage_64/omem_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y10   adhavan/u_fft/stage_8/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y1    adhavan/u_ifft/stage_64/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y17   adhavan/u_ifft/stage_16/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y1    adhavan/u_fft/stage_128/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y10   adhavan/u_ifft/stage_32/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y18   adhavan/u_ifft/stage_8/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y7    adhavan/u_ifft/stage_128/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y0    adhavan/u_fft/stage_256/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y7    adhavan/u_fft/stage_64/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y9    adhavan/u_fft/stage_16/HWBFLY.bfly/CKPCE_THREE.mpy_pipe_out_reg/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y39  adhavan/filtered_fft_buffer_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y39  adhavan/filtered_fft_buffer_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y39  adhavan/filtered_fft_buffer_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y39  adhavan/filtered_fft_buffer_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y45  adhavan/filtered_fft_buffer_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y45  adhavan/filtered_fft_buffer_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y45  adhavan/filtered_fft_buffer_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y45  adhavan/filtered_fft_buffer_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y41  adhavan/filtered_fft_buffer_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y41  adhavan/filtered_fft_buffer_reg_0_63_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y39  adhavan/filtered_fft_buffer_reg_0_63_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y39  adhavan/filtered_fft_buffer_reg_0_63_18_20/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y39  adhavan/filtered_fft_buffer_reg_0_63_18_20/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X50Y39  adhavan/filtered_fft_buffer_reg_0_63_18_20/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y47  adhavan/filtered_fft_buffer_reg_0_63_24_26/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y47  adhavan/filtered_fft_buffer_reg_0_63_24_26/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y47  adhavan/filtered_fft_buffer_reg_0_63_24_26/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X46Y47  adhavan/filtered_fft_buffer_reg_0_63_24_26/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y39  adhavan/filtered_fft_buffer_reg_128_191_18_20/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X52Y39  adhavan/filtered_fft_buffer_reg_128_191_18_20/RAMB/CLK



