XBar2.v,verilog,xil_defaultlib,../../../../../PynqSoftware/Sources/General/XBar2.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
aFIFO.v,verilog,xil_defaultlib,../../../../../PynqSoftware/Sources/General/aFIFO.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
matrixAccelerator.v,verilog,xil_defaultlib,../../../../../PynqSoftware/Sources/General/matrixAccelerator.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
matrixControl3x3.v,verilog,xil_defaultlib,../../../../../PynqSoftware/Sources/General/matrixControl3x3.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
matrixAccTopDevice.v,verilog,xil_defaultlib,../../../../../PynqSoftware/Sources/General/matrixAccTopDevice.v,incdir="../../../../../Sources"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/ec67/hdl"incdir="../../../../../Sources/BlockDiagrams/Convolution_Accel/ipshared/2d50/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
