@W: MT530 :"e:\lwd_nmr\code\20201119\libero_v11.9\2d_nmr_ec_fpga_150205\hdl\bridge_div.v":48:0:48:5|Found inferred clock NMR_TOP|dds_clk_out which controls 140 sequential elements including bridge_div_0.count[5:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MF511 |Found issues with constraints. Please check constraint checker report "E:\LWD_NMR\Code\20201119\Libero_v11.9\2D_NMR_EC_FPGA_150205\synthesis\NMR_TOP_cck.rpt" .
