(---------------------------------------------------------------------)
(                                                                     )
(    Allegro Netrev Import Logic                                      )
(                                                                     )
(    Drawing          : ee174tutorial.brd                             )
(    Software Version : 16.6-2015S059                                 )
(    Date/Time        : Wed Jan 02 13:49:08 2019                      )
(                                                                     )
(---------------------------------------------------------------------)


------ Directives ------------

Ripup etch:                  No
Ripup delete first segment:  No
Ripup retain bondwire:       No
Ripup symbols:               Always
Missing symbol has error:    No
DRC update:                  Yes
Schematic directory:         'C:/Users/Stephen/Documents/JebIsAMess/UCSC_Schoolwork/EE174/Tutorial/Handset/pcb'
Design Directory:            '.'
Old design name:             'C:/Users/Stephen/Documents/JebIsAMess/UCSC_Schoolwork/EE174/Tutorial/Handset/pcb/ee174tutorial.brd'
New design name:             'C:/Users/Stephen/Documents/JebIsAMess/UCSC_Schoolwork/EE174/Tutorial/Handset/pcb/ee174tutorial.brd'

CmdLine: netrev -$ -i C:/Users/Stephen/Documents/JebIsAMess/UCSC_Schoolwork/EE174/Tutorial/Handset/pcb -y 1 -q netrev_constraint_report.xml C:/Users/Stephen/Documents/JebIsAMess/UCSC_Schoolwork/EE174/Tutorial/Handset/pcb/#Taaaagy09736.tmp

------ Preparing to read pst files ------

Starting to read C:/Users/Stephen/Documents/JebIsAMess/UCSC_Schoolwork/EE174/Tutorial/Handset/pcb/pstchip.dat 
   Finished reading C:/Users/Stephen/Documents/JebIsAMess/UCSC_Schoolwork/EE174/Tutorial/Handset/pcb/pstchip.dat (00:00:00.03)
Starting to read C:/Users/Stephen/Documents/JebIsAMess/UCSC_Schoolwork/EE174/Tutorial/Handset/pcb/pstxprt.dat 
   Finished reading C:/Users/Stephen/Documents/JebIsAMess/UCSC_Schoolwork/EE174/Tutorial/Handset/pcb/pstxprt.dat (00:00:00.00)
Starting to read C:/Users/Stephen/Documents/JebIsAMess/UCSC_Schoolwork/EE174/Tutorial/Handset/pcb/pstxnet.dat 
   Finished reading C:/Users/Stephen/Documents/JebIsAMess/UCSC_Schoolwork/EE174/Tutorial/Handset/pcb/pstxnet.dat (00:00:00.00)

------ Oversights/Warnings/Errors ------


------ Library Paths ------
MODULEPATH =  . 
           C:/OrCAD/OrCAD_16.6_Lite/share/local/pcb/modules 
           ../../lib/local/tech 

PSMPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/OrCAD/OrCAD_16.6_Lite/share/local/pcb/symbols 
           C:/OrCAD/OrCAD_16.6_Lite/share/pcb/pcb_lib/symbols 
           C:/OrCAD/OrCAD_16.6_Lite/share/pcb/allegrolib/symbols 
           ../../lib/symbols 

PADPATH =  . 
           symbols 
           .. 
           ../symbols 
           C:/OrCAD/OrCAD_16.6_Lite/share/local/pcb/padstacks 
           C:/OrCAD/OrCAD_16.6_Lite/share/pcb/pcb_lib/symbols 
           C:/OrCAD/OrCAD_16.6_Lite/share/pcb/allegrolib/symbols 
           ../../lib/padstacks 
           ../../lib/symbols 


------ Summary Statistics ------


netrev run on Jan 2 13:49:08 2019
   DESIGN NAME : 'EE174TUTORIAL'
   PACKAGING ON Apr 15 2018 17:30:46

   COMPILE 'logic'
   CHECK_PIN_NAMES OFF
   CROSS_REFERENCE OFF
   FEEDBACK OFF
   INCREMENTAL OFF
   INTERFACE_TYPE PHYSICAL
   MAX_ERRORS 500
   MERGE_MINIMUM 5
   NET_NAME_CHARS '#%&()*+-./:=>?@[]^_`|'
   NET_NAME_LENGTH 24
   OVERSIGHTS ON
   REPLACE_CHECK OFF
   SINGLE_NODE_NETS ON
   SPLIT_MINIMUM 0
   SUPPRESS   20
   WARNINGS ON

 No error detected
 No oversight detected
 No warning detected

cpu time      0:00:20
elapsed time  0:00:01

