// Seed: 498516138
module module_0 (
    output tri id_0,
    input tri1 id_1,
    output wor id_2,
    input wand id_3,
    output supply1 id_4,
    output wand id_5,
    output wire id_6
);
  assign id_5 = id_1 - ~1;
  wire id_8;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input tri id_2,
    output wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    input wand id_6,
    input wand id_7,
    input supply0 id_8,
    input wor id_9,
    input tri id_10,
    output wor id_11,
    input uwire id_12,
    input uwire id_13,
    input wand id_14,
    output logic id_15,
    input tri0 id_16,
    output wor id_17
);
  initial id_15 <= 1;
  module_0(
      id_3, id_16, id_17, id_2, id_11, id_3, id_17
  );
  wire id_19;
  wire id_20;
endmodule
