// Seed: 1922391341
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  assign #id_7 id_1 = 1;
  wor id_8 = 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input tri id_2,
    output supply0 id_3,
    input tri id_4,
    input uwire id_5,
    input wand id_6
);
  wire id_8;
  wire id_9;
  assign id_3 = 1;
  logic [7:0] id_10;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_9,
      id_9
  );
  assign id_10[1'b0] = id_6;
endmodule
