# Fossee
FOSSEE semester internship 5 tasks:
1. 8 Bit Ramp type ADC   -- subcircuit builder feature of eSim
2. 8-Bit Counter  --   NGHDL feature of eSim
3. D-Latch   -- Transmission gate based
4. Flash ADC   -- using the MAKERCHIP feature of eSim.
5. Universal Shift Register  --  simple circuit using Verilog files. 

For each task there is all project files, verilog files and project report are incliuded in zip folder.
