<p><a href="https://www.google.ci/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjJ7dWt0Ov2AhXMD0QIHV8yDNAQFnoECAkQAg&usg=AOvVaw3jBvhqdyOEPcO0_Eazr11c">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network </a></p>
<p><a href="https://www.google.ci/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjJ7dWt0Ov2AhXMD0QIHV8yDNAQFnoECAkQAg&usg=AOvVaw3jBvhqdyOEPcO0_Eazr11c">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network </a></p>
<p><a href="https://www.google.ci/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjJ7dWt0Ov2AhXMD0QIHV8yDNAQFnoECAkQAg&usg=AOvVaw3jBvhqdyOEPcO0_Eazr11c">Optimal placement of Cores, Caches and Memory controllers in On-Chip Network </a></p>
