

================================================================
== Vitis HLS Report for 'cpu_Pipeline_VITIS_LOOP_22_1'
================================================================
* Date:           Tue Feb 17 20:48:41 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        loop_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.667 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       34|       34|  0.340 us|  0.340 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |       32|       32|         1|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       8|     55|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_60_p2   |         +|   0|  0|  14|           6|           1|
    |icmp_ln22_fu_54_p2  |      icmp|   0|  0|  14|           6|           7|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  28|          12|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    6|         12|
    |i_fu_28               |   9|          2|    6|         12|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   13|         26|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_28      |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+-------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  cpu_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  cpu_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  cpu_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  cpu_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  cpu_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  cpu_Pipeline_VITIS_LOOP_22_1|  return value|
|reg_file_address0  |  out|    5|   ap_memory|                      reg_file|         array|
|reg_file_ce0       |  out|    1|   ap_memory|                      reg_file|         array|
|reg_file_we0       |  out|    1|   ap_memory|                      reg_file|         array|
|reg_file_d0        |  out|   32|   ap_memory|                      reg_file|         array|
+-------------------+-----+-----+------------+------------------------------+--------------+

