<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/usart0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">usart0.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="usart0_8h__dep__incl.svg" width="1274" height="186"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="usart0_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ada147ade37266f9a0fc9f84e6c3b5df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#ada147ade37266f9a0fc9f84e6c3b5df5">REG_USART0_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C200U)</td></tr>
<tr class="memdesc:ada147ade37266f9a0fc9f84e6c3b5df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Control Register  <a href="#ada147ade37266f9a0fc9f84e6c3b5df5">More...</a><br /></td></tr>
<tr class="separator:ada147ade37266f9a0fc9f84e6c3b5df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd12dedbcc2b20a6c17d4eccbcc8b915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#acd12dedbcc2b20a6c17d4eccbcc8b915">REG_USART0_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C204U)</td></tr>
<tr class="memdesc:acd12dedbcc2b20a6c17d4eccbcc8b915"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Mode Register  <a href="#acd12dedbcc2b20a6c17d4eccbcc8b915">More...</a><br /></td></tr>
<tr class="separator:acd12dedbcc2b20a6c17d4eccbcc8b915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d103319b8e7cb97109fabf6e74a64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#ab0d103319b8e7cb97109fabf6e74a64d">REG_USART0_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C208U)</td></tr>
<tr class="memdesc:ab0d103319b8e7cb97109fabf6e74a64d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Interrupt Enable Register  <a href="#ab0d103319b8e7cb97109fabf6e74a64d">More...</a><br /></td></tr>
<tr class="separator:ab0d103319b8e7cb97109fabf6e74a64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2891d797c3626b5eae492aa34cf07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a9a2891d797c3626b5eae492aa34cf07b">REG_USART0_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C20CU)</td></tr>
<tr class="memdesc:a9a2891d797c3626b5eae492aa34cf07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Interrupt Disable Register  <a href="#a9a2891d797c3626b5eae492aa34cf07b">More...</a><br /></td></tr>
<tr class="separator:a9a2891d797c3626b5eae492aa34cf07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1281c2157839ae280b1687dd8f3d7924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a1281c2157839ae280b1687dd8f3d7924">REG_USART0_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C210U)</td></tr>
<tr class="memdesc:a1281c2157839ae280b1687dd8f3d7924"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Interrupt Mask Register  <a href="#a1281c2157839ae280b1687dd8f3d7924">More...</a><br /></td></tr>
<tr class="separator:a1281c2157839ae280b1687dd8f3d7924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3afd1d3c8c37c11e4258ce915e8d5c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a3afd1d3c8c37c11e4258ce915e8d5c22">REG_USART0_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C214U)</td></tr>
<tr class="memdesc:a3afd1d3c8c37c11e4258ce915e8d5c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Channel Status Register  <a href="#a3afd1d3c8c37c11e4258ce915e8d5c22">More...</a><br /></td></tr>
<tr class="separator:a3afd1d3c8c37c11e4258ce915e8d5c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3074301be31119b62dfd4cb69aa46a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#ae3074301be31119b62dfd4cb69aa46a3">REG_USART0_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C218U)</td></tr>
<tr class="memdesc:ae3074301be31119b62dfd4cb69aa46a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Receive Holding Register  <a href="#ae3074301be31119b62dfd4cb69aa46a3">More...</a><br /></td></tr>
<tr class="separator:ae3074301be31119b62dfd4cb69aa46a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ee15e0c2bfef889c6913896aa955c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#ae8ee15e0c2bfef889c6913896aa955c3">REG_USART0_THR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C21CU)</td></tr>
<tr class="memdesc:ae8ee15e0c2bfef889c6913896aa955c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Transmit Holding Register  <a href="#ae8ee15e0c2bfef889c6913896aa955c3">More...</a><br /></td></tr>
<tr class="separator:ae8ee15e0c2bfef889c6913896aa955c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55df9019f1745aff84d2383b186769f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a55df9019f1745aff84d2383b186769f3">REG_USART0_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C220U)</td></tr>
<tr class="memdesc:a55df9019f1745aff84d2383b186769f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Baud Rate Generator Register  <a href="#a55df9019f1745aff84d2383b186769f3">More...</a><br /></td></tr>
<tr class="separator:a55df9019f1745aff84d2383b186769f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a123e8a7713d61aae093502ee0a20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a46a123e8a7713d61aae093502ee0a20e">REG_USART0_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C224U)</td></tr>
<tr class="memdesc:a46a123e8a7713d61aae093502ee0a20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Receiver Time-out Register  <a href="#a46a123e8a7713d61aae093502ee0a20e">More...</a><br /></td></tr>
<tr class="separator:a46a123e8a7713d61aae093502ee0a20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d4805521b8c4f73fd73ad56466d880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a43d4805521b8c4f73fd73ad56466d880">REG_USART0_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C228U)</td></tr>
<tr class="memdesc:a43d4805521b8c4f73fd73ad56466d880"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Transmitter Timeguard Register  <a href="#a43d4805521b8c4f73fd73ad56466d880">More...</a><br /></td></tr>
<tr class="separator:a43d4805521b8c4f73fd73ad56466d880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae20a137cd812296cd1e756dd50c5c96c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#ae20a137cd812296cd1e756dd50c5c96c">REG_USART0_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C240U)</td></tr>
<tr class="memdesc:ae20a137cd812296cd1e756dd50c5c96c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART FI DI Ratio Register  <a href="#ae20a137cd812296cd1e756dd50c5c96c">More...</a><br /></td></tr>
<tr class="separator:ae20a137cd812296cd1e756dd50c5c96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94791baa16bbff4d08c2d2699b04151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#ab94791baa16bbff4d08c2d2699b04151">REG_USART0_NER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C244U)</td></tr>
<tr class="memdesc:ab94791baa16bbff4d08c2d2699b04151"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Number of Errors Register  <a href="#ab94791baa16bbff4d08c2d2699b04151">More...</a><br /></td></tr>
<tr class="separator:ab94791baa16bbff4d08c2d2699b04151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabdaccd1da350007ed2be6138c059170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#aabdaccd1da350007ed2be6138c059170">REG_USART0_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C254U)</td></tr>
<tr class="memdesc:aabdaccd1da350007ed2be6138c059170"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART LIN Mode Register  <a href="#aabdaccd1da350007ed2be6138c059170">More...</a><br /></td></tr>
<tr class="separator:aabdaccd1da350007ed2be6138c059170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1878765172146f916a4a42b187e4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a2c1878765172146f916a4a42b187e4a8">REG_USART0_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C258U)</td></tr>
<tr class="memdesc:a2c1878765172146f916a4a42b187e4a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART LIN Identifier Register  <a href="#a2c1878765172146f916a4a42b187e4a8">More...</a><br /></td></tr>
<tr class="separator:a2c1878765172146f916a4a42b187e4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4f2f3d0542ec987c879fa55619e0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#afb4f2f3d0542ec987c879fa55619e0ed">REG_USART0_LINBRR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C25CU)</td></tr>
<tr class="memdesc:afb4f2f3d0542ec987c879fa55619e0ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART LIN Baud Rate Register  <a href="#afb4f2f3d0542ec987c879fa55619e0ed">More...</a><br /></td></tr>
<tr class="separator:afb4f2f3d0542ec987c879fa55619e0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08fe9b3e650b8a374e1bac9060823dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a08fe9b3e650b8a374e1bac9060823dfc">REG_USART0_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C290U)</td></tr>
<tr class="memdesc:a08fe9b3e650b8a374e1bac9060823dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Comparison Register  <a href="#a08fe9b3e650b8a374e1bac9060823dfc">More...</a><br /></td></tr>
<tr class="separator:a08fe9b3e650b8a374e1bac9060823dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33523548f4bce97d9e57df7cd8e8c7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a33523548f4bce97d9e57df7cd8e8c7da">REG_USART0_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C2E4U)</td></tr>
<tr class="memdesc:a33523548f4bce97d9e57df7cd8e8c7da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Write Protection Mode Register  <a href="#a33523548f4bce97d9e57df7cd8e8c7da">More...</a><br /></td></tr>
<tr class="separator:a33523548f4bce97d9e57df7cd8e8c7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2810357a88537d91063a73000efb30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#aad2810357a88537d91063a73000efb30">REG_USART0_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C2E8U)</td></tr>
<tr class="memdesc:aad2810357a88537d91063a73000efb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) USART Write Protection Status Register  <a href="#aad2810357a88537d91063a73000efb30">More...</a><br /></td></tr>
<tr class="separator:aad2810357a88537d91063a73000efb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a85cd70686d89505d9e687b28f93476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a2a85cd70686d89505d9e687b28f93476">REG_USART0_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C300U)</td></tr>
<tr class="memdesc:a2a85cd70686d89505d9e687b28f93476"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Receive Pointer Register  <a href="#a2a85cd70686d89505d9e687b28f93476">More...</a><br /></td></tr>
<tr class="separator:a2a85cd70686d89505d9e687b28f93476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434ae9dc2d654846e459b6cc944d5078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a434ae9dc2d654846e459b6cc944d5078">REG_USART0_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C304U)</td></tr>
<tr class="memdesc:a434ae9dc2d654846e459b6cc944d5078"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Receive Counter Register  <a href="#a434ae9dc2d654846e459b6cc944d5078">More...</a><br /></td></tr>
<tr class="separator:a434ae9dc2d654846e459b6cc944d5078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b77a1b8f913100947fc958136e9b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a29b77a1b8f913100947fc958136e9b6a">REG_USART0_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C308U)</td></tr>
<tr class="memdesc:a29b77a1b8f913100947fc958136e9b6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transmit Pointer Register  <a href="#a29b77a1b8f913100947fc958136e9b6a">More...</a><br /></td></tr>
<tr class="separator:a29b77a1b8f913100947fc958136e9b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa1dd299522de1c44ca8adec60e7c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a7aa1dd299522de1c44ca8adec60e7c41">REG_USART0_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C30CU)</td></tr>
<tr class="memdesc:a7aa1dd299522de1c44ca8adec60e7c41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transmit Counter Register  <a href="#a7aa1dd299522de1c44ca8adec60e7c41">More...</a><br /></td></tr>
<tr class="separator:a7aa1dd299522de1c44ca8adec60e7c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd250cff595b8db09484529c24945f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#acd250cff595b8db09484529c24945f79">REG_USART0_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C310U)</td></tr>
<tr class="memdesc:acd250cff595b8db09484529c24945f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Receive Next Pointer Register  <a href="#acd250cff595b8db09484529c24945f79">More...</a><br /></td></tr>
<tr class="separator:acd250cff595b8db09484529c24945f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8bad3b9efafecbf05b5797977bc37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a1c8bad3b9efafecbf05b5797977bc37a">REG_USART0_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C314U)</td></tr>
<tr class="memdesc:a1c8bad3b9efafecbf05b5797977bc37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Receive Next Counter Register  <a href="#a1c8bad3b9efafecbf05b5797977bc37a">More...</a><br /></td></tr>
<tr class="separator:a1c8bad3b9efafecbf05b5797977bc37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939d5a59dace820aed80f27a34971835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a939d5a59dace820aed80f27a34971835">REG_USART0_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C318U)</td></tr>
<tr class="memdesc:a939d5a59dace820aed80f27a34971835"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transmit Next Pointer Register  <a href="#a939d5a59dace820aed80f27a34971835">More...</a><br /></td></tr>
<tr class="separator:a939d5a59dace820aed80f27a34971835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920a8643bf855d07ca13801d57b1a7bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a920a8643bf855d07ca13801d57b1a7bc">REG_USART0_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C31CU)</td></tr>
<tr class="memdesc:a920a8643bf855d07ca13801d57b1a7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transmit Next Counter Register  <a href="#a920a8643bf855d07ca13801d57b1a7bc">More...</a><br /></td></tr>
<tr class="separator:a920a8643bf855d07ca13801d57b1a7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79297e3d6bb673ac26af75152a9ecd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#ac79297e3d6bb673ac26af75152a9ecd4">REG_USART0_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C320U)</td></tr>
<tr class="memdesc:ac79297e3d6bb673ac26af75152a9ecd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transfer Control Register  <a href="#ac79297e3d6bb673ac26af75152a9ecd4">More...</a><br /></td></tr>
<tr class="separator:ac79297e3d6bb673ac26af75152a9ecd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f978474ab115553903fe8d97a3eae52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="usart0_8h.xhtml#a5f978474ab115553903fe8d97a3eae52">REG_USART0_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C324U)</td></tr>
<tr class="memdesc:a5f978474ab115553903fe8d97a3eae52"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transfer Status Register  <a href="#a5f978474ab115553903fe8d97a3eae52">More...</a><br /></td></tr>
<tr class="separator:a5f978474ab115553903fe8d97a3eae52"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a55df9019f1745aff84d2383b186769f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55df9019f1745aff84d2383b186769f3">&sect;&nbsp;</a></span>REG_USART0_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_BRGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Baud Rate Generator Register </p>

</div>
</div>
<a id="a08fe9b3e650b8a374e1bac9060823dfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08fe9b3e650b8a374e1bac9060823dfc">&sect;&nbsp;</a></span>REG_USART0_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C290U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Comparison Register </p>

</div>
</div>
<a id="ada147ade37266f9a0fc9f84e6c3b5df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada147ade37266f9a0fc9f84e6c3b5df5">&sect;&nbsp;</a></span>REG_USART0_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Control Register </p>

</div>
</div>
<a id="a3afd1d3c8c37c11e4258ce915e8d5c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3afd1d3c8c37c11e4258ce915e8d5c22">&sect;&nbsp;</a></span>REG_USART0_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Channel Status Register </p>

</div>
</div>
<a id="ae20a137cd812296cd1e756dd50c5c96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae20a137cd812296cd1e756dd50c5c96c">&sect;&nbsp;</a></span>REG_USART0_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_FIDI&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C240U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART FI DI Ratio Register </p>

</div>
</div>
<a id="a9a2891d797c3626b5eae492aa34cf07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a2891d797c3626b5eae492aa34cf07b">&sect;&nbsp;</a></span>REG_USART0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C20CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Interrupt Disable Register </p>

</div>
</div>
<a id="ab0d103319b8e7cb97109fabf6e74a64d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d103319b8e7cb97109fabf6e74a64d">&sect;&nbsp;</a></span>REG_USART0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C208U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Interrupt Enable Register </p>

</div>
</div>
<a id="a1281c2157839ae280b1687dd8f3d7924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1281c2157839ae280b1687dd8f3d7924">&sect;&nbsp;</a></span>REG_USART0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Interrupt Mask Register </p>

</div>
</div>
<a id="afb4f2f3d0542ec987c879fa55619e0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4f2f3d0542ec987c879fa55619e0ed">&sect;&nbsp;</a></span>REG_USART0_LINBRR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LINBRR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C25CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART LIN Baud Rate Register </p>

</div>
</div>
<a id="a2c1878765172146f916a4a42b187e4a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c1878765172146f916a4a42b187e4a8">&sect;&nbsp;</a></span>REG_USART0_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LINIR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C258U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART LIN Identifier Register </p>

</div>
</div>
<a id="aabdaccd1da350007ed2be6138c059170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabdaccd1da350007ed2be6138c059170">&sect;&nbsp;</a></span>REG_USART0_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LINMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C254U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART LIN Mode Register </p>

</div>
</div>
<a id="acd12dedbcc2b20a6c17d4eccbcc8b915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd12dedbcc2b20a6c17d4eccbcc8b915">&sect;&nbsp;</a></span>REG_USART0_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Mode Register </p>

</div>
</div>
<a id="ab94791baa16bbff4d08c2d2699b04151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94791baa16bbff4d08c2d2699b04151">&sect;&nbsp;</a></span>REG_USART0_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_NER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C244U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Number of Errors Register </p>

</div>
</div>
<a id="ac79297e3d6bb673ac26af75152a9ecd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac79297e3d6bb673ac26af75152a9ecd4">&sect;&nbsp;</a></span>REG_USART0_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C320U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transfer Control Register </p>

</div>
</div>
<a id="a5f978474ab115553903fe8d97a3eae52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f978474ab115553903fe8d97a3eae52">&sect;&nbsp;</a></span>REG_USART0_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C324U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transfer Status Register </p>

</div>
</div>
<a id="a434ae9dc2d654846e459b6cc944d5078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434ae9dc2d654846e459b6cc944d5078">&sect;&nbsp;</a></span>REG_USART0_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C304U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Receive Counter Register </p>

</div>
</div>
<a id="ae3074301be31119b62dfd4cb69aa46a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3074301be31119b62dfd4cb69aa46a3">&sect;&nbsp;</a></span>REG_USART0_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_RHR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Receive Holding Register </p>

</div>
</div>
<a id="a1c8bad3b9efafecbf05b5797977bc37a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c8bad3b9efafecbf05b5797977bc37a">&sect;&nbsp;</a></span>REG_USART0_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C314U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Receive Next Counter Register </p>

</div>
</div>
<a id="acd250cff595b8db09484529c24945f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd250cff595b8db09484529c24945f79">&sect;&nbsp;</a></span>REG_USART0_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C310U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Receive Next Pointer Register </p>

</div>
</div>
<a id="a2a85cd70686d89505d9e687b28f93476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a85cd70686d89505d9e687b28f93476">&sect;&nbsp;</a></span>REG_USART0_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C300U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Receive Pointer Register </p>

</div>
</div>
<a id="a46a123e8a7713d61aae093502ee0a20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46a123e8a7713d61aae093502ee0a20e">&sect;&nbsp;</a></span>REG_USART0_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_RTOR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Receiver Time-out Register </p>

</div>
</div>
<a id="a7aa1dd299522de1c44ca8adec60e7c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa1dd299522de1c44ca8adec60e7c41">&sect;&nbsp;</a></span>REG_USART0_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C30CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transmit Counter Register </p>

</div>
</div>
<a id="ae8ee15e0c2bfef889c6913896aa955c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ee15e0c2bfef889c6913896aa955c3">&sect;&nbsp;</a></span>REG_USART0_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_THR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4000C21CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Transmit Holding Register </p>

</div>
</div>
<a id="a920a8643bf855d07ca13801d57b1a7bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a920a8643bf855d07ca13801d57b1a7bc">&sect;&nbsp;</a></span>REG_USART0_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C31CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transmit Next Counter Register </p>

</div>
</div>
<a id="a939d5a59dace820aed80f27a34971835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a939d5a59dace820aed80f27a34971835">&sect;&nbsp;</a></span>REG_USART0_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C318U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transmit Next Pointer Register </p>

</div>
</div>
<a id="a29b77a1b8f913100947fc958136e9b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b77a1b8f913100947fc958136e9b6a">&sect;&nbsp;</a></span>REG_USART0_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C308U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transmit Pointer Register </p>

</div>
</div>
<a id="a43d4805521b8c4f73fd73ad56466d880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d4805521b8c4f73fd73ad56466d880">&sect;&nbsp;</a></span>REG_USART0_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_TTGR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Transmitter Timeguard Register </p>

</div>
</div>
<a id="a33523548f4bce97d9e57df7cd8e8c7da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33523548f4bce97d9e57df7cd8e8c7da">&sect;&nbsp;</a></span>REG_USART0_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4000C2E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Write Protection Mode Register </p>

</div>
</div>
<a id="aad2810357a88537d91063a73000efb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad2810357a88537d91063a73000efb30">&sect;&nbsp;</a></span>REG_USART0_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4000C2E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) USART Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
