# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project.srcs/sources_1/new/decode32.v" \
"../../../../../proj_cun/single-cycle-CPU-testbench-for-reference/sim_decoder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
