

================================================================
== Vivado HLS Report for 'in_structure'
================================================================
* Date:           Sun Oct 18 23:04:56 2020

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        wave2
* Solution:       wave
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.80|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|   3 ~ 5  |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    227|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     41|
|Register         |        -|      -|      86|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      86|    268|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_8_fu_115_p2      |     +    |      0|  0|  31|          31|           1|
    |tmp_160_fu_179_p2  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_161_fu_184_p2  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_162_fu_189_p2  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_163_fu_194_p2  |   icmp   |      0|  0|  11|          32|          32|
    |tmp_fu_110_p2      |   icmp   |      0|  0|  11|          32|          32|
    |tmp_284_fu_134_p2  |    or    |      0|  0|  47|          34|           3|
    |tmp_286_fu_149_p2  |    or    |      0|  0|  47|          34|           1|
    |tmp_288_fu_164_p2  |    or    |      0|  0|  47|          34|           2|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 227|         293|         167|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |   1|          7|    1|          7|
    |ap_return                      |   1|          2|    1|          2|
    |i_reg_79                       |  31|          2|   31|         62|
    |p_0_phi_fu_94_p4               |   1|          2|    1|          2|
    |scenario_structure_c_address0  |   7|          5|    7|         35|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  41|         18|   41|        108|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_return_preg                   |   1|   0|    1|          0|
    |i_8_reg_220                      |  31|   0|   31|          0|
    |i_reg_79                         |  31|   0|   31|          0|
    |p_0_reg_90                       |   1|   0|    1|          0|
    |scenario_structure_c_34_reg_230  |   4|   0|    7|          3|
    |scenario_structure_c_35_reg_235  |   4|   0|    7|          3|
    |scenario_structure_c_36_reg_240  |   4|   0|    7|          3|
    |tmp_160_reg_245                  |   1|   0|    1|          0|
    |tmp_161_reg_249                  |   1|   0|    1|          0|
    |tmp_162_reg_253                  |   1|   0|    1|          0|
    |tmp_reg_216                      |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  86|   0|   95|          9|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |     in_structure     | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |     in_structure     | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |     in_structure     | return value |
|ap_done                        | out |    1| ap_ctrl_hs |     in_structure     | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |     in_structure     | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |     in_structure     | return value |
|ap_return                      | out |    1| ap_ctrl_hs |     in_structure     | return value |
|x                              |  in |   32|   ap_none  |           x          |    scalar    |
|y                              |  in |   32|   ap_none  |           y          |    scalar    |
|scenario_nr_struct             |  in |   32|   ap_none  |  scenario_nr_struct  |    pointer   |
|scenario_structure_c_address0  | out |    7|  ap_memory | scenario_structure_c |     array    |
|scenario_structure_c_ce0       | out |    1|  ap_memory | scenario_structure_c |     array    |
|scenario_structure_c_q0        |  in |   32|  ap_memory | scenario_structure_c |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

