# ğŸš€ RISC-V Processor Simulator

## ğŸ“Œ Overview  
This project implements a **cycle-accurate simulator** for a **32-bit RISC-V processor** in **Python** and **C++**. It supports both a **single-stage** and **five-stage pipelined processor**, accurately modeling register states, memory behavior, and performance metrics.

---

## ğŸ¯ Features
- âœ… Implements core **RISC-V instructions** (`ADD`, `SUB`, `XOR`, `LW`, `SW`, `BEQ`, etc.).
- âœ… Supports **single-stage and pipelined execution**.
- âœ… Handles **RAW (Read-After-Write) and Control hazards**.
- âœ… Provides **cycle-by-cycle register and memory states**.
- âœ… Computes **performance metrics (CPI, IPC, Execution Cycles)**.

---

## ğŸ— Installation & Setup
### Clone the Repository
```bash
git clone https://github.com/roncell/RISC-V-processor.git
cd RISC-V-processor
