{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 13:49:24 2024 " "Info: Processing started: Sat Jun 22 13:49:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab8.v(138) " "Warning (10268): Verilog HDL information at lab8.v(138): always construct contains both blocking and non-blocking assignments" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 138 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab8.v(710) " "Warning (10273): Verilog HDL warning at lab8.v(710): extended using \"x\" or \"z\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 710 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.v 17 17 " "Info: Found 17 design units, including 17 entities, in source file lab8.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Info: Found entity 1: lab8" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Datapath_Multi_cycle_Processor " "Info: Found entity 2: Datapath_Multi_cycle_Processor" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 controller " "Info: Found entity 3: controller" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 77 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ALU_Control " "Info: Found entity 4: ALU_Control" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 428 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Mux_5_bit " "Info: Found entity 5: Mux_5_bit" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 510 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 Sign_Extension " "Info: Found entity 6: Sign_Extension" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 518 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 Program_Counter " "Info: Found entity 7: Program_Counter" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 525 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 alu " "Info: Found entity 8: alu" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 538 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 Register_File " "Info: Found entity 9: Register_File" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 571 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 holding_reg " "Info: Found entity 10: holding_reg" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 626 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 Mux_32_bit " "Info: Found entity 11: Mux_32_bit" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 653 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 shift_left_2 " "Info: Found entity 12: shift_left_2" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 661 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 concate " "Info: Found entity 13: concate" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 668 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 Mux4_32_bit " "Info: Found entity 14: Mux4_32_bit" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 675 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 shift_left_2_28bit " "Info: Found entity 15: shift_left_2_28bit" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 683 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 Data_Memory " "Info: Found entity 16: Data_Memory" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 689 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 hex_ssd " "Info: Found entity 17: hex_ssd" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 727 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab8.v(23) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab8.v(23): instance has no name" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Info: Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_ssd hex_ssd:C1 " "Info: Elaborating entity \"hex_ssd\" for hierarchy \"hex_ssd:C1\"" {  } { { "lab8.v" "C1" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_Multi_cycle_Processor Datapath_Multi_cycle_Processor:comb_30 " "Info: Elaborating entity \"Datapath_Multi_cycle_Processor\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\"" {  } { { "lab8.v" "comb_30" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter Datapath_Multi_cycle_Processor:comb_30\|Program_Counter:comp1 " "Info: Elaborating entity \"Program_Counter\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\|Program_Counter:comp1\"" {  } { { "lab8.v" "comp1" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_32_bit Datapath_Multi_cycle_Processor:comb_30\|Mux_32_bit:comp2 " "Info: Elaborating entity \"Mux_32_bit\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\|Mux_32_bit:comp2\"" {  } { { "lab8.v" "comp2" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3 " "Info: Elaborating entity \"Data_Memory\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\"" {  } { { "lab8.v" "comp3" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 50 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(717) " "Warning (10175): Verilog HDL warning at lab8.v(717): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 717 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "holding_reg Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4 " "Info: Elaborating entity \"holding_reg\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\|holding_reg:comp4\"" {  } { { "lab8.v" "comp4" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7 " "Info: Elaborating entity \"Register_File\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\"" {  } { { "lab8.v" "comp7" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_addr_1 lab8.v(599) " "Warning (10235): Verilog HDL Always Construct warning at lab8.v(599): variable \"read_addr_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 599 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_addr_1 lab8.v(602) " "Warning (10235): Verilog HDL Always Construct warning at lab8.v(602): variable \"read_addr_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 602 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_addr_2 lab8.v(609) " "Warning (10235): Verilog HDL Always Construct warning at lab8.v(609): variable \"read_addr_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 609 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_addr_2 lab8.v(612) " "Warning (10235): Verilog HDL Always Construct warning at lab8.v(612): variable \"read_addr_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 612 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(621) " "Warning (10175): Verilog HDL warning at lab8.v(621): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 621 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_5_bit Datapath_Multi_cycle_Processor:comb_30\|Mux_5_bit:comp8 " "Info: Elaborating entity \"Mux_5_bit\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\|Mux_5_bit:comp8\"" {  } { { "lab8.v" "comp8" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extension Datapath_Multi_cycle_Processor:comb_30\|Sign_Extension:comp9 " "Info: Elaborating entity \"Sign_Extension\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\|Sign_Extension:comp9\"" {  } { { "lab8.v" "comp9" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 Datapath_Multi_cycle_Processor:comb_30\|shift_left_2:comp10 " "Info: Elaborating entity \"shift_left_2\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\|shift_left_2:comp10\"" {  } { { "lab8.v" "comp10" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_32_bit Datapath_Multi_cycle_Processor:comb_30\|Mux4_32_bit:comp14 " "Info: Elaborating entity \"Mux4_32_bit\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\|Mux4_32_bit:comp14\"" {  } { { "lab8.v" "comp14" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu Datapath_Multi_cycle_Processor:comb_30\|alu:comp15 " "Info: Elaborating entity \"alu\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\"" {  } { { "lab8.v" "comp15" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero lab8.v(555) " "Warning (10240): Verilog HDL Always Construct warning at lab8.v(555): inferring latch(es) for variable \"zero\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 555 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero lab8.v(555) " "Info (10041): Inferred latch for \"zero\" at lab8.v(555)" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 555 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2_28bit Datapath_Multi_cycle_Processor:comb_30\|shift_left_2_28bit:comp17 " "Info: Elaborating entity \"shift_left_2_28bit\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\|shift_left_2_28bit:comp17\"" {  } { { "lab8.v" "comp17" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concate Datapath_Multi_cycle_Processor:comb_30\|concate:comp18 " "Info: Elaborating entity \"concate\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\|concate:comp18\"" {  } { { "lab8.v" "comp18" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller Datapath_Multi_cycle_Processor:comb_30\|controller:comp20 " "Info: Elaborating entity \"controller\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\"" {  } { { "lab8.v" "comp20" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(179) " "Warning (10175): Verilog HDL warning at lab8.v(179): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 179 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(197) " "Warning (10175): Verilog HDL warning at lab8.v(197): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 197 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(214) " "Warning (10175): Verilog HDL warning at lab8.v(214): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 214 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(240) " "Warning (10175): Verilog HDL warning at lab8.v(240): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 240 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(244) " "Warning (10175): Verilog HDL warning at lab8.v(244): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 244 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(249) " "Warning (10175): Verilog HDL warning at lab8.v(249): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 249 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(254) " "Warning (10175): Verilog HDL warning at lab8.v(254): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 254 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(256) " "Warning (10175): Verilog HDL warning at lab8.v(256): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 256 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(274) " "Warning (10175): Verilog HDL warning at lab8.v(274): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 274 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(292) " "Warning (10175): Verilog HDL warning at lab8.v(292): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 292 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(310) " "Warning (10175): Verilog HDL warning at lab8.v(310): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 310 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(329) " "Warning (10175): Verilog HDL warning at lab8.v(329): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 329 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(348) " "Warning (10175): Verilog HDL warning at lab8.v(348): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 348 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(367) " "Warning (10175): Verilog HDL warning at lab8.v(367): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 367 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(386) " "Warning (10175): Verilog HDL warning at lab8.v(386): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 386 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(404) " "Warning (10175): Verilog HDL warning at lab8.v(404): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 404 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(420) " "Warning (10175): Verilog HDL warning at lab8.v(420): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 420 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control Datapath_Multi_cycle_Processor:comb_30\|ALU_Control:comp21 " "Info: Elaborating entity \"ALU_Control\" for hierarchy \"Datapath_Multi_cycle_Processor:comb_30\|ALU_Control:comp21\"" {  } { { "lab8.v" "comp21" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(451) " "Warning (10175): Verilog HDL warning at lab8.v(451): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 451 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(457) " "Warning (10175): Verilog HDL warning at lab8.v(457): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 457 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(463) " "Warning (10175): Verilog HDL warning at lab8.v(463): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 463 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(469) " "Warning (10175): Verilog HDL warning at lab8.v(469): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 469 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(475) " "Warning (10175): Verilog HDL warning at lab8.v(475): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 475 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(480) " "Warning (10175): Verilog HDL warning at lab8.v(480): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 480 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(485) " "Warning (10175): Verilog HDL warning at lab8.v(485): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 485 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(490) " "Warning (10175): Verilog HDL warning at lab8.v(490): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 490 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(495) " "Warning (10175): Verilog HDL warning at lab8.v(495): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 495 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(500) " "Warning (10175): Verilog HDL warning at lab8.v(500): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 500 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "lab8.v(505) " "Warning (10175): Verilog HDL warning at lab8.v(505): ignoring unsupported system task" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 505 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|Regfile~0 " "Warning: Inferred RAM node \"Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|Regfile~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "lab8.v" "Regfile~0" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 577 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|Regfile~1 " "Warning: Inferred RAM node \"Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|Regfile~1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "lab8.v" "Regfile~1" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 577 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory " "Info: RAM logic \"Datapath_Multi_cycle_Processor:comb_30\|Data_Memory:comp3\|DMemory\" is uninferred due to asynchronous read logic" {  } { { "lab8.v" "DMemory" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 694 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|Regfile~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|Regfile~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_Register_File_605be989.hdl.mif " "Info: Parameter INIT_FILE set to db/lab8.ram0_Register_File_605be989.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "lab8.v" "Regfile~0" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 577 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|Regfile~1 " "Info: Inferred altsyncram megafunction from the following design logic: \"Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|Regfile~1\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_Register_File_605be989.hdl.mif " "Info: Parameter INIT_FILE set to db/lab8.ram0_Register_File_605be989.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "lab8.v" "Regfile~1" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 577 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|altsyncram:Regfile_rtl_0 " "Info: Elaborated megafunction instantiation \"Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|altsyncram:Regfile_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|altsyncram:Regfile_rtl_0 " "Info: Instantiated megafunction \"Datapath_Multi_cycle_Processor:comb_30\|Register_File:comp7\|altsyncram:Regfile_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_Register_File_605be989.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/lab8.ram0_Register_File_605be989.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l3j1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l3j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l3j1 " "Info: Found entity 1: altsyncram_l3j1" {  } { { "db/altsyncram_l3j1.tdf" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/db/altsyncram_l3j1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|zero " "Warning: Latch Datapath_Multi_cycle_Processor:comb_30\|alu:comp15\|zero has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUSrcB\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|ALUSrcB\[0\]" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 543 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 161 -1 0 } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 90 -1 0 } } { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 86 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|state~27 " "Info: Register \"Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|state~27\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|state~28 " "Info: Register \"Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|state~28\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|state~29 " "Info: Register \"Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|state~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|state~30 " "Info: Register \"Datapath_Multi_cycle_Processor:comb_30\|controller:comp20\|state~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.map.smsg " "Info: Generated suppressed messages file D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Warning: Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab8.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/lab8/lab8.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4348 " "Info: Implemented 4348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info: Implemented 22 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info: Implemented 82 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4180 " "Info: Implemented 4180 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 13:49:30 2024 " "Info: Processing ended: Sat Jun 22 13:49:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
