// Seed: 2387858682
module module_0 (
    output wand id_0,
    input uwire id_1,
    input supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input tri id_6,
    output supply1 id_7,
    output tri0 id_8,
    input tri id_9,
    input supply1 id_10,
    input tri id_11,
    output supply0 id_12,
    output uwire id_13,
    output supply0 id_14,
    input wor id_15,
    input wand id_16,
    output supply1 id_17,
    input tri0 id_18,
    input tri0 id_19,
    input wor id_20,
    input tri1 id_21,
    input supply0 id_22,
    output tri0 id_23,
    input wand id_24,
    output wire id_25
);
  wire  id_27;
  logic id_28;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd2
) (
    input wire _id_0,
    input tri1 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5
);
  assign id_2 = -1'h0;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_5,
      id_2,
      id_4,
      id_4,
      id_1,
      id_2,
      id_2,
      id_5,
      id_3,
      id_5,
      id_2,
      id_2,
      id_2,
      id_5,
      id_4,
      id_2,
      id_1,
      id_1,
      id_5,
      id_4,
      id_3,
      id_2,
      id_5,
      id_2
  );
  wire [id_0 : 1] id_7;
  assign id_2 = 1;
endmodule
