#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x58558ddc5e60 .scope module, "tb_riscv32i_cache" "tb_riscv32i_cache" 2 2;
 .timescale -9 -12;
v0x58558ddea730_0 .var "clk", 0 0;
v0x58558ddea7f0_0 .var "cpu_addr", 31 0;
v0x58558ddea8c0_0 .net "cpu_rdata", 31 0, v0x58558dde8520_0;  1 drivers
v0x58558ddea9c0_0 .var "cpu_read", 0 0;
v0x58558ddeaa90_0 .net "cpu_stall", 0 0, v0x58558dde8710_0;  1 drivers
v0x58558ddeab30_0 .var "cpu_wdata", 31 0;
v0x58558ddeac00_0 .var "cpu_write", 0 0;
v0x58558ddeacd0_0 .var/i "error_count", 31 0;
v0x58558ddead70_0 .net "mem_addr", 31 0, v0x58558dde8ff0_0;  1 drivers
v0x58558ddeae40_0 .var "mem_rdata", 31 0;
v0x58558ddeaf10_0 .net "mem_read", 0 0, v0x58558dde91b0_0;  1 drivers
v0x58558ddeafe0_0 .var "mem_ready", 0 0;
v0x58558ddeb0b0_0 .net "mem_wdata", 31 0, v0x58558dde9330_0;  1 drivers
v0x58558ddeb180_0 .net "mem_write", 0 0, v0x58558dde9410_0;  1 drivers
v0x58558ddeb250_0 .var "reset", 0 0;
v0x58558ddeb320_0 .var/i "test_num", 31 0;
S_0x58558ddc5ff0 .scope task, "reset_test" "reset_test" 2 47, 2 47 0, S_0x58558ddc5e60;
 .timescale -9 -12;
E_0x58558dda8f70 .event negedge, v0x58558dde8370_0;
TD_tb_riscv32i_cache.reset_test ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558ddeb250_0, 0, 1;
    %wait E_0x58558dda8f70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58558ddeb250_0, 0, 1;
    %vpi_call 2 52 "$display", "Reset Test Completed" {0 0 0};
    %end;
S_0x58558ddc6c70 .scope task, "test_read_hit" "test_read_hit" 2 56, 2 56 0, S_0x58558ddc5e60;
 .timescale -9 -12;
v0x58558dd9ba00_0 .var "address", 31 0;
v0x58558dd9c8d0_0 .var "memory_data", 31 0;
E_0x58558dda7ef0 .event anyedge, v0x58558dde91b0_0;
TD_tb_riscv32i_cache.test_read_hit ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58558ddeb320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x58558ddeb320_0, 0, 32;
    %vpi_call 2 61 "$display", "Test %0d: Read Hit Test @ %h", v0x58558ddeb320_0, v0x58558dd9ba00_0 {0 0 0};
    %load/vec4 v0x58558dd9ba00_0;
    %store/vec4 v0x58558ddea7f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558ddea9c0_0, 0, 1;
    %wait E_0x58558dda8f70;
T_1.0 ;
    %load/vec4 v0x58558ddeaf10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.1, 6;
    %wait E_0x58558dda7ef0;
    %jmp T_1.0;
T_1.1 ;
    %load/vec4 v0x58558dd9c8d0_0;
    %store/vec4 v0x58558ddeae40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558ddeafe0_0, 0, 1;
    %wait E_0x58558dda8f70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58558ddeafe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58558ddea9c0_0, 0, 1;
    %load/vec4 v0x58558dd9ba00_0;
    %store/vec4 v0x58558ddea7f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558ddea9c0_0, 0, 1;
    %wait E_0x58558dda8f70;
    %load/vec4 v0x58558ddeaa90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_1.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x58558ddea8c0_0;
    %load/vec4 v0x58558dd9c8d0_0;
    %cmp/ne;
    %flag_or 6, 8;
T_1.4;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 83 "$error", "Read Hit Failed: Stall=%b, Data=%h", v0x58558ddeaa90_0, v0x58558ddea8c0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58558ddeacd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x58558ddeacd0_0, 0, 32;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58558ddea9c0_0, 0, 1;
    %vpi_call 2 87 "$display", "Test %0d: Read Hit Passed", v0x58558ddeb320_0 {0 0 0};
    %end;
S_0x58558dde70b0 .scope task, "test_read_miss" "test_read_miss" 2 91, 2 91 0, S_0x58558ddc5e60;
 .timescale -9 -12;
v0x58558dd9cc90_0 .var "address", 31 0;
v0x58558dd98a60_0 .var "memory_data", 31 0;
TD_tb_riscv32i_cache.test_read_miss ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58558ddeb320_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x58558ddeb320_0, 0, 32;
    %vpi_call 2 96 "$display", "Test %0d: Read Miss Test @ %h", v0x58558ddeb320_0, v0x58558dd9cc90_0 {0 0 0};
    %load/vec4 v0x58558dd9cc90_0;
    %store/vec4 v0x58558ddea7f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558ddea9c0_0, 0, 1;
    %wait E_0x58558dda8f70;
    %load/vec4 v0x58558ddeaa90_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_2.7, 6;
    %flag_mov 8, 6;
    %load/vec4 v0x58558ddeaf10_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
T_2.7;
    %jmp/0xz  T_2.5, 6;
    %vpi_call 2 104 "$error", "Read Miss Failed: Stall=%b, MemRead=%b", v0x58558ddeaa90_0, v0x58558ddeaf10_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58558ddeacd0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x58558ddeacd0_0, 0, 32;
T_2.5 ;
    %load/vec4 v0x58558dd98a60_0;
    %store/vec4 v0x58558ddeae40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558ddeafe0_0, 0, 1;
    %wait E_0x58558dda8f70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58558ddeafe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58558ddea9c0_0, 0, 1;
    %wait E_0x58558dda8f70;
    %vpi_call 2 117 "$display", "Test %0d: Read Miss Passed", v0x58558ddeb320_0 {0 0 0};
    %end;
S_0x58558dde7310 .scope module, "uut" "riscv32i_cache" 2 24, 3 1 0, S_0x58558ddc5e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "cpu_addr";
    .port_info 3 /INPUT 1 "cpu_read";
    .port_info 4 /INPUT 1 "cpu_write";
    .port_info 5 /INPUT 32 "cpu_wdata";
    .port_info 6 /OUTPUT 32 "cpu_rdata";
    .port_info 7 /OUTPUT 1 "cpu_stall";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /OUTPUT 1 "mem_read";
    .port_info 10 /OUTPUT 1 "mem_write";
    .port_info 11 /OUTPUT 32 "mem_wdata";
    .port_info 12 /INPUT 32 "mem_rdata";
    .port_info 13 /INPUT 1 "mem_ready";
P_0x58558dde74f0 .param/l "BLOCK_SIZE" 1 3 24, +C4<00000000000000000000000000100000>;
P_0x58558dde7530 .param/l "CACHE_SIZE" 1 3 23, +C4<00000000000000000000010000000000>;
P_0x58558dde7570 .param/l "FETCH_BLOCK" 0 3 32, C4<01>;
P_0x58558dde75b0 .param/l "IDLE" 0 3 31, C4<00>;
P_0x58558dde75f0 .param/l "INDEX_BITS" 1 3 26, +C4<00000000000000000000000000000111>;
P_0x58558dde7630 .param/l "NUM_LINES" 1 3 25, +C4<00000000000000000000000000100000>;
P_0x58558dde7670 .param/l "OFFSET_BITS" 1 3 27, +C4<00000000000000000000000000000101>;
P_0x58558dde76b0 .param/l "TAG_WIDTH" 1 3 28, +C4<00000000000000000000000000010100>;
P_0x58558dde76f0 .param/l "WRITE_MEM" 0 3 33, C4<10>;
v0x58558dd998c0_0 .net *"_ivl_5", 2 0, L_0x58558ddeb530;  1 drivers
L_0x706725c6b018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x58558dde8290_0 .net *"_ivl_9", 1 0, L_0x706725c6b018;  1 drivers
v0x58558dde8370_0 .net "clk", 0 0, v0x58558ddea730_0;  1 drivers
v0x58558dde8440_0 .net "cpu_addr", 31 0, v0x58558ddea7f0_0;  1 drivers
v0x58558dde8520_0 .var "cpu_rdata", 31 0;
v0x58558dde8650_0 .net "cpu_read", 0 0, v0x58558ddea9c0_0;  1 drivers
v0x58558dde8710_0 .var "cpu_stall", 0 0;
v0x58558dde87d0_0 .net "cpu_wdata", 31 0, v0x58558ddeab30_0;  1 drivers
v0x58558dde88b0_0 .net "cpu_write", 0 0, v0x58558ddeac00_0;  1 drivers
v0x58558dde8970_0 .var "current_state", 1 0;
v0x58558dde8a50 .array "data_table", 31 0, 31 0;
v0x58558dde8f10_0 .net "index", 6 0, L_0x58558ddeb490;  1 drivers
v0x58558dde8ff0_0 .var "mem_addr", 31 0;
v0x58558dde90d0_0 .net "mem_rdata", 31 0, v0x58558ddeae40_0;  1 drivers
v0x58558dde91b0_0 .var "mem_read", 0 0;
v0x58558dde9270_0 .net "mem_ready", 0 0, v0x58558ddeafe0_0;  1 drivers
v0x58558dde9330_0 .var "mem_wdata", 31 0;
v0x58558dde9410_0 .var "mem_write", 0 0;
v0x58558dde94d0_0 .var "next_state", 1 0;
v0x58558dde95b0_0 .net "offset", 4 0, L_0x58558ddeb690;  1 drivers
v0x58558dde9690_0 .net "reset", 0 0, v0x58558ddeb250_0;  1 drivers
v0x58558dde9750_0 .var "saved_addr", 31 0;
v0x58558dde9830_0 .var "saved_wdata", 31 0;
v0x58558dde9910_0 .net "tag", 19 0, L_0x58558ddeb3c0;  1 drivers
v0x58558dde99f0 .array "tag_table", 31 0, 19 0;
v0x58558dde9fc0 .array "valid_table", 31 0, 0 0;
E_0x58558dda88a0/0 .event anyedge, v0x58558dde8970_0, v0x58558dde8650_0, v0x58558dde88b0_0, v0x58558dde8f10_0;
v0x58558dde9fc0_0 .array/port v0x58558dde9fc0, 0;
v0x58558dde9fc0_1 .array/port v0x58558dde9fc0, 1;
v0x58558dde9fc0_2 .array/port v0x58558dde9fc0, 2;
v0x58558dde9fc0_3 .array/port v0x58558dde9fc0, 3;
E_0x58558dda88a0/1 .event anyedge, v0x58558dde9fc0_0, v0x58558dde9fc0_1, v0x58558dde9fc0_2, v0x58558dde9fc0_3;
v0x58558dde9fc0_4 .array/port v0x58558dde9fc0, 4;
v0x58558dde9fc0_5 .array/port v0x58558dde9fc0, 5;
v0x58558dde9fc0_6 .array/port v0x58558dde9fc0, 6;
v0x58558dde9fc0_7 .array/port v0x58558dde9fc0, 7;
E_0x58558dda88a0/2 .event anyedge, v0x58558dde9fc0_4, v0x58558dde9fc0_5, v0x58558dde9fc0_6, v0x58558dde9fc0_7;
v0x58558dde9fc0_8 .array/port v0x58558dde9fc0, 8;
v0x58558dde9fc0_9 .array/port v0x58558dde9fc0, 9;
v0x58558dde9fc0_10 .array/port v0x58558dde9fc0, 10;
v0x58558dde9fc0_11 .array/port v0x58558dde9fc0, 11;
E_0x58558dda88a0/3 .event anyedge, v0x58558dde9fc0_8, v0x58558dde9fc0_9, v0x58558dde9fc0_10, v0x58558dde9fc0_11;
v0x58558dde9fc0_12 .array/port v0x58558dde9fc0, 12;
v0x58558dde9fc0_13 .array/port v0x58558dde9fc0, 13;
v0x58558dde9fc0_14 .array/port v0x58558dde9fc0, 14;
v0x58558dde9fc0_15 .array/port v0x58558dde9fc0, 15;
E_0x58558dda88a0/4 .event anyedge, v0x58558dde9fc0_12, v0x58558dde9fc0_13, v0x58558dde9fc0_14, v0x58558dde9fc0_15;
v0x58558dde9fc0_16 .array/port v0x58558dde9fc0, 16;
v0x58558dde9fc0_17 .array/port v0x58558dde9fc0, 17;
v0x58558dde9fc0_18 .array/port v0x58558dde9fc0, 18;
v0x58558dde9fc0_19 .array/port v0x58558dde9fc0, 19;
E_0x58558dda88a0/5 .event anyedge, v0x58558dde9fc0_16, v0x58558dde9fc0_17, v0x58558dde9fc0_18, v0x58558dde9fc0_19;
v0x58558dde9fc0_20 .array/port v0x58558dde9fc0, 20;
v0x58558dde9fc0_21 .array/port v0x58558dde9fc0, 21;
v0x58558dde9fc0_22 .array/port v0x58558dde9fc0, 22;
v0x58558dde9fc0_23 .array/port v0x58558dde9fc0, 23;
E_0x58558dda88a0/6 .event anyedge, v0x58558dde9fc0_20, v0x58558dde9fc0_21, v0x58558dde9fc0_22, v0x58558dde9fc0_23;
v0x58558dde9fc0_24 .array/port v0x58558dde9fc0, 24;
v0x58558dde9fc0_25 .array/port v0x58558dde9fc0, 25;
v0x58558dde9fc0_26 .array/port v0x58558dde9fc0, 26;
v0x58558dde9fc0_27 .array/port v0x58558dde9fc0, 27;
E_0x58558dda88a0/7 .event anyedge, v0x58558dde9fc0_24, v0x58558dde9fc0_25, v0x58558dde9fc0_26, v0x58558dde9fc0_27;
v0x58558dde9fc0_28 .array/port v0x58558dde9fc0, 28;
v0x58558dde9fc0_29 .array/port v0x58558dde9fc0, 29;
v0x58558dde9fc0_30 .array/port v0x58558dde9fc0, 30;
v0x58558dde9fc0_31 .array/port v0x58558dde9fc0, 31;
E_0x58558dda88a0/8 .event anyedge, v0x58558dde9fc0_28, v0x58558dde9fc0_29, v0x58558dde9fc0_30, v0x58558dde9fc0_31;
v0x58558dde99f0_0 .array/port v0x58558dde99f0, 0;
v0x58558dde99f0_1 .array/port v0x58558dde99f0, 1;
v0x58558dde99f0_2 .array/port v0x58558dde99f0, 2;
v0x58558dde99f0_3 .array/port v0x58558dde99f0, 3;
E_0x58558dda88a0/9 .event anyedge, v0x58558dde99f0_0, v0x58558dde99f0_1, v0x58558dde99f0_2, v0x58558dde99f0_3;
v0x58558dde99f0_4 .array/port v0x58558dde99f0, 4;
v0x58558dde99f0_5 .array/port v0x58558dde99f0, 5;
v0x58558dde99f0_6 .array/port v0x58558dde99f0, 6;
v0x58558dde99f0_7 .array/port v0x58558dde99f0, 7;
E_0x58558dda88a0/10 .event anyedge, v0x58558dde99f0_4, v0x58558dde99f0_5, v0x58558dde99f0_6, v0x58558dde99f0_7;
v0x58558dde99f0_8 .array/port v0x58558dde99f0, 8;
v0x58558dde99f0_9 .array/port v0x58558dde99f0, 9;
v0x58558dde99f0_10 .array/port v0x58558dde99f0, 10;
v0x58558dde99f0_11 .array/port v0x58558dde99f0, 11;
E_0x58558dda88a0/11 .event anyedge, v0x58558dde99f0_8, v0x58558dde99f0_9, v0x58558dde99f0_10, v0x58558dde99f0_11;
v0x58558dde99f0_12 .array/port v0x58558dde99f0, 12;
v0x58558dde99f0_13 .array/port v0x58558dde99f0, 13;
v0x58558dde99f0_14 .array/port v0x58558dde99f0, 14;
v0x58558dde99f0_15 .array/port v0x58558dde99f0, 15;
E_0x58558dda88a0/12 .event anyedge, v0x58558dde99f0_12, v0x58558dde99f0_13, v0x58558dde99f0_14, v0x58558dde99f0_15;
v0x58558dde99f0_16 .array/port v0x58558dde99f0, 16;
v0x58558dde99f0_17 .array/port v0x58558dde99f0, 17;
v0x58558dde99f0_18 .array/port v0x58558dde99f0, 18;
v0x58558dde99f0_19 .array/port v0x58558dde99f0, 19;
E_0x58558dda88a0/13 .event anyedge, v0x58558dde99f0_16, v0x58558dde99f0_17, v0x58558dde99f0_18, v0x58558dde99f0_19;
v0x58558dde99f0_20 .array/port v0x58558dde99f0, 20;
v0x58558dde99f0_21 .array/port v0x58558dde99f0, 21;
v0x58558dde99f0_22 .array/port v0x58558dde99f0, 22;
v0x58558dde99f0_23 .array/port v0x58558dde99f0, 23;
E_0x58558dda88a0/14 .event anyedge, v0x58558dde99f0_20, v0x58558dde99f0_21, v0x58558dde99f0_22, v0x58558dde99f0_23;
v0x58558dde99f0_24 .array/port v0x58558dde99f0, 24;
v0x58558dde99f0_25 .array/port v0x58558dde99f0, 25;
v0x58558dde99f0_26 .array/port v0x58558dde99f0, 26;
v0x58558dde99f0_27 .array/port v0x58558dde99f0, 27;
E_0x58558dda88a0/15 .event anyedge, v0x58558dde99f0_24, v0x58558dde99f0_25, v0x58558dde99f0_26, v0x58558dde99f0_27;
v0x58558dde99f0_28 .array/port v0x58558dde99f0, 28;
v0x58558dde99f0_29 .array/port v0x58558dde99f0, 29;
v0x58558dde99f0_30 .array/port v0x58558dde99f0, 30;
v0x58558dde99f0_31 .array/port v0x58558dde99f0, 31;
E_0x58558dda88a0/16 .event anyedge, v0x58558dde99f0_28, v0x58558dde99f0_29, v0x58558dde99f0_30, v0x58558dde99f0_31;
v0x58558dde8a50_0 .array/port v0x58558dde8a50, 0;
v0x58558dde8a50_1 .array/port v0x58558dde8a50, 1;
v0x58558dde8a50_2 .array/port v0x58558dde8a50, 2;
E_0x58558dda88a0/17 .event anyedge, v0x58558dde9910_0, v0x58558dde8a50_0, v0x58558dde8a50_1, v0x58558dde8a50_2;
v0x58558dde8a50_3 .array/port v0x58558dde8a50, 3;
v0x58558dde8a50_4 .array/port v0x58558dde8a50, 4;
v0x58558dde8a50_5 .array/port v0x58558dde8a50, 5;
v0x58558dde8a50_6 .array/port v0x58558dde8a50, 6;
E_0x58558dda88a0/18 .event anyedge, v0x58558dde8a50_3, v0x58558dde8a50_4, v0x58558dde8a50_5, v0x58558dde8a50_6;
v0x58558dde8a50_7 .array/port v0x58558dde8a50, 7;
v0x58558dde8a50_8 .array/port v0x58558dde8a50, 8;
v0x58558dde8a50_9 .array/port v0x58558dde8a50, 9;
v0x58558dde8a50_10 .array/port v0x58558dde8a50, 10;
E_0x58558dda88a0/19 .event anyedge, v0x58558dde8a50_7, v0x58558dde8a50_8, v0x58558dde8a50_9, v0x58558dde8a50_10;
v0x58558dde8a50_11 .array/port v0x58558dde8a50, 11;
v0x58558dde8a50_12 .array/port v0x58558dde8a50, 12;
v0x58558dde8a50_13 .array/port v0x58558dde8a50, 13;
v0x58558dde8a50_14 .array/port v0x58558dde8a50, 14;
E_0x58558dda88a0/20 .event anyedge, v0x58558dde8a50_11, v0x58558dde8a50_12, v0x58558dde8a50_13, v0x58558dde8a50_14;
v0x58558dde8a50_15 .array/port v0x58558dde8a50, 15;
v0x58558dde8a50_16 .array/port v0x58558dde8a50, 16;
v0x58558dde8a50_17 .array/port v0x58558dde8a50, 17;
v0x58558dde8a50_18 .array/port v0x58558dde8a50, 18;
E_0x58558dda88a0/21 .event anyedge, v0x58558dde8a50_15, v0x58558dde8a50_16, v0x58558dde8a50_17, v0x58558dde8a50_18;
v0x58558dde8a50_19 .array/port v0x58558dde8a50, 19;
v0x58558dde8a50_20 .array/port v0x58558dde8a50, 20;
v0x58558dde8a50_21 .array/port v0x58558dde8a50, 21;
v0x58558dde8a50_22 .array/port v0x58558dde8a50, 22;
E_0x58558dda88a0/22 .event anyedge, v0x58558dde8a50_19, v0x58558dde8a50_20, v0x58558dde8a50_21, v0x58558dde8a50_22;
v0x58558dde8a50_23 .array/port v0x58558dde8a50, 23;
v0x58558dde8a50_24 .array/port v0x58558dde8a50, 24;
v0x58558dde8a50_25 .array/port v0x58558dde8a50, 25;
v0x58558dde8a50_26 .array/port v0x58558dde8a50, 26;
E_0x58558dda88a0/23 .event anyedge, v0x58558dde8a50_23, v0x58558dde8a50_24, v0x58558dde8a50_25, v0x58558dde8a50_26;
v0x58558dde8a50_27 .array/port v0x58558dde8a50, 27;
v0x58558dde8a50_28 .array/port v0x58558dde8a50, 28;
v0x58558dde8a50_29 .array/port v0x58558dde8a50, 29;
v0x58558dde8a50_30 .array/port v0x58558dde8a50, 30;
E_0x58558dda88a0/24 .event anyedge, v0x58558dde8a50_27, v0x58558dde8a50_28, v0x58558dde8a50_29, v0x58558dde8a50_30;
v0x58558dde8a50_31 .array/port v0x58558dde8a50, 31;
E_0x58558dda88a0/25 .event anyedge, v0x58558dde8a50_31, v0x58558dde87d0_0, v0x58558dde8440_0, v0x58558dde9750_0;
E_0x58558dda88a0/26 .event anyedge, v0x58558dde9270_0, v0x58558dde90d0_0, v0x58558dde9830_0;
E_0x58558dda88a0 .event/or E_0x58558dda88a0/0, E_0x58558dda88a0/1, E_0x58558dda88a0/2, E_0x58558dda88a0/3, E_0x58558dda88a0/4, E_0x58558dda88a0/5, E_0x58558dda88a0/6, E_0x58558dda88a0/7, E_0x58558dda88a0/8, E_0x58558dda88a0/9, E_0x58558dda88a0/10, E_0x58558dda88a0/11, E_0x58558dda88a0/12, E_0x58558dda88a0/13, E_0x58558dda88a0/14, E_0x58558dda88a0/15, E_0x58558dda88a0/16, E_0x58558dda88a0/17, E_0x58558dda88a0/18, E_0x58558dda88a0/19, E_0x58558dda88a0/20, E_0x58558dda88a0/21, E_0x58558dda88a0/22, E_0x58558dda88a0/23, E_0x58558dda88a0/24, E_0x58558dda88a0/25, E_0x58558dda88a0/26;
E_0x58558dd8f1d0 .event posedge, v0x58558dde8370_0;
L_0x58558ddeb3c0 .part v0x58558ddea7f0_0, 12, 20;
L_0x58558ddeb490 .part v0x58558ddea7f0_0, 5, 7;
L_0x58558ddeb530 .part v0x58558ddea7f0_0, 2, 3;
L_0x58558ddeb690 .concat [ 3 2 0 0], L_0x58558ddeb530, L_0x706725c6b018;
S_0x58558dde7fd0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 54, 3 54 0, S_0x58558dde7310;
 .timescale 0 0;
v0x58558dd992f0_0 .var/i "i", 31 0;
    .scope S_0x58558dde7310;
T_3 ;
    %wait E_0x58558dd8f1d0;
    %load/vec4 v0x58558dde9690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %fork t_1, S_0x58558dde7fd0;
    %jmp t_0;
    .scope S_0x58558dde7fd0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58558dd992f0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x58558dd992f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x58558dd992f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x58558dde9fc0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x58558dd992f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x58558dd992f0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x58558dde7310;
t_0 %join;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x58558dde8970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x58558dde8710_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x58558dde94d0_0;
    %assign/vec4 v0x58558dde8970_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x58558dde7310;
T_4 ;
    %wait E_0x58558dda88a0;
    %load/vec4 v0x58558dde8970_0;
    %store/vec4 v0x58558dde94d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58558dde91b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58558dde9410_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58558dde8ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58558dde9330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58558dde8520_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58558dde8710_0, 0, 1;
    %load/vec4 v0x58558dde8970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58558dde94d0_0, 0, 2;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x58558dde8650_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.7, 8;
    %load/vec4 v0x58558dde88b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.7;
    %jmp/0xz  T_4.5, 8;
    %ix/getv 4, v0x58558dde8f10_0;
    %load/vec4a v0x58558dde9fc0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %ix/getv 4, v0x58558dde8f10_0;
    %load/vec4a v0x58558dde99f0, 4;
    %load/vec4 v0x58558dde9910_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x58558dde8650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %ix/getv 4, v0x58558dde8f10_0;
    %load/vec4a v0x58558dde8a50, 4;
    %store/vec4 v0x58558dde8520_0, 0, 32;
T_4.11 ;
    %load/vec4 v0x58558dde88b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %load/vec4 v0x58558dde87d0_0;
    %ix/getv 4, v0x58558dde8f10_0;
    %store/vec4a v0x58558dde8a50, 4, 0;
    %load/vec4 v0x58558dde8440_0;
    %store/vec4 v0x58558dde8ff0_0, 0, 32;
    %load/vec4 v0x58558dde87d0_0;
    %store/vec4 v0x58558dde9330_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558dde9410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x58558dde94d0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558dde8710_0, 0, 1;
T_4.13 ;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558dde8710_0, 0, 1;
    %load/vec4 v0x58558dde8440_0;
    %store/vec4 v0x58558dde9750_0, 0, 32;
    %load/vec4 v0x58558dde87d0_0;
    %store/vec4 v0x58558dde9830_0, 0, 32;
    %load/vec4 v0x58558dde8650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v0x58558dde8440_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %store/vec4 v0x58558dde8ff0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558dde91b0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x58558dde94d0_0, 0, 2;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0x58558dde88b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x58558dde8440_0;
    %store/vec4 v0x58558dde8ff0_0, 0, 32;
    %load/vec4 v0x58558dde87d0_0;
    %store/vec4 v0x58558dde9330_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558dde9410_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x58558dde94d0_0, 0, 2;
T_4.17 ;
T_4.16 ;
T_4.9 ;
T_4.5 ;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558dde8710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558dde91b0_0, 0, 1;
    %load/vec4 v0x58558dde9750_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %store/vec4 v0x58558dde8ff0_0, 0, 32;
    %load/vec4 v0x58558dde9270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %load/vec4 v0x58558dde9910_0;
    %ix/getv 4, v0x58558dde8f10_0;
    %store/vec4a v0x58558dde99f0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x58558dde8f10_0;
    %store/vec4a v0x58558dde9fc0, 4, 0;
    %load/vec4 v0x58558dde90d0_0;
    %ix/getv 4, v0x58558dde8f10_0;
    %store/vec4a v0x58558dde8a50, 4, 0;
    %load/vec4 v0x58558dde90d0_0;
    %store/vec4 v0x58558dde8520_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58558dde8710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58558dde94d0_0, 0, 2;
T_4.19 ;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558dde8710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x58558dde9410_0, 0, 1;
    %load/vec4 v0x58558dde9750_0;
    %store/vec4 v0x58558dde8ff0_0, 0, 32;
    %load/vec4 v0x58558dde9830_0;
    %store/vec4 v0x58558dde9330_0, 0, 32;
    %load/vec4 v0x58558dde9270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58558dde8710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x58558dde94d0_0, 0, 2;
T_4.21 ;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x58558ddc5e60;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58558ddeb320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x58558ddeacd0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x58558ddc5e60;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x58558ddea730_0;
    %inv;
    %store/vec4 v0x58558ddea730_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x58558ddc5e60;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58558ddea730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x58558ddeb250_0, 0, 1;
    %pushi/vec4 0, 0, 34;
    %split/vec4 32;
    %store/vec4 v0x58558ddeab30_0, 0, 32;
    %split/vec4 1;
    %store/vec4 v0x58558ddeac00_0, 0, 1;
    %store/vec4 v0x58558ddea9c0_0, 0, 1;
    %pushi/vec4 0, 0, 33;
    %split/vec4 1;
    %store/vec4 v0x58558ddeafe0_0, 0, 1;
    %store/vec4 v0x58558ddeae40_0, 0, 32;
    %delay 10000, 0;
    %fork TD_tb_riscv32i_cache.reset_test, S_0x58558ddc5ff0;
    %join;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x58558dd9ba00_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x58558dd9c8d0_0, 0, 32;
    %fork TD_tb_riscv32i_cache.test_read_hit, S_0x58558ddc6c70;
    %join;
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x58558dd9cc90_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x58558dd98a60_0, 0, 32;
    %fork TD_tb_riscv32i_cache.test_read_miss, S_0x58558dde70b0;
    %join;
    %load/vec4 v0x58558ddeacd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call 2 131 "$display", "All tests passed!" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call 2 132 "$display", "Tests failed: %0d errors", v0x58558ddeacd0_0 {0 0 0};
T_7.1 ;
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_riscv32i_cache.v";
    "riscv32i_cache.v";
