<stg><name>PEG_Bmtx</name>


<trans_list>

<trans id="237" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="10" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="15" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="28" op_0_bw="32">
<![CDATA[
entry:0 %rp = alloca i32 1

]]></Node>
<StgValue><ssdm name="rp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
entry:54 %local_B = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
entry:55 %local_B_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
entry:56 %local_B_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
entry:57 %local_B_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
entry:58 %local_B_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
entry:59 %local_B_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
entry:60 %local_B_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
entry:61 %local_B_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
entry:62 %local_B_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_8"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
entry:63 %local_B_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
entry:64 %local_B_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
entry:65 %local_B_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_11"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
entry:66 %local_B_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_12"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
entry:67 %local_B_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_13"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
entry:68 %local_B_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_14"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="64">
<![CDATA[
entry:69 %local_B_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_15"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="64">
<![CDATA[
entry:70 %local_B_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_16"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="64">
<![CDATA[
entry:71 %local_B_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_17"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="64">
<![CDATA[
entry:72 %local_B_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_18"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="64">
<![CDATA[
entry:73 %local_B_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_19"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="64">
<![CDATA[
entry:74 %local_B_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_20"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64">
<![CDATA[
entry:75 %local_B_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_21"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="64">
<![CDATA[
entry:76 %local_B_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_22"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="64">
<![CDATA[
entry:77 %local_B_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_23"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="64">
<![CDATA[
entry:78 %local_B_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_24"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
entry:79 %local_B_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_25"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="64">
<![CDATA[
entry:80 %local_B_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_26"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="64">
<![CDATA[
entry:81 %local_B_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_27"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
entry:82 %local_B_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_28"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="64">
<![CDATA[
entry:83 %local_B_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_29"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="64">
<![CDATA[
entry:84 %local_B_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_30"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
entry:85 %local_B_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_31"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="64">
<![CDATA[
entry:86 %local_B_32 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_32"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="64">
<![CDATA[
entry:87 %local_B_33 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_33"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="64">
<![CDATA[
entry:88 %local_B_34 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_34"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="64">
<![CDATA[
entry:89 %local_B_35 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_35"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="64">
<![CDATA[
entry:90 %local_B_36 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_36"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="64">
<![CDATA[
entry:91 %local_B_37 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_37"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="64">
<![CDATA[
entry:92 %local_B_38 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_38"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="64">
<![CDATA[
entry:93 %local_B_39 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_39"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="64">
<![CDATA[
entry:94 %local_B_40 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_40"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
entry:95 %local_B_41 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_41"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="64">
<![CDATA[
entry:96 %local_B_42 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_42"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
entry:97 %local_B_43 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_43"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
entry:98 %local_B_44 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_44"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
entry:99 %local_B_45 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_45"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
entry:100 %local_B_46 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_46"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
entry:101 %local_B_47 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_47"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="64">
<![CDATA[
entry:102 %local_B_48 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_48"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
entry:103 %local_B_49 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_49"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="64">
<![CDATA[
entry:104 %local_B_50 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_50"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="64">
<![CDATA[
entry:105 %local_B_51 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_51"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="64">
<![CDATA[
entry:106 %local_B_52 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_52"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="64">
<![CDATA[
entry:107 %local_B_53 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_53"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
entry:108 %local_B_54 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_54"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
entry:109 %local_B_55 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_55"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
entry:110 %local_B_56 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_56"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="64">
<![CDATA[
entry:111 %local_B_57 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_57"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
entry:112 %local_B_58 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_58"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="64">
<![CDATA[
entry:113 %local_B_59 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_59"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="64">
<![CDATA[
entry:114 %local_B_60 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_60"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
entry:115 %local_B_61 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_61"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="64">
<![CDATA[
entry:116 %local_B_62 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_62"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="64">
<![CDATA[
entry:117 %local_B_63 = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_B_63"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:118 %empty = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %PE_inst_in_s, i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:120 %empty_131 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %fifo_inst_in_s, i32 1

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="257" op_2_bw="32">
<![CDATA[
entry:122 %empty_133 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i257P0A, i257 %fifo_A_s, i32 1

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:124 %empty_135 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %fifo_B_in_0, i32 1

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:126 %empty_137 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %fifo_B_in_1, i32 1

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:128 %empty_139 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %fifo_B_in_2, i32 1

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:130 %empty_141 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %fifo_B_in_3, i32 1

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:132 %empty_143 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %PE_inst_out, i32 1

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:133 %empty_144 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %fifo_inst_out, i32 1

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:134 %empty_145 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %fifo_B_out_0, i32 1

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:135 %empty_146 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %fifo_B_out_1, i32 1

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:136 %empty_147 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %fifo_B_out_2, i32 1

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:137 %empty_148 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i513P0A, i513 %fifo_B_out_3, i32 1

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:138 %empty_149 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %PE_inst_to_Cmtx, i32 1

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:139 %empty_150 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i33P0A, i33 %fifo_inst_out_to_Cmtx, i32 1

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="275" op_2_bw="32">
<![CDATA[
entry:140 %empty_151 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i275P0A, i275 %fifo_aBvec_0, i32 1

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="275" op_2_bw="32">
<![CDATA[
entry:141 %empty_152 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i275P0A, i275 %fifo_aBvec_1, i32 1

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="275" op_2_bw="32">
<![CDATA[
entry:142 %empty_153 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i275P0A, i275 %fifo_aBvec_2, i32 1

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="275" op_2_bw="32">
<![CDATA[
entry:143 %empty_154 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i275P0A, i275 %fifo_aBvec_3, i32 1

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
entry:144 %PE_inst_in_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %PE_inst_in_s

]]></Node>
<StgValue><ssdm name="PE_inst_in_s_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="33">
<![CDATA[
entry:145 %NUM_ITE = trunc i33 %PE_inst_in_s_read

]]></Node>
<StgValue><ssdm name="NUM_ITE"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
entry:153 %p_s = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %NUM_ITE

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
entry:154 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %PE_inst_out, i33 %p_s

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
entry:161 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %PE_inst_to_Cmtx, i33 %p_s

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="28" op_1_bw="28">
<![CDATA[
entry:176 %store_ln259 = store i28 0, i28 %rp

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="106" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
entry:146 %PE_inst_in_s_read_1 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %PE_inst_in_s

]]></Node>
<StgValue><ssdm name="PE_inst_in_s_read_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="33">
<![CDATA[
entry:147 %trunc_ln85 = trunc i33 %PE_inst_in_s_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
entry:155 %p_10 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %trunc_ln85

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
entry:156 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %PE_inst_out, i33 %p_10

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
entry:162 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %PE_inst_to_Cmtx, i33 %p_10

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="111" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
entry:148 %PE_inst_in_s_read_2 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %PE_inst_in_s

]]></Node>
<StgValue><ssdm name="PE_inst_in_s_read_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="33">
<![CDATA[
entry:149 %P_N = trunc i33 %PE_inst_in_s_read_2

]]></Node>
<StgValue><ssdm name="P_N"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="33">
<![CDATA[
entry:150 %N = trunc i33 %PE_inst_in_s_read_2

]]></Node>
<StgValue><ssdm name="N"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
entry:157 %p_0 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %P_N

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
entry:158 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %PE_inst_out, i33 %p_0

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
entry:163 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %PE_inst_to_Cmtx, i33 %p_0

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:164 %N16 = partselect i16 @_ssdm_op_PartSelect.i16.i33.i32.i32, i33 %PE_inst_in_s_read_2, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="N16"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="17" op_0_bw="16">
<![CDATA[
entry:168 %zext_ln256 = zext i16 %N

]]></Node>
<StgValue><ssdm name="zext_ln256"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:169 %add_ln257 = add i17 %zext_ln256, i17 7

]]></Node>
<StgValue><ssdm name="add_ln257"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="14" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:170 %lshr_ln = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln257, i32 3, i32 16

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:165 %icmp_ln255 = icmp_eq  i16 %N16, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln255"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:166 %rp_time = select i1 %icmp_ln255, i16 1, i16 %N16

]]></Node>
<StgValue><ssdm name="rp_time"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="30" op_0_bw="16">
<![CDATA[
entry:167 %sext_ln255 = sext i16 %rp_time

]]></Node>
<StgValue><ssdm name="sext_ln255"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="30" op_0_bw="14">
<![CDATA[
entry:171 %zext_ln257 = zext i14 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:172 %rp_time_N = mul i30 %sext_ln255, i30 %zext_ln257

]]></Node>
<StgValue><ssdm name="rp_time_N"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="126" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:172 %rp_time_N = mul i30 %sext_ln255, i30 %zext_ln257

]]></Node>
<StgValue><ssdm name="rp_time_N"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="127" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:172 %rp_time_N = mul i30 %sext_ln255, i30 %zext_ln257

]]></Node>
<StgValue><ssdm name="rp_time_N"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln130 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln130"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %PE_inst_in_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %PE_inst_in_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %PE_inst_in_peek, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %PE_inst_in_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %fifo_inst_in_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %fifo_inst_in_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %fifo_inst_in_peek, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %fifo_inst_in_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="257" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i257 %fifo_A_s, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="257">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i257 %fifo_A_s

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="257" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i257 %fifo_A_peek, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="257">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i257 %fifo_A_peek

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_B_in_0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %fifo_B_in_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_B_in_1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %fifo_B_in_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_B_in_2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %fifo_B_in_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_B_in_3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %fifo_B_in_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_B_in_peek_0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %fifo_B_in_peek_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_B_in_peek_1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %fifo_B_in_peek_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_B_in_peek_2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %fifo_B_in_peek_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_B_in_peek_3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %fifo_B_in_peek_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %PE_inst_out, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %PE_inst_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %fifo_inst_out, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %fifo_inst_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_B_out_0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %fifo_B_out_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_B_out_1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %fifo_B_out_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_B_out_2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %fifo_B_out_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="513" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i513 %fifo_B_out_3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="513">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i513 %fifo_B_out_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %PE_inst_to_Cmtx, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %PE_inst_to_Cmtx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %fifo_inst_out_to_Cmtx, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %fifo_inst_out_to_Cmtx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="275" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i275 %fifo_aBvec_0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="275">
<![CDATA[
entry:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i275 %fifo_aBvec_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="275" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i275 %fifo_aBvec_1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="275">
<![CDATA[
entry:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i275 %fifo_aBvec_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="275" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i275 %fifo_aBvec_2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="275">
<![CDATA[
entry:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i275 %fifo_aBvec_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="275" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i275 %fifo_aBvec_3, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="275">
<![CDATA[
entry:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i275 %fifo_aBvec_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:119 %empty_130 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %PE_inst_in_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
entry:121 %empty_132 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i33P0A, i33 %fifo_inst_in_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="257" op_2_bw="32">
<![CDATA[
entry:123 %empty_134 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i257P0A, i257 %fifo_A_peek, i32 1

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:125 %empty_136 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %fifo_B_in_peek_0, i32 1

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:127 %empty_138 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %fifo_B_in_peek_1, i32 1

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:129 %empty_140 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %fifo_B_in_peek_2, i32 1

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="513" op_2_bw="32">
<![CDATA[
entry:131 %empty_142 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i513P0A, i513 %fifo_B_in_peek_3, i32 1

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
entry:151 %PE_inst_in_s_read_3 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %PE_inst_in_s

]]></Node>
<StgValue><ssdm name="PE_inst_in_s_read_3"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="33">
<![CDATA[
entry:152 %K = trunc i33 %PE_inst_in_s_read_3

]]></Node>
<StgValue><ssdm name="K"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
entry:159 %p_11 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %K

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
entry:160 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %PE_inst_out, i33 %p_11

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
entry:172 %rp_time_N = mul i30 %sext_ln255, i30 %zext_ln257

]]></Node>
<StgValue><ssdm name="rp_time_N"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:173 %add78 = add i32 %K, i32 7

]]></Node>
<StgValue><ssdm name="add78"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:174 %p_cast = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %add78, i32 3, i32 31

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="29">
<![CDATA[
entry:175 %shr79 = sext i29 %p_cast

]]></Node>
<StgValue><ssdm name="shr79"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
entry:177 %br_ln259 = br void %main

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="28" op_0_bw="28" op_1_bw="0">
<![CDATA[
main:0 %rp_1 = load i28 %rp

]]></Node>
<StgValue><ssdm name="rp_1"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="30" op_0_bw="28">
<![CDATA[
main:1 %zext_ln259 = zext i28 %rp_1

]]></Node>
<StgValue><ssdm name="zext_ln259"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
main:2 %icmp_ln259 = icmp_slt  i30 %zext_ln259, i30 %rp_time_N

]]></Node>
<StgValue><ssdm name="icmp_ln259"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
main:3 %rp_2 = add i28 %rp_1, i28 1

]]></Node>
<StgValue><ssdm name="rp_2"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
main:4 %br_ln259 = br i1 %icmp_ln259, void %for.end200.loopexit, void %main.split

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln259" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0">
<![CDATA[
for.end200.loopexit:0 %ret_ln337 = ret

]]></Node>
<StgValue><ssdm name="ret_ln337"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
main.split:0 %speclooptripcount_ln261 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln261"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
main.split:1 %specloopname_ln259 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln259"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0">
<![CDATA[
main.split:2 %fifo_inst_in_s_read = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %fifo_inst_in_s

]]></Node>
<StgValue><ssdm name="fifo_inst_in_s_read"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="33">
<![CDATA[
main.split:3 %start_32 = trunc i33 %fifo_inst_in_s_read

]]></Node>
<StgValue><ssdm name="start_32"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
main.split:4 %tmp_9 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %start_32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
main.split:5 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %fifo_inst_out, i33 %tmp_9

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0">
<![CDATA[
main.split:6 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %fifo_inst_out_to_Cmtx, i33 %tmp_9

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
main.split:7 %br_ln276 = br void %read_B

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
read_B:0 %i = phi i31 0, void %main.split, i31 %i_1, void %read_B.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
read_B:1 %start_32_3 = phi i32 %start_32, void %main.split, i32 %end_32, void %read_B.split

]]></Node>
<StgValue><ssdm name="start_32_3"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="31">
<![CDATA[
read_B:2 %zext_ln276 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln276"/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_B:3 %icmp_ln276 = icmp_slt  i32 %zext_ln276, i32 %NUM_ITE

]]></Node>
<StgValue><ssdm name="icmp_ln276"/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
read_B:4 %i_1 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
read_B:5 %br_ln276 = br i1 %icmp_ln276, void %for.inc198.loopexit, void %read_B.split

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="23" op_0_bw="31">
<![CDATA[
read_B.split:2 %empty_155 = trunc i31 %i

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="9">
<![CDATA[
read_B.split:3 %mul = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i9, i23 %empty_155, i9 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="219" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
read_B.split:4 %sub = sub i32 %shr79, i32 %mul

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
read_B.split:5 %empty_156 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="28" op_1_bw="28" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc198.loopexit:0 %store_ln259 = store i28 %rp_2, i28 %rp

]]></Node>
<StgValue><ssdm name="store_ln259"/></StgValue>
</operation>

<operation id="222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
for.inc198.loopexit:1 %br_ln259 = br void %main

]]></Node>
<StgValue><ssdm name="br_ln259"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="223" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="513" op_67_bw="513" op_68_bw="513" op_69_bw="513" op_70_bw="513" op_71_bw="513" op_72_bw="513" op_73_bw="513" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0">
<![CDATA[
read_B.split:6 %call_ln85 = call void @PEG_Bmtx_Pipeline_read_B, i32 %local_B_63, i32 %local_B_62, i32 %local_B_61, i32 %local_B_60, i32 %local_B_59, i32 %local_B_58, i32 %local_B_57, i32 %local_B_56, i32 %local_B_55, i32 %local_B_54, i32 %local_B_53, i32 %local_B_52, i32 %local_B_51, i32 %local_B_50, i32 %local_B_49, i32 %local_B_48, i32 %local_B_47, i32 %local_B_46, i32 %local_B_45, i32 %local_B_44, i32 %local_B_43, i32 %local_B_42, i32 %local_B_41, i32 %local_B_40, i32 %local_B_39, i32 %local_B_38, i32 %local_B_37, i32 %local_B_36, i32 %local_B_35, i32 %local_B_34, i32 %local_B_33, i32 %local_B_32, i32 %local_B_31, i32 %local_B_30, i32 %local_B_29, i32 %local_B_28, i32 %local_B_27, i32 %local_B_26, i32 %local_B_25, i32 %local_B_24, i32 %local_B_23, i32 %local_B_22, i32 %local_B_21, i32 %local_B_20, i32 %local_B_19, i32 %local_B_18, i32 %local_B_17, i32 %local_B_16, i32 %local_B_15, i32 %local_B_14, i32 %local_B_13, i32 %local_B_12, i32 %local_B_11, i32 %local_B_10, i32 %local_B_9, i32 %local_B_8, i32 %local_B_7, i32 %local_B_6, i32 %local_B_5, i32 %local_B_4, i32 %local_B_3, i32 %local_B_2, i32 %local_B_1, i32 %local_B, i32 %sub, i513 %fifo_B_in_0, i513 %fifo_B_out_0, i513 %fifo_B_in_1, i513 %fifo_B_out_1, i513 %fifo_B_in_2, i513 %fifo_B_out_2, i513 %fifo_B_in_3, i513 %fifo_B_out_3

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="224" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="513" op_67_bw="513" op_68_bw="513" op_69_bw="513" op_70_bw="513" op_71_bw="513" op_72_bw="513" op_73_bw="513" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0">
<![CDATA[
read_B.split:6 %call_ln85 = call void @PEG_Bmtx_Pipeline_read_B, i32 %local_B_63, i32 %local_B_62, i32 %local_B_61, i32 %local_B_60, i32 %local_B_59, i32 %local_B_58, i32 %local_B_57, i32 %local_B_56, i32 %local_B_55, i32 %local_B_54, i32 %local_B_53, i32 %local_B_52, i32 %local_B_51, i32 %local_B_50, i32 %local_B_49, i32 %local_B_48, i32 %local_B_47, i32 %local_B_46, i32 %local_B_45, i32 %local_B_44, i32 %local_B_43, i32 %local_B_42, i32 %local_B_41, i32 %local_B_40, i32 %local_B_39, i32 %local_B_38, i32 %local_B_37, i32 %local_B_36, i32 %local_B_35, i32 %local_B_34, i32 %local_B_33, i32 %local_B_32, i32 %local_B_31, i32 %local_B_30, i32 %local_B_29, i32 %local_B_28, i32 %local_B_27, i32 %local_B_26, i32 %local_B_25, i32 %local_B_24, i32 %local_B_23, i32 %local_B_22, i32 %local_B_21, i32 %local_B_20, i32 %local_B_19, i32 %local_B_18, i32 %local_B_17, i32 %local_B_16, i32 %local_B_15, i32 %local_B_14, i32 %local_B_13, i32 %local_B_12, i32 %local_B_11, i32 %local_B_10, i32 %local_B_9, i32 %local_B_8, i32 %local_B_7, i32 %local_B_6, i32 %local_B_5, i32 %local_B_4, i32 %local_B_3, i32 %local_B_2, i32 %local_B_1, i32 %local_B, i32 %sub, i513 %fifo_B_in_0, i513 %fifo_B_out_0, i513 %fifo_B_in_1, i513 %fifo_B_out_1, i513 %fifo_B_in_2, i513 %fifo_B_out_2, i513 %fifo_B_in_3, i513 %fifo_B_out_3

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
read_B.split:7 %empty_157 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="33" op_0_bw="33" op_1_bw="33" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
read_B.split:8 %fifo_inst_in_s_read_1 = read i33 @_ssdm_op_Read.ap_fifo.volatile.i33P0A, i33 %fifo_inst_in_s

]]></Node>
<StgValue><ssdm name="fifo_inst_in_s_read_1"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="33">
<![CDATA[
read_B.split:9 %end_32 = trunc i33 %fifo_inst_in_s_read_1

]]></Node>
<StgValue><ssdm name="end_32"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="33" op_0_bw="33" op_1_bw="1" op_2_bw="32">
<![CDATA[
read_B.split:10 %tmp_11 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i32, i1 0, i32 %end_32

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
read_B.split:11 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %fifo_inst_out, i33 %tmp_11

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="33" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
read_B.split:12 %write_ln151 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %fifo_inst_out_to_Cmtx, i33 %tmp_11

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
read_B.split:13 %empty_158 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="257" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="275" op_37_bw="275" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="275" op_71_bw="275" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0">
<![CDATA[
read_B.split:14 %call_ln85 = call void @PEG_Bmtx_Pipeline_computation, i32 %start_32_3, i32 %end_32, i257 %fifo_A_s, i32 %local_B, i32 %local_B_1, i32 %local_B_2, i32 %local_B_3, i32 %local_B_4, i32 %local_B_5, i32 %local_B_6, i32 %local_B_7, i32 %local_B_8, i32 %local_B_9, i32 %local_B_10, i32 %local_B_11, i32 %local_B_12, i32 %local_B_13, i32 %local_B_14, i32 %local_B_15, i32 %local_B_16, i32 %local_B_17, i32 %local_B_18, i32 %local_B_19, i32 %local_B_20, i32 %local_B_21, i32 %local_B_22, i32 %local_B_23, i32 %local_B_24, i32 %local_B_25, i32 %local_B_26, i32 %local_B_27, i32 %local_B_28, i32 %local_B_29, i32 %local_B_30, i32 %local_B_31, i275 %fifo_aBvec_0, i275 %fifo_aBvec_1, i32 %local_B_32, i32 %local_B_33, i32 %local_B_34, i32 %local_B_35, i32 %local_B_36, i32 %local_B_37, i32 %local_B_38, i32 %local_B_39, i32 %local_B_40, i32 %local_B_41, i32 %local_B_42, i32 %local_B_43, i32 %local_B_44, i32 %local_B_45, i32 %local_B_46, i32 %local_B_47, i32 %local_B_48, i32 %local_B_49, i32 %local_B_50, i32 %local_B_51, i32 %local_B_52, i32 %local_B_53, i32 %local_B_54, i32 %local_B_55, i32 %local_B_56, i32 %local_B_57, i32 %local_B_58, i32 %local_B_59, i32 %local_B_60, i32 %local_B_61, i32 %local_B_62, i32 %local_B_63, i275 %fifo_aBvec_2, i275 %fifo_aBvec_3

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
read_B.split:0 %speclooptripcount_ln277 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 49, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln277"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
read_B.split:1 %specloopname_ln272 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln272"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="257" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="275" op_37_bw="275" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="275" op_71_bw="275" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0">
<![CDATA[
read_B.split:14 %call_ln85 = call void @PEG_Bmtx_Pipeline_computation, i32 %start_32_3, i32 %end_32, i257 %fifo_A_s, i32 %local_B, i32 %local_B_1, i32 %local_B_2, i32 %local_B_3, i32 %local_B_4, i32 %local_B_5, i32 %local_B_6, i32 %local_B_7, i32 %local_B_8, i32 %local_B_9, i32 %local_B_10, i32 %local_B_11, i32 %local_B_12, i32 %local_B_13, i32 %local_B_14, i32 %local_B_15, i32 %local_B_16, i32 %local_B_17, i32 %local_B_18, i32 %local_B_19, i32 %local_B_20, i32 %local_B_21, i32 %local_B_22, i32 %local_B_23, i32 %local_B_24, i32 %local_B_25, i32 %local_B_26, i32 %local_B_27, i32 %local_B_28, i32 %local_B_29, i32 %local_B_30, i32 %local_B_31, i275 %fifo_aBvec_0, i275 %fifo_aBvec_1, i32 %local_B_32, i32 %local_B_33, i32 %local_B_34, i32 %local_B_35, i32 %local_B_36, i32 %local_B_37, i32 %local_B_38, i32 %local_B_39, i32 %local_B_40, i32 %local_B_41, i32 %local_B_42, i32 %local_B_43, i32 %local_B_44, i32 %local_B_45, i32 %local_B_46, i32 %local_B_47, i32 %local_B_48, i32 %local_B_49, i32 %local_B_50, i32 %local_B_51, i32 %local_B_52, i32 %local_B_53, i32 %local_B_54, i32 %local_B_55, i32 %local_B_56, i32 %local_B_57, i32 %local_B_58, i32 %local_B_59, i32 %local_B_60, i32 %local_B_61, i32 %local_B_62, i32 %local_B_63, i275 %fifo_aBvec_2, i275 %fifo_aBvec_3

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
read_B.split:15 %br_ln276 = br void %read_B

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
