<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICV_PMR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICV_PMR, Interrupt Controller Virtual Interrupt Priority Mask Register</h1><p>The ICV_PMR characteristics are:</p><h2>Purpose</h2>
          <p>Provides a virtual interrupt priority filter. Only virtual interrupts with a higher priority than the value in this register are signaled to the PE.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The GIC virtual interface control registers functional group.</li></ul><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>RW</td><td>-</td><td>-</td><td>-</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th></tr><tr><td>-</td><td>-</td><td>RW</td><td>-</td><td>-</td></tr></table>
          <p>ICV_PMR is only accessible at Non-secure EL1 when <span class="xref">HCR</span>.{FMO, IMO} != {0, 0}.</p>
        
          <div class="note"><span class="note-header">Note</span>
            <p>When <span class="xref">HCR</span>.{FMO, IMO} == {0, 0}, at Non-secure EL1, the instruction encoding used to access ICV_PMR results in an access to <a href="AArch32-icc_pmr.html">ICC_PMR</a>.</p>
          </div>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-icc_sre.html">ICC_SRE</a>.SRE==0, Non-secure accesses to this register from EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        
          <p>If <a href="AArch64-icc_sre_el1.html">ICC_SRE_EL1</a>.SRE==0, Non-secure accesses to this register from EL1 are trapped to EL1.</p>
        
          <p>If <a href="AArch32-ich_hcr.html">ICH_HCR</a>.TC==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        
          <p>If <a href="AArch64-ich_hcr_el2.html">ICH_HCR_EL2</a>.TC==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch32 System register ICV_PMR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-icv_pmr_el1.html">ICV_PMR_EL1</a>.
          </p>
          <p>To allow software to ensure appropriate observability of actions initiated by GIC register accesses, the PE and CPU interface logic must ensure that writes to this register are self-synchronising.  This ensures that no interrupts below the written PMR value will be taken after a write to this register is architecturally executed. See <span class="xref">Observability of the effects of accesses to the GIC registers</span>, for more information.</p>
        <h2>Attributes</h2>
          <p>ICV_PMR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICV_PMR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="8"><a href="#Priority">Priority</a></td></tr></tbody></table><h4 id="0">
                Bits [31:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Priority">Priority, bits [7:0]
                  </h4>
              <p>The priority mask level for the virtual CPU interface. If the priority of a virtual interrupt is higher than the value indicated by this field, the interface signals the virtual interrupt to the PE.</p>
            
              <p>The possible priority field values are as follows:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>Implemented priority bits</th>
                      <th>Possible priority field values</th>
                      <th>Number of priority levels</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>[7:0]</td>
                      <td><span class="hexnumber">0x00</span>-<span class="hexnumber">0xFF</span> (0-255), all values</td>
                      <td>256</td>
                    </tr>
                    <tr>
                      <td>[7:1]</td>
                      <td><span class="hexnumber">0x00</span>-<span class="hexnumber">0xFE</span> (0-254), even values only</td>
                      <td>128</td>
                    </tr>
                    <tr>
                      <td>[7:2]</td>
                      <td><span class="hexnumber">0x00</span>-<span class="hexnumber">0xFC</span> (0-252), in steps of 4</td>
                      <td>64</td>
                    </tr>
                    <tr>
                      <td>[7:3]</td>
                      <td><span class="hexnumber">0x00</span>-<span class="hexnumber">0xF8</span> (0-248), in steps of 8</td>
                      <td>32</td>
                    </tr>
                    <tr>
                      <td>[7:4]</td>
                      <td><span class="hexnumber">0x00</span>-<span class="hexnumber">0xF0</span> (0-240), in steps of 16</td>
                      <td>16</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>Unimplemented priority bits are RAZ/WI.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h2>Accessing the ICV_PMR</h2><p>To access the ICV_PMR when HCR.{FMO, IMO} != {0, 0}, and executing at Non-secure EL1:</p><p class="asm-code">MRC p15,0,&lt;Rt&gt;,c4,c6,0 ; Read ICV_PMR into Rt</p><p class="asm-code">MCR p15,0,&lt;Rt&gt;,c4,c6,0 ; Write Rt to ICV_PMR</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>000</td><td>0100</td><td>0110</td><td>000</td></tr></table>
          <p>When <span class="xref">HCR</span>.{FMO, IMO} == {0, 0}, execution of this encoding at Non-secure EL1 results in an access to <a href="AArch32-icc_pmr.html">ICC_PMR</a>.</p>
        <br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
