<profile>

<section name = "Vitis HLS Report for 'preProcess_9_9_720_720_1_8_8_8_4_8_8_Pipeline_VITIS_LOOP_115_1'" level="0">
<item name = "Date">Wed Jun 29 08:15:35 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">pp_pipeline_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.433 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">15, 15, 49.995 ns, 49.995 ns, 15, 15, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_115_1">13, 13, 9, 1, 1, 6, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 987, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 68, -</column>
<column name="Register">-, -, 1015, 224, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fpext_32ns_64_2_no_dsp_1_U249">fpext_32ns_64_2_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln115_fu_238_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln423_1_fu_627_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln423_fu_611_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln616_fu_401_p2">+, 0, 0, 19, 12, 4</column>
<column name="add_ln626_1_fu_585_p2">+, 0, 0, 18, 11, 4</column>
<column name="add_ln626_fu_569_p2">+, 0, 0, 13, 6, 2</column>
<column name="F2_fu_336_p2">-, 0, 0, 19, 11, 12</column>
<column name="man_V_1_fu_366_p2">-, 0, 0, 61, 1, 54</column>
<column name="sub_ln616_1_fu_406_p2">-, 0, 0, 19, 3, 12</column>
<column name="sub_ln616_fu_384_p2">-, 0, 0, 19, 1, 12</column>
<column name="and_ln122_1_fu_844_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln122_fu_830_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln124_1_fu_776_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln124_fu_756_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln616_1_fu_726_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln616_fu_695_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln617_1_fu_650_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln617_fu_638_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op34_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ashr_ln621_1_fu_538_p2">ashr, 0, 0, 159, 54, 54</column>
<column name="ashr_ln621_fu_503_p2">ashr, 0, 0, 159, 54, 54</column>
<column name="icmp_ln115_fu_232_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln121_fu_680_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="icmp_ln124_1_fu_770_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln124_fu_744_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln606_fu_328_p2">icmp, 0, 0, 28, 63, 1</column>
<column name="icmp_ln616_1_fu_396_p2">icmp, 0, 0, 12, 12, 3</column>
<column name="icmp_ln616_fu_379_p2">icmp, 0, 0, 12, 12, 1</column>
<column name="icmp_ln617_1_fu_419_p2">icmp, 0, 0, 12, 12, 3</column>
<column name="icmp_ln617_fu_346_p2">icmp, 0, 0, 11, 11, 11</column>
<column name="icmp_ln620_1_fu_462_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln620_fu_428_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln626_1_fu_468_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln626_fu_441_p2">icmp, 0, 0, 12, 12, 6</column>
<column name="icmp_ln638_1_fu_484_p2">icmp, 0, 0, 11, 9, 1</column>
<column name="icmp_ln638_fu_456_p2">icmp, 0, 0, 11, 9, 1</column>
<column name="or_ln122_1_fu_816_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln122_fu_810_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln124_1_fu_796_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln124_fu_790_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln617_1_fu_716_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln617_fu_685_p2">or, 0, 0, 2, 1, 1</column>
<column name="alpha_reg_V_4_fu_822_p3">select, 0, 0, 8, 1, 8</column>
<column name="alpha_reg_V_5_fu_836_p3">select, 0, 0, 8, 1, 8</column>
<column name="alpha_reg_V_6_fu_850_p3">select, 0, 0, 8, 1, 8</column>
<column name="alpha_reg_V_fu_706_p3">select, 0, 0, 8, 1, 1</column>
<column name="beta_reg_V_3_fu_737_p3">select, 0, 0, 8, 1, 1</column>
<column name="beta_reg_V_4_fu_762_p3">select, 0, 0, 8, 1, 8</column>
<column name="beta_reg_V_5_fu_782_p3">select, 0, 0, 8, 1, 8</column>
<column name="beta_reg_V_6_fu_802_p3">select, 0, 0, 8, 1, 8</column>
<column name="man_V_3_fu_372_p3">select, 0, 0, 52, 1, 54</column>
<column name="qb_1_fu_617_p3">select, 0, 0, 2, 1, 1</column>
<column name="qb_fu_601_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln616_1_fu_731_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln616_fu_700_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln617_1_fu_655_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln617_fu_643_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln620_1_fu_547_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln620_fu_512_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln623_fu_434_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln638_1_fu_562_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln638_fu_527_p3">select, 0, 0, 8, 1, 8</column>
<column name="sh_amt_1_fu_411_p3">select, 0, 0, 11, 1, 12</column>
<column name="sh_amt_fu_389_p3">select, 0, 0, 11, 1, 12</column>
<column name="shl_ln639_1_fu_557_p2">shl, 0, 0, 16, 8, 8</column>
<column name="shl_ln639_fu_522_p2">shl, 0, 0, 16, 8, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln121_fu_750_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln606_fu_633_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln617_1_fu_720_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln617_fu_689_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_empty_phi_fu_206_p4">14, 3, 64, 192</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 3, 6</column>
<column name="gmem4_blk_n_R">9, 2, 1, 2</column>
<column name="i_fu_122">9, 2, 3, 6</column>
<column name="shiftreg_fu_118">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="F2_reg_1039">12, 0, 12, 0</column>
<column name="add_ln423_1_reg_1151">8, 0, 8, 0</column>
<column name="add_ln423_reg_1146">8, 0, 8, 0</column>
<column name="alpha_reg_V_1_fu_126">8, 0, 8, 0</column>
<column name="alpha_reg_V_2_fu_130">8, 0, 8, 0</column>
<column name="alpha_reg_V_3_fu_134">8, 0, 8, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="beta_reg_V_1_fu_142">8, 0, 8, 0</column>
<column name="beta_reg_V_2_fu_146">8, 0, 8, 0</column>
<column name="beta_reg_V_fu_138">8, 0, 8, 0</column>
<column name="exp_tmp_reg_1019">11, 0, 11, 0</column>
<column name="gmem4_addr_read_reg_987">64, 0, 64, 0</column>
<column name="i_3_reg_973">3, 0, 3, 0</column>
<column name="i_fu_122">3, 0, 3, 0</column>
<column name="icmp_ln115_reg_979">1, 0, 1, 0</column>
<column name="icmp_ln606_reg_1030">1, 0, 1, 0</column>
<column name="icmp_ln616_1_reg_1086">1, 0, 1, 0</column>
<column name="icmp_ln616_1_reg_1086_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="icmp_ln616_reg_1075">1, 0, 1, 0</column>
<column name="icmp_ln616_reg_1075_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="icmp_ln617_1_reg_1096">1, 0, 1, 0</column>
<column name="icmp_ln617_1_reg_1096_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="icmp_ln617_reg_1056">1, 0, 1, 0</column>
<column name="icmp_ln620_1_reg_1131">1, 0, 1, 0</column>
<column name="icmp_ln620_reg_1110">1, 0, 1, 0</column>
<column name="icmp_ln626_1_reg_1136">1, 0, 1, 0</column>
<column name="icmp_ln626_reg_1121">1, 0, 1, 0</column>
<column name="icmp_ln638_1_reg_1141">1, 0, 1, 0</column>
<column name="icmp_ln638_reg_1126">1, 0, 1, 0</column>
<column name="isneg_reg_1012">1, 0, 1, 0</column>
<column name="man_V_3_reg_1067">54, 0, 54, 0</column>
<column name="select_ln617_1_reg_1161">8, 0, 8, 0</column>
<column name="select_ln617_reg_1156">8, 0, 8, 0</column>
<column name="select_ln623_reg_1115">8, 0, 8, 0</column>
<column name="sh_amt_1_reg_1091">12, 0, 12, 0</column>
<column name="sh_amt_reg_1080">12, 0, 12, 0</column>
<column name="shiftreg_fu_118">32, 0, 32, 0</column>
<column name="tmp_reg_997">1, 0, 1, 0</column>
<column name="trunc_ln115_reg_983">1, 0, 1, 0</column>
<column name="trunc_ln120_reg_992">32, 0, 32, 0</column>
<column name="trunc_ln592_reg_1007">63, 0, 63, 0</column>
<column name="trunc_ln600_reg_1025">52, 0, 52, 0</column>
<column name="trunc_ln600_reg_1025_pp0_iter5_reg">52, 0, 52, 0</column>
<column name="trunc_ln610_1_reg_1062">11, 0, 11, 0</column>
<column name="trunc_ln610_1_reg_1062_pp0_iter6_reg">11, 0, 11, 0</column>
<column name="trunc_ln610_reg_1051">6, 0, 6, 0</column>
<column name="trunc_ln610_reg_1051_pp0_iter6_reg">6, 0, 6, 0</column>
<column name="trunc_ln618_reg_1102">8, 0, 8, 0</column>
<column name="i_3_reg_973">64, 32, 3, 0</column>
<column name="icmp_ln115_reg_979">64, 32, 1, 0</column>
<column name="icmp_ln606_reg_1030">64, 32, 1, 0</column>
<column name="icmp_ln617_reg_1056">64, 32, 1, 0</column>
<column name="isneg_reg_1012">64, 32, 1, 0</column>
<column name="tmp_reg_997">64, 32, 1, 0</column>
<column name="trunc_ln115_reg_983">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, preProcess&lt;9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8&gt;_Pipeline_VITIS_LOOP_115_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, preProcess&lt;9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8&gt;_Pipeline_VITIS_LOOP_115_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, preProcess&lt;9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8&gt;_Pipeline_VITIS_LOOP_115_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, preProcess&lt;9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8&gt;_Pipeline_VITIS_LOOP_115_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, preProcess&lt;9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8&gt;_Pipeline_VITIS_LOOP_115_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, preProcess&lt;9, 9, 720, 720, 1, 8, 8, 8, 4, 8, 8&gt;_Pipeline_VITIS_LOOP_115_1, return value</column>
<column name="m_axi_gmem4_AWVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLEN">out, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WDATA">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WSTRB">out, 8, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WLAST">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLEN">out, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RDATA">in, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RLAST">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RFIFONUM">in, 9, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="sext_ln115">in, 61, ap_none, sext_ln115, scalar</column>
<column name="beta_reg_V_2_out">out, 8, ap_vld, beta_reg_V_2_out, pointer</column>
<column name="beta_reg_V_2_out_ap_vld">out, 1, ap_vld, beta_reg_V_2_out, pointer</column>
<column name="beta_reg_V_1_out">out, 8, ap_vld, beta_reg_V_1_out, pointer</column>
<column name="beta_reg_V_1_out_ap_vld">out, 1, ap_vld, beta_reg_V_1_out, pointer</column>
<column name="beta_reg_V_out">out, 8, ap_vld, beta_reg_V_out, pointer</column>
<column name="beta_reg_V_out_ap_vld">out, 1, ap_vld, beta_reg_V_out, pointer</column>
<column name="alpha_reg_V_9_out">out, 8, ap_vld, alpha_reg_V_9_out, pointer</column>
<column name="alpha_reg_V_9_out_ap_vld">out, 1, ap_vld, alpha_reg_V_9_out, pointer</column>
<column name="alpha_reg_V_8_out">out, 8, ap_vld, alpha_reg_V_8_out, pointer</column>
<column name="alpha_reg_V_8_out_ap_vld">out, 1, ap_vld, alpha_reg_V_8_out, pointer</column>
<column name="alpha_reg_V_7_out">out, 8, ap_vld, alpha_reg_V_7_out, pointer</column>
<column name="alpha_reg_V_7_out_ap_vld">out, 1, ap_vld, alpha_reg_V_7_out, pointer</column>
</table>
</item>
</section>
</profile>
