verilog work "Verilog/CLA4bit.v"
verilog work "Verilog/CarryLookAhead.v"
verilog work "Verilog/CLA16bit.v"
verilog work "Verilog/Adder32Bit.v"
verilog work "diff_encoder.v"
verilog work "Verilog/Shifter.v"
verilog work "Verilog/Mux32bit2to1.v"
verilog work "Diff.v"
verilog work "Verilog/SignExtend.v"
verilog work "Verilog/RegisterFile.v"
verilog work "Verilog/ProgramCounter.v"
verilog work "Verilog/PCIncrement.v"
verilog work "Verilog/Mux5bit3to1.v"
verilog work "Verilog/Mux32bit3to1.v"
verilog work "Verilog/JumpControl.v"
verilog work "Verilog/InstructionDecoder.v"
verilog work "Verilog/DFlipFlop.v"
verilog work "Verilog/BranchUnit.v"
verilog work "Verilog/ALU.v"
verilog work "ipcore_dir/BlockROM.v"
verilog work "ipcore_dir/BlockRAM.v"
verilog work "Verilog/Datapath.v"
verilog work "Verilog/ControlUnit.v"
verilog work "Verilog/KGPminiRISC.v"
verilog work "clk_divider.v"
verilog work "miniRISC_wrapper.v"
verilog work "miniRISC_wrapper_test.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
