import "primitives/core.futil";

component main() -> () {
  cells {
    mem = std_mem_d1(32, 1, 1);
    reg0 = std_reg(32);
  }

  wires {
    group write<"static"=1> {
      mem.write_en = 1'd1;
      mem.addr0 = 1'd0;
      mem.write_data = 32'd9;
      write[done] = mem.done;
    }

    group read<"static"=1> {
      mem.addr0 = 1'd0;
      reg0.write_en = 1'd1;
      reg0.in = mem.read_data;
      read[done] = reg0.done;
    }
  }

//because there are two groups, 
//no stateful component will have [done] high
//at the end of execution.
//the only port that will be asserted is 
//[out]/[read_data]
  control {
    seq {
      write;
      read;
    }
  }
}
