OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of uart_rx ...
[INFO RCX-0435] Reading extraction model file /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/gf180/openROAD/rcx/gf180mcu_1p5m_1tm_9k_sp_smim_OPTB_bst.rules ...
[INFO RCX-0436] RC segment generation uart_rx (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1074 rc segments
[INFO RCX-0439] Coupling Cap extraction uart_rx ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 2914 wires to be extracted
[INFO RCX-0442] 46% completion -- 1364 wires have been extracted
[INFO RCX-0442] 100% completion -- 2914 wires have been extracted
[INFO RCX-0045] Extract 350 nets, 1422 rsegs, 1422 caps, 2478 ccs
[INFO RCX-0015] Finished extracting uart_rx.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 350 nets finished
[INFO RCX-0017] Finished writing SPEF ...
IR drop analysis for power nets is skipped because PWR_NETS_VOLTAGES is undefined
IR drop analysis for ground nets is skipped because GND_NETS_VOLTAGES is undefined

==========================================================================
finish check_setup
--------------------------------------------------------------------------

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2.17

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_532_/CLK ^
   0.30
_504_/CLK ^
   0.33      0.00      -0.02


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _514_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    11    0.09    0.10    0.16    0.31 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_0_clk (net)
                  0.10    0.00    0.31 ^ _514_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.02    0.08    0.40    0.71 v _514_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         net20 (net)
                  0.08    0.00    0.71 v _366_/B (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.15    0.11    0.83 ^ _366_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _099_ (net)
                  0.15    0.00    0.83 ^ _369_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.06    0.06    0.88 v _369_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _017_ (net)
                  0.06    0.00    0.88 v _514_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.88   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    0.15 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    11    0.09    0.10    0.16    0.31 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_1_0_clk (net)
                  0.10    0.00    0.31 ^ _514_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.31   clock reconvergence pessimism
                          0.09    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -0.88   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.01    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.02    0.20    0.73    1.93 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.20    0.00    1.93 v _260_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.18    0.15    2.08 ^ _260_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _200_ (net)
                  0.18    0.00    2.08 ^ _482_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.22    0.29    2.37 ^ _482_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _202_ (net)
                  0.22    0.00    2.37 ^ _271_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.13    0.26    2.63 ^ _271_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _224_ (net)
                  0.13    0.00    2.63 ^ _278_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.05    0.21    0.32    2.95 ^ _278_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _240_ (net)
                  0.21    0.00    2.95 ^ _288_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.16    3.11 ^ _288_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _256_ (net)
                  0.07    0.00    3.11 ^ _496_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.22    3.33 ^ _496_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _257_ (net)
                  0.13    0.00    3.33 ^ _449_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.03    0.11    0.29    3.62 v _449_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _161_ (net)
                  0.11    0.00    3.62 v _450_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.38    0.28    3.90 ^ _450_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _162_ (net)
                  0.38    0.00    3.90 ^ _451_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.19    0.13    4.03 v _451_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _038_ (net)
                  0.19    0.00    4.03 v _535_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.03   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     1    0.03    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.15    6.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    6.15 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.07    0.09    0.15    6.30 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_0_clk (net)
                  0.09    0.00    6.30 ^ _535_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    6.30   clock reconvergence pessimism
                         -0.11    6.19   library setup time
                                  6.19   data required time
-----------------------------------------------------------------------------
                                  6.19   data required time
                                 -4.03   data arrival time
-----------------------------------------------------------------------------
                                  2.17   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[0] (input port clocked by clk)
Endpoint: _535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.20    1.20 v input external delay
     1    0.01    0.00    0.00    1.20 v prescale[0] (in)
                                         prescale[0] (net)
                  0.00    0.00    1.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.02    0.20    0.73    1.93 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net2 (net)
                  0.20    0.00    1.93 v _260_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.04    0.18    0.15    2.08 ^ _260_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _200_ (net)
                  0.18    0.00    2.08 ^ _482_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.22    0.29    2.37 ^ _482_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _202_ (net)
                  0.22    0.00    2.37 ^ _271_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.13    0.26    2.63 ^ _271_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _224_ (net)
                  0.13    0.00    2.63 ^ _278_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     4    0.05    0.21    0.32    2.95 ^ _278_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _240_ (net)
                  0.21    0.00    2.95 ^ _288_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.07    0.16    3.11 ^ _288_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _256_ (net)
                  0.07    0.00    3.11 ^ _496_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.13    0.22    3.33 ^ _496_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _257_ (net)
                  0.13    0.00    3.33 ^ _449_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.03    0.11    0.29    3.62 v _449_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _161_ (net)
                  0.11    0.00    3.62 v _450_/B2 (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
     1    0.01    0.38    0.28    3.90 ^ _450_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi221_2)
                                         _162_ (net)
                  0.38    0.00    3.90 ^ _451_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.00    0.19    0.13    4.03 v _451_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _038_ (net)
                  0.19    0.00    4.03 v _535_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  4.03   data arrival time

                          6.00    6.00   clock clk (rise edge)
                          0.00    6.00   clock source latency
     1    0.03    0.00    0.00    6.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     4    0.11    0.12    0.15    6.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_0_clk (net)
                  0.12    0.00    6.15 ^ clkbuf_2_2_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     9    0.07    0.09    0.15    6.30 ^ clkbuf_2_2_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         clknet_2_2_0_clk (net)
                  0.09    0.00    6.30 ^ _535_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    6.30   clock reconvergence pessimism
                         -0.11    6.19   library setup time
                                  6.19   data required time
-----------------------------------------------------------------------------
                                  6.19   data required time
                                 -4.03   data arrival time
-----------------------------------------------------------------------------
                                  2.17   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.175997257232666

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7771

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.27714452147483826

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9495

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.0251

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2.1664

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
53.822265

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.04e-02   1.95e-03   1.30e-08   1.24e-02  26.7%
Combinational          2.03e-02   1.37e-02   1.16e-07   3.41e-02  73.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.08e-02   1.57e-02   1.29e-07   4.65e-02 100.0%
                          66.2%      33.8%       0.0%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 14696 u^2 37% utilization.

[WARNING GUI-0076] Could not find the Qt platform plugin "wayland" in ""
Elapsed time: 0:01.17[h:]min:sec. CPU time: user 0.99 sys 0.09 (93%). Peak memory: 260284KB.
