heartbeat:
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0 WBuf 0_PCU
    row: 27
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(18, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0FwdPropBias_output
    row: 18
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(71, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0 WBuf 0_PCU
    row: 71
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0FwdPropBias_output
    row: 27
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 12, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_add_0_output
    row: 22
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1 WBuf 0_PCU
    row: 27
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(19, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1FwdPropBias_output
    row: 19
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(72, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1 WBuf 0_PCU
    row: 72
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1FwdPropBias_output
    row: 25
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_add_1_output
    row: 20
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2 WBuf 0_PCU
    row: 27
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2FwdPropBias_output
    row: 24
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(72, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2 WBuf 0_PCU
    row: 72
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2FwdPropBias_output
    row: 24
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_add_2_output
    row: 22
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3 WBuf 0_PCU
    row: 27
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3FwdPropBias_output
    row: 22
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(72, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3 WBuf 0_PCU
    row: 72
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3FwdPropBias_output
    row: 26
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_add_3_output
    row: 22
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 13, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_i_t_output
    row: 21
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(19, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_f_t_output
    row: 19
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_g_t_output
    row: 21
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_o_t_output
    row: 22
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(17, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_mul0_output
    row: 17
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_mul1_output
    row: 20
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(16, 12, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_cell_output
    row: 16
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(16, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_tanh_cell_output
    row: 16
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_hidden_output
    row: 24
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: pcu-heartbeat
    counter_type: Switch(3, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_0_0_PCU
    row: 3
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(4, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_1_0_PCU
    row: 4
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(5, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_2_0_PCU
    row: 5
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(6, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_3_0_PCU
    row: 6
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(7, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_4_0_PCU
    row: 7
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(8, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_5_0_PCU
    row: 8
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(9, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_6_0_PCU
    row: 9
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(4, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_0_0_PCU
    row: 4
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(5, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_1_0_PCU
    row: 5
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(6, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_2_0_PCU
    row: 6
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(7, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_3_0_PCU
    row: 7
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(8, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_4_0_PCU
    row: 8
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(9, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_5_0_PCU
    row: 9
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(10, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_6_0_PCU
    row: 10
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(3, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_2_0_0_PCU
    row: 3
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(4, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_2_1_0_PCU
    row: 4
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(5, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_2_2_0_PCU
    row: 5
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(6, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_2_3_0_PCU
    row: 6
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(9, 13, 0, 0) counter
    counter_num: 1
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_3_0_0_PCU
    row: 9
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: pcu-heartbeat
    counter_type: Switch(7, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_add_bias.add0_output
    row: 7
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2
    stage_latency: 142
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: sub_0_0_558_output
    row: 26
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: mul_0_0_559_output
    row: 25
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: mean_unalign_0_0_560_output
    row: 24
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0 WBuf 0_PCU
    row: 31
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0FwdPropBias_output
    row: 30
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(72, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0 WBuf 0_PCU
    row: 72
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0FwdPropBias_output
    row: 69
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__add_0_output
    row: 30
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(23, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1 WBuf 0_PCU
    row: 23
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1FwdPropBias_output
    row: 26
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(72, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1 WBuf 0_PCU
    row: 72
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(70, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1FwdPropBias_output
    row: 70
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(68, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__add_1_output
    row: 68
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2 WBuf 0_PCU
    row: 26
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2FwdPropBias_output
    row: 25
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(67, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2 WBuf 0_PCU
    row: 67
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(65, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2FwdPropBias_output
    row: 65
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(29, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__add_2_output
    row: 29
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3 WBuf 0_PCU
    row: 31
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(29, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3FwdPropBias_output
    row: 29
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(74, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3 WBuf 0_PCU
    row: 74
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(70, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3FwdPropBias_output
    row: 70
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(70, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__add_3_output
    row: 70
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(29, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__i_t_output
    row: 29
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(67, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__f_t_output
    row: 67
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(28, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__g_t_output
    row: 28
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__o_t_output
    row: 69
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(66, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__mul0_output
    row: 66
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(28, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__mul1_output
    row: 28
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(65, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__cell_output
    row: 65
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__tanh_cell_output
    row: 64
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__hidden_output
    row: 69
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_recompute__gemm_0_0_0_PCU
    row: 21
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_recompute__gemm_0_1_0_PCU
    row: 22
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 12, 0, 1) counter
    counter_num: 1
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_recompute__gemm_1_0_0_PCU
    row: 22
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: bias_add_1_0_802.add0_output
    row: 21
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: pcu-heartbeat
    counter_type: Switch(70, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__criterion__mseloss_bwd_sub_output
    row: 70
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 11
    stage_latency: 170
  - event_name: pcu-heartbeat
    counter_type: Switch(29, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: scale_1_0_622_scaling_pcu
    row: 29
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 11
    stage_latency: 170
  - event_name: pcu-heartbeat
    counter_type: Switch(8, 13, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: scale_1_0_623_scaling_pcu
    row: 8
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 11
    stage_latency: 170
  - event_name: pcu-heartbeat
    counter_type: Switch(70, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_t_output0_bwd_addn0ADD0_output
    row: 70
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 12
    stage_latency: 142
  - event_name: pcu-heartbeat
    counter_type: Switch(70, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_0_0_PCU
    row: 70
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 13
    stage_latency: 12527
  - event_name: pcu-heartbeat
    counter_type: Switch(71, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_1_0_PCU
    row: 71
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 13
    stage_latency: 12527
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_0_0_0_PCU
    row: 24
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_1_0_0_PCU
    row: 25
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_2_0_0_PCU
    row: 26
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_3_0_0_PCU
    row: 27
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(28, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_4_0_0_PCU
    row: 28
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(29, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_5_0_0_PCU
    row: 29
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_6_0_0_PCU
    row: 30
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_7_0_0_PCU
    row: 31
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(66, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 66
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(18, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_index_opcu_0
    row: 18
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 7
    stage_latency: 401
  - event_name: pcu-heartbeat
    counter_type: Switch(17, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_hidden_i_g_sum_output
    row: 17
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_recompute_cell_t_0_output
    row: 25
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 13, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_recompute_cell_t_1_output
    row: 26
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_recompute_cell_t_2_output
    row: 25
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_recompute_cell_t_tanh_output
    row: 30
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_ogate_g_output
    row: 31
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(65, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_tanh_g_output
    row: 65
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_cell_i_shifted_g_output
    row: 64
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_cell_i_g_sum_output
    row: 64
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_fgate_g_output
    row: 21
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_ct_1_g_output
    row: 27
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(28, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_igate_g_output
    row: 28
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_ggate_g_output
    row: 31
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_pre_act_g_gate_0_output
    row: 27
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(7, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_a_gemm_0_0_0_PCU
    row: 7
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 17
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(8, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 8
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 17
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(13, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_a_gemm_0_0_0_PCU
    row: 13
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(14, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 14
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(72, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_b WBuf 0_PCU
    row: 72
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 28
    stage_latency: 1932
  - event_name: pcu-heartbeat
    counter_type: Switch(18, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_pre_act_g_gate_1_output
    row: 18
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(18, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_a_gemm_0_0_0_PCU
    row: 18
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(18, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 18
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(11, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_a_gemm_0_0_0_PCU
    row: 11
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(12, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 12
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(76, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_b WBuf 0_PCU
    row: 76
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 30
    stage_latency: 1932
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_pre_act_g_gate_2_output
    row: 30
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(79, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_a_gemm_0_0_0_PCU
    row: 79
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 19
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(78, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 78
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 19
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_a_gemm_0_0_0_PCU
    row: 20
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 21
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(73, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_b WBuf 0_PCU
    row: 73
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 31
    stage_latency: 1932
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_pre_act_g_gate_3_output
    row: 69
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: pcu-heartbeat
    counter_type: Switch(79, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_a_gemm_0_0_0_PCU
    row: 79
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 20
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(79, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 79
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 20
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(16, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_a_gemm_0_0_0_PCU
    row: 16
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(16, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 16
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(74, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_b WBuf 0_PCU
    row: 74
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 32
    stage_latency: 1932
  - event_name: pcu-heartbeat
    counter_type: Switch(72, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: addn_1_0_678ADD0_output
    row: 72
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 29
    stage_latency: 162
  - event_name: pcu-heartbeat
    counter_type: Switch(73, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: addn_1_0_678ADD1_output
    row: 73
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 29
    stage_latency: 162
  - event_name: pcu-heartbeat
    counter_type: Switch(74, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: addn_1_0_678ADD2_output
    row: 74
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 29
    stage_latency: 162
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output
    row: 24
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_1_0_output
    row: 25
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_2_0_output
    row: 26
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_3_0_output
    row: 27
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(28, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_4_0_output
    row: 28
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(29, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_5_0_output
    row: 29
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_6_0_output
    row: 30
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_7_0_output
    row: 31
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_0
    row: 22
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: pcu-heartbeat
    counter_type: Switch(12, 11, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_1
    row: 12
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(10, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_2
    row: 10
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_3
    row: 21
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(15, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_4
    row: 15
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(10, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_5
    row: 10
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 17
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(23, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_6
    row: 23
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(77, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_7
    row: 77
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 19
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(78, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_8
    row: 78
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 20
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(17, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_9
    row: 17
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(10, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_10
    row: 10
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 13, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_11
    row: 20
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(19, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_12
    row: 19
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 27
    stage_latency: 2110
  - event_name: pcu-heartbeat
    counter_type: Switch(7, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_13
    row: 7
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 17
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(17, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_14
    row: 17
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 18
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(75, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_15
    row: 75
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 19
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(77, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_16
    row: 77
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 20
    stage_latency: 4390
  - event_name: pcu-heartbeat
    counter_type: Switch(0, 11, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PCU
    row: 0
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(0, 12, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PCU
    row: 0
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(10, 11, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PCU
    row: 10
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(10, 12, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PCU
    row: 10
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(15, 10, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PCU
    row: 15
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(15, 11, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PCU
    row: 15
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 11, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PCU
    row: 30
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 12, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PCU
    row: 30
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 10, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PCU
    row: 21
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 11, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PCU
    row: 21
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 2, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PCU
    row: 27
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 3, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PCU
    row: 27
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_871_head1_neck0_data_pmu0
    row: 7
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_871_head1_neck0_data_pmu0
    row: 7
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_807_head1_neck0_data_pmu0
    row: 73
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_807_head1_neck0_data_pmu0
    row: 73
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_809_head1_neck0_data_pmu0
    row: 71
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_809_head1_neck0_data_pmu0
    row: 71
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2a_0_0_810_head1_neck0_data_pmu0
    row: 28
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2a_0_0_810_head1_neck0_data_pmu0
    row: 28
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0 WBuf 0_PMU
    row: 27
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0 WBuf 0_PMU
    row: 27
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0_fwd_output_pmu
    row: 26
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0_fwd_output_pmu
    row: 26
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0Bias_W_Bufpmu0
    row: 18
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_0Bias_W_Bufpmu0
    row: 18
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_923_head1_neck0_data_pmu0
    row: 22
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_923_head1_neck0_data_pmu0
    row: 22
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0 WBuf 0_PMU
    row: 71
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0 WBuf 0_PMU
    row: 71
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0_fwd_output_pmu
    row: 64
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0_fwd_output_pmu
    row: 64
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0Bias_W_Bufpmu0
    row: 27
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_0Bias_W_Bufpmu0
    row: 27
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_922_head1_neck0_data_pmu0
    row: 26
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_922_head1_neck0_data_pmu0
    row: 26
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1 WBuf 0_PMU
    row: 27
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1 WBuf 0_PMU
    row: 27
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1_fwd_output_pmu
    row: 21
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1_fwd_output_pmu
    row: 21
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1Bias_W_Bufpmu0
    row: 19
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_1Bias_W_Bufpmu0
    row: 19
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_925_head1_neck0_data_pmu0
    row: 20
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_925_head1_neck0_data_pmu0
    row: 20
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1 WBuf 0_PMU
    row: 72
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1 WBuf 0_PMU
    row: 72
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1_fwd_output_pmu
    row: 30
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1_fwd_output_pmu
    row: 30
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1Bias_W_Bufpmu0
    row: 25
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_1Bias_W_Bufpmu0
    row: 25
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_924_head1_neck0_data_pmu0
    row: 21
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_924_head1_neck0_data_pmu0
    row: 21
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2 WBuf 0_PMU
    row: 27
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2 WBuf 0_PMU
    row: 27
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2_fwd_output_pmu
    row: 26
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2_fwd_output_pmu
    row: 26
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2Bias_W_Bufpmu0
    row: 24
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_2Bias_W_Bufpmu0
    row: 24
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_927_head1_neck0_data_pmu0
    row: 22
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_927_head1_neck0_data_pmu0
    row: 22
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2 WBuf 0_PMU
    row: 72
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2 WBuf 0_PMU
    row: 72
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2_fwd_output_pmu
    row: 25
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2_fwd_output_pmu
    row: 25
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2Bias_W_Bufpmu0
    row: 24
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_2Bias_W_Bufpmu0
    row: 24
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_926_head1_neck0_data_pmu0
    row: 23
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_926_head1_neck0_data_pmu0
    row: 23
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3 WBuf 0_PMU
    row: 27
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3 WBuf 0_PMU
    row: 27
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3_fwd_output_pmu
    row: 25
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3_fwd_output_pmu
    row: 25
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3Bias_W_Bufpmu0
    row: 22
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_w_3Bias_W_Bufpmu0
    row: 22
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_929_head1_neck0_data_pmu0
    row: 22
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_929_head1_neck0_data_pmu0
    row: 22
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3 WBuf 0_PMU
    row: 72
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3 WBuf 0_PMU
    row: 72
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3_fwd_output_pmu
    row: 30
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3_fwd_output_pmu
    row: 30
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3Bias_W_Bufpmu0
    row: 26
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_linear_v_3Bias_W_Bufpmu0
    row: 26
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_928_head1_neck0_data_pmu0
    row: 25
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_928_head1_neck0_data_pmu0
    row: 25
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_931_head1_neck0_data_pmu0
    row: 20
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_931_head1_neck0_data_pmu0
    row: 20
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_930_head1_neck0_data_pmu0
    row: 17
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_930_head1_neck0_data_pmu0
    row: 17
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_932_head1_neck0_data_pmu0
    row: 20
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_932_head1_neck0_data_pmu0
    row: 20
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_935_head1_neck0_data_pmu0
    row: 24
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_935_head1_neck0_data_pmu0
    row: 24
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_811_head1_neck0_data_pmu0
    row: 17
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_811_head1_neck0_data_pmu0
    row: 17
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_933_head1_neck0_data_pmu0
    row: 16
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_933_head1_neck0_data_pmu0
    row: 16
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_934_head1_neck0_data_pmu0
    row: 17
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_934_head1_neck0_data_pmu0
    row: 17
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_936_head1_neck0_data_pmu0
    row: 16
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_936_head1_neck0_data_pmu0
    row: 16
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: vector_transpose_0_0_886.buffer_head1_neck0_data_pmu0
    row: 24
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: vector_transpose_0_0_886.buffer_head1_neck0_data_pmu0
    row: 24
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_0_0_PMU
    row: 3
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_0_0_PMU
    row: 3
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_1_0_PMU
    row: 4
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_1_0_PMU
    row: 4
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_2_0_PMU
    row: 5
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_2_0_PMU
    row: 5
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_3_0_PMU
    row: 6
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_3_0_PMU
    row: 6
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_4_0_PMU
    row: 7
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_4_0_PMU
    row: 7
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_5_0_PMU
    row: 8
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_5_0_PMU
    row: 8
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_6_0_PMU
    row: 9
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_0_6_0_PMU
    row: 9
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_0_0_PMU
    row: 4
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_0_0_PMU
    row: 4
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_1_0_PMU
    row: 5
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_1_0_PMU
    row: 5
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_2_0_PMU
    row: 6
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_2_0_PMU
    row: 6
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_3_0_PMU
    row: 7
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_3_0_PMU
    row: 7
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_4_0_PMU
    row: 8
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_4_0_PMU
    row: 8
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_5_0_PMU
    row: 9
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_5_0_PMU
    row: 9
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_6_0_PMU
    row: 10
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_1_6_0_PMU
    row: 10
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_2_0_0_PMU
    row: 3
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_2_0_0_PMU
    row: 3
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_2_1_0_PMU
    row: 4
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_2_1_0_PMU
    row: 4
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_2_2_0_PMU
    row: 5
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_2_2_0_PMU
    row: 5
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_2_3_0_PMU
    row: 6
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_2_3_0_PMU
    row: 6
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_3_0_0_PMU
    row: 9
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_wo_bias_gemm_3_0_0_PMU
    row: 9
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 6
    stage_latency: 798
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_stage_buf_head1_neck0_data_w0_pmu0
    row: 7
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_stage_buf_head1_neck0_data_w0_pmu0
    row: 7
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_stage_buf_head1_neck0_data_w1_pmu1
    row: 7
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_stage_buf_head1_neck0_data_w1_pmu1
    row: 7
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_stage_buf_head1_neck0_data_w2_pmu2
    row: 5
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_stage_buf_head1_neck0_data_w2_pmu2
    row: 5
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_stage_buf_head1_neck0_data_w3_pmu3
    row: 8
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_stage_buf_head1_neck0_data_w3_pmu3
    row: 8
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_stage_buf_head1_neck0_rob_pmu
    row: 7
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_stage_buf_head1_neck0_rob_pmu
    row: 7
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_add_bias.wbufpmu0
    row: 15
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2
    stage_latency: 142
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_add_bias.wbufpmu0
    row: 15
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2
    stage_latency: 142
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_0_0_344_head1_neck0_data_pmu0
    row: 7
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_0_0_344_head1_neck0_data_pmu0
    row: 7
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2a_0_0_974_head0_head1_neck0_data_pmu0
    row: 23
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_0_0_974_head0_head1_neck0_data_pmu0
    row: 23
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_0_0_974_head0_head1_neck0_data_pmu0
    row: 23
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_0_0_819_head1_neck0_data_pmu0
    row: 65
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_0_0_819_head1_neck0_data_pmu0
    row: 65
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_0_0_813_head1_neck0_data_pmu0
    row: 22
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_0_0_813_head1_neck0_data_pmu0
    row: 22
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_0_0_814_head1_neck0_data_pmu0
    row: 24
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_0_0_814_head1_neck0_data_pmu0
    row: 24
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_0_0_815_head1_neck0_data_pmu0
    row: 23
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_0_0_815_head1_neck0_data_pmu0
    row: 23
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_0_0_816_head1_neck0_data_pmu0
    row: 24
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_0_0_816_head1_neck0_data_pmu0
    row: 24
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_0_0_812_head1_neck0_data_pmu0
    row: 23
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_0_0_812_head1_neck0_data_pmu0
    row: 23
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2a_0_0_820_head1_neck0_data_pmu0
    row: 23
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2a_0_0_820_head1_neck0_data_pmu0
    row: 23
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2a_0_0_818_head1_neck0_data_pmu0
    row: 73
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2a_0_0_818_head1_neck0_data_pmu0
    row: 73
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2a_0_0_817_head1_neck0_data_pmu0
    row: 19
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2a_0_0_817_head1_neck0_data_pmu0
    row: 19
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_0_0_921_head1_neck0_data_pmu0
    row: 26
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_0_0_921_head1_neck0_data_pmu0
    row: 26
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_821_head1_neck0_data_pmu0
    row: 8
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_821_head1_neck0_data_pmu0
    row: 8
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_822_head1_neck0_data_pmu0
    row: 19
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_822_head1_neck0_data_pmu0
    row: 19
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_808_head1_neck0_data_pmu0
    row: 6
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_808_head1_neck0_data_pmu0
    row: 6
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_914_head1_neck0_data_pmu0
    row: 70
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_914_head1_neck0_data_pmu0
    row: 70
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: realign_0_0_889.gbuffer_head1_neck0_data_pmu0
    row: 70
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: realign_0_0_889.gbuffer_head1_neck0_data_pmu0
    row: 70
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_823_head1_neck0_data_pmu0
    row: 67
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_823_head1_neck0_data_pmu0
    row: 67
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_975_head0_head1_neck0_data_pmu0
    row: 25
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_975_head0_head1_neck0_data_pmu0
    row: 25
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_975_head0_head1_neck0_data_pmu0
    row: 25
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_824_head1_neck0_data_pmu0
    row: 24
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_824_head1_neck0_data_pmu0
    row: 24
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_hidden_loop_buffer_head0_head1_neck0_data_pmu0
    row: 73
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_hidden_loop_buffer_head0_head1_neck0_data_pmu0
    row: 73
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 17
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_hidden_loop_buffer_head0_head1_neck0_data_pmu0
    row: 73
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 18
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_hidden_loop_buffer_head0_head1_neck0_data_pmu0
    row: 73
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_cell_loop_buffer_head0_head1_neck0_data_pmu0
    row: 18
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_cell_loop_buffer_head0_head1_neck0_data_pmu0
    row: 18
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_cell_loop_buffer_head0_head1_neck0_data_pmu0
    row: 18
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_cell_loop_buffer_head0_head1_neck0_data_pmu0
    row: 18
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 4532
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf2u_0_0_334_D_0_0
    row: 23
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf2u_0_0_334_D_0_0
    row: 23
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf1u_0_0_335_D_0_0
    row: 87
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf1u_0_0_335_D_0_0
    row: 87
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf2u_0_0_342_D_0_0
    row: 22
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf2u_0_0_342_D_0_0
    row: 22
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_32
    row: 71
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_32
    row: 71
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_4
    row: 8
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_4
    row: 8
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_27
    row: 23
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_27
    row: 23
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_34
    row: 28
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_34
    row: 28
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_26
    row: 28
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_26
    row: 28
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_25
    row: 84
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_25
    row: 84
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_24
    row: 17
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_24
    row: 17
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_23
    row: 25
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_23
    row: 25
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_45
    row: 71
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_45
    row: 71
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_0_0_487_tilerSubStoreTilerBacking_pmu
    row: 65
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_0_0_487_tilerSubStoreTilerBacking_pmu
    row: 65
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_0_0_487_tilerSubStoreTilerBacking_pmu
    row: 65
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.backing_pmu_group_42_ptconvlstm__lstm_layer__lstm_tensor
    row: 8
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.backing_pmu_group_42_ptconvlstm__lstm_layer__lstm_tensor
    row: 8
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.backing_pmu_group_43_ptconvlstm__lstm_layer__lstm_tensor1
    row: 19
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.backing_pmu_group_43_ptconvlstm__lstm_layer__lstm_tensor1
    row: 19
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_0_0_298_tilerSubStoreTilerBacking_pmu
    row: 6
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_0_0_298_tilerSubStoreTilerBacking_pmu
    row: 6
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_0_0_298_tilerSubStoreTilerBacking_pmu
    row: 6
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_825_head1_neck0_data_pmu0
    row: 5
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_825_head1_neck0_data_pmu0
    row: 5
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_826_head1_neck0_data_pmu0
    row: 85
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_826_head1_neck0_data_pmu0
    row: 85
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_872_head1_neck0_data_pmu0
    row: 9
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_872_head1_neck0_data_pmu0
    row: 9
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_827_head1_neck0_data_pmu0
    row: 6
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_827_head1_neck0_data_pmu0
    row: 6
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_828_head1_neck0_data_pmu0
    row: 67
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_828_head1_neck0_data_pmu0
    row: 67
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2a_1_0_829_head1_neck0_data_pmu0
    row: 23
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2a_1_0_829_head1_neck0_data_pmu0
    row: 23
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0 WBuf 0_PMU
    row: 31
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0 WBuf 0_PMU
    row: 31
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0_fwd_output_pmu
    row: 31
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0_fwd_output_pmu
    row: 31
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0Bias_W_Bufpmu0
    row: 30
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_0Bias_W_Bufpmu0
    row: 30
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_938_head1_neck0_data_pmu0
    row: 30
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_938_head1_neck0_data_pmu0
    row: 30
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0 WBuf 0_PMU
    row: 72
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0 WBuf 0_PMU
    row: 72
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0_fwd_output_pmu
    row: 70
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0_fwd_output_pmu
    row: 70
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0Bias_W_Bufpmu0
    row: 69
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_0Bias_W_Bufpmu0
    row: 69
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_937_head1_neck0_data_pmu0
    row: 65
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_937_head1_neck0_data_pmu0
    row: 65
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1 WBuf 0_PMU
    row: 23
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1 WBuf 0_PMU
    row: 23
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1_fwd_output_pmu
    row: 22
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1_fwd_output_pmu
    row: 22
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1Bias_W_Bufpmu0
    row: 26
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_1Bias_W_Bufpmu0
    row: 26
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_940_head1_neck0_data_pmu0
    row: 68
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_940_head1_neck0_data_pmu0
    row: 68
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1 WBuf 0_PMU
    row: 72
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1 WBuf 0_PMU
    row: 72
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1_fwd_output_pmu
    row: 71
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1_fwd_output_pmu
    row: 71
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1Bias_W_Bufpmu0
    row: 70
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_1Bias_W_Bufpmu0
    row: 70
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_939_head1_neck0_data_pmu0
    row: 69
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_939_head1_neck0_data_pmu0
    row: 69
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2 WBuf 0_PMU
    row: 26
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2 WBuf 0_PMU
    row: 26
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2_fwd_output_pmu
    row: 25
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2_fwd_output_pmu
    row: 25
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2Bias_W_Bufpmu0
    row: 25
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_2Bias_W_Bufpmu0
    row: 25
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_942_head1_neck0_data_pmu0
    row: 29
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_942_head1_neck0_data_pmu0
    row: 29
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2 WBuf 0_PMU
    row: 67
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2 WBuf 0_PMU
    row: 67
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2_fwd_output_pmu
    row: 66
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2_fwd_output_pmu
    row: 66
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2Bias_W_Bufpmu0
    row: 65
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_2Bias_W_Bufpmu0
    row: 65
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_941_head1_neck0_data_pmu0
    row: 64
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_941_head1_neck0_data_pmu0
    row: 64
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3 WBuf 0_PMU
    row: 31
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3 WBuf 0_PMU
    row: 31
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3_fwd_output_pmu
    row: 30
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3_fwd_output_pmu
    row: 30
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3Bias_W_Bufpmu0
    row: 29
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_w_3Bias_W_Bufpmu0
    row: 29
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_944_head1_neck0_data_pmu0
    row: 69
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_944_head1_neck0_data_pmu0
    row: 69
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3 WBuf 0_PMU
    row: 74
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3 WBuf 0_PMU
    row: 74
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3_fwd_output_pmu
    row: 73
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3_fwd_output_pmu
    row: 73
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3Bias_W_Bufpmu0
    row: 70
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__linear_v_3Bias_W_Bufpmu0
    row: 70
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_943_head1_neck0_data_pmu0
    row: 70
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_943_head1_neck0_data_pmu0
    row: 70
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__temp_cell_head1_neck0_data_pmu0
    row: 66
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__temp_cell_head1_neck0_data_pmu0
    row: 66
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_946_head1_neck0_data_pmu0
    row: 28
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_946_head1_neck0_data_pmu0
    row: 28
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_945_head1_neck0_data_pmu0
    row: 66
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_945_head1_neck0_data_pmu0
    row: 66
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_947_head1_neck0_data_pmu0
    row: 28
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_947_head1_neck0_data_pmu0
    row: 28
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_950_head1_neck0_data_pmu0
    row: 69
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_950_head1_neck0_data_pmu0
    row: 69
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_948_head1_neck0_data_pmu0
    row: 65
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_948_head1_neck0_data_pmu0
    row: 65
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_949_head1_neck0_data_pmu0
    row: 65
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_949_head1_neck0_data_pmu0
    row: 65
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_951_head1_neck0_data_pmu0
    row: 69
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_951_head1_neck0_data_pmu0
    row: 69
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_392_head1_neck0_data_pmu0
    row: 70
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_392_head1_neck0_data_pmu0
    row: 70
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_recompute__gemm_0_0_0_PMU
    row: 21
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_recompute__gemm_0_0_0_PMU
    row: 21
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_recompute__gemm_0_1_0_PMU
    row: 22
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_recompute__gemm_0_1_0_PMU
    row: 22
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_recompute__gemm_1_0_0_PMU
    row: 22
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_recompute__gemm_1_0_0_PMU
    row: 22
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_805_head1_neck0_data_w0_pmu0
    row: 21
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_805_head1_neck0_data_w0_pmu0
    row: 21
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_805_head1_neck0_data_w1_pmu1
    row: 21
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_805_head1_neck0_data_w1_pmu1
    row: 21
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_805_head1_neck0_rob_pmu
    row: 21
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_805_head1_neck0_rob_pmu
    row: 21
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: bias_add_1_0_802.wbufpmu0
    row: 27
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: bias_add_1_0_802.wbufpmu0
    row: 27
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 34
    stage_latency: 4527
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_406_head1_neck0_data_pmu0
    row: 69
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_406_head1_neck0_data_pmu0
    row: 69
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: scale_1_0_623_input_B_pmu
    row: 8
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 11
    stage_latency: 170
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: scale_1_0_623_input_B_pmu
    row: 8
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 11
    stage_latency: 170
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_412_head1_neck0_data_pmu0
    row: 23
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_412_head1_neck0_data_pmu0
    row: 23
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_414_head1_neck0_data_pmu0
    row: 70
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_414_head1_neck0_data_pmu0
    row: 70
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_419_head1_neck0_data_pmu0
    row: 29
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_419_head1_neck0_data_pmu0
    row: 29
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_834_head1_neck0_data_pmu0
    row: 72
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_834_head1_neck0_data_pmu0
    row: 72
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_0_0_PMU
    row: 70
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 13
    stage_latency: 12527
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_0_0_PMU
    row: 70
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 13
    stage_latency: 12527
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_1_0_PMU
    row: 71
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 13
    stage_latency: 12527
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_1_0_PMU
    row: 71
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 13
    stage_latency: 12527
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_421_head1_neck0_reformat_pmu0
    row: 67
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 33
    stage_latency: 66
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_421_head1_neck0_reformat_pmu0
    row: 67
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 33
    stage_latency: 66
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_421_head1_neck0_data_pmu0
    row: 67
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 33
    stage_latency: 66
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_421_head1_neck0_data_pmu0
    row: 67
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 33
    stage_latency: 66
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_1_0_422_head0_head1_neck0_data_pmu0
    row: 66
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2u_1_0_422_head0_head1_neck0_data_pmu0
    row: 66
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2u_1_0_422_head0_head1_neck0_data_pmu0
    row: 66
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_0_0_0_PMU
    row: 24
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_0_0_0_PMU
    row: 24
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_0
    row: 24
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_0
    row: 24
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_1_0_0_PMU
    row: 25
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_1_0_0_PMU
    row: 25
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_1
    row: 25
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_1
    row: 25
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_2_0_0_PMU
    row: 26
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_2_0_0_PMU
    row: 26
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_2
    row: 26
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_2
    row: 26
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_3_0_0_PMU
    row: 27
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_3_0_0_PMU
    row: 27
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_3
    row: 27
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_3
    row: 27
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_4_0_0_PMU
    row: 28
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_4_0_0_PMU
    row: 28
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_4
    row: 28
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_4
    row: 28
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_5_0_0_PMU
    row: 29
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_5_0_0_PMU
    row: 29
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_5
    row: 29
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_5
    row: 29
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_6_0_0_PMU
    row: 30
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_6_0_0_PMU
    row: 30
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_6
    row: 30
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_6
    row: 30
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_7_0_0_PMU
    row: 31
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_7_0_0_PMU
    row: 31
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_7
    row: 31
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_7
    row: 31
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 66
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 66
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_424_head1_neck0_data_pmu0
    row: 29
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_424_head1_neck0_data_pmu0
    row: 29
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_430_head1_neck0_data_pmu0
    row: 17
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_430_head1_neck0_data_pmu0
    row: 17
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_indexin_indices
    row: 17
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 7
    stage_latency: 401
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_indexin_indices
    row: 17
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 7
    stage_latency: 401
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 0
    unit_kind: PMU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_indexindex2addr
    row: 19
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 7
    stage_latency: 401
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_index_opmu_0
    row: 18
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 7
    stage_latency: 401
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_index_opmu_0
    row: 18
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 7
    stage_latency: 401
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_index_opmu_0
    row: 18
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 7
    stage_latency: 401
  - event_name: read0_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__indexselect_bwd_loss_just_index_opmu_0
    row: 18
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 7
    stage_latency: 401
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_433_head1_neck0_data_pmu0
    row: 19
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_433_head1_neck0_data_pmu0
    row: 19
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_1_0_436_head1_neck0_data_pmu0
    row: 88
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_1_0_436_head1_neck0_data_pmu0
    row: 88
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_1_0_438_head1_neck0_data_pmu0
    row: 8
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_1_0_438_head1_neck0_data_pmu0
    row: 8
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_1_0_440_head1_neck0_data_pmu0
    row: 7
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_1_0_440_head1_neck0_data_pmu0
    row: 7
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_1_0_442_head1_neck0_data_pmu0
    row: 71
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_1_0_442_head1_neck0_data_pmu0
    row: 71
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_1_0_444_head1_neck0_data_pmu0
    row: 22
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_1_0_444_head1_neck0_data_pmu0
    row: 22
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_980_head1_neck0_data_pmu0
    row: 21
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_980_head1_neck0_data_pmu0
    row: 21
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_916_head1_neck0_data_pmu0
    row: 6
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_916_head1_neck0_data_pmu0
    row: 6
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_446_head1_neck0_data_pmu0
    row: 20
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_446_head1_neck0_data_pmu0
    row: 20
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_915_head1_neck0_data_pmu0
    row: 18
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_915_head1_neck0_data_pmu0
    row: 18
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2u_1_0_448_head1_neck0_data_pmu0
    row: 17
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2u_1_0_448_head1_neck0_data_pmu0
    row: 17
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_hidden_n_g_tempg_head1_neck0_data_pmu0
    row: 17
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_hidden_n_g_tempg_head1_neck0_data_pmu0
    row: 17
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_976_head0_head1_neck0_data_pmu0
    row: 31
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_976_head0_head1_neck0_data_pmu0
    row: 31
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_976_head0_head1_neck0_data_pmu0
    row: 31
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_igates_head1_neck0_data_pmu0
    row: 31
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_igates_head1_neck0_data_pmu0
    row: 31
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_fgates_head1_neck0_data_pmu0
    row: 26
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_fgates_head1_neck0_data_pmu0
    row: 26
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_ggates_head1_neck0_data_pmu0
    row: 27
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_ggates_head1_neck0_data_pmu0
    row: 27
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_981_head1_neck0_data_pmu0
    row: 28
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_981_head1_neck0_data_pmu0
    row: 28
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_ogates_head1_neck0_data_pmu0
    row: 65
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_ogates_head1_neck0_data_pmu0
    row: 65
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_temp_fgates_head1_neck0_data_pmu0
    row: 25
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_temp_fgates_head1_neck0_data_pmu0
    row: 25
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_952_head1_neck0_data_pmu0
    row: 25
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_952_head1_neck0_data_pmu0
    row: 25
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_temp_igates_head1_neck0_data_pmu0
    row: 26
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_temp_temp_igates_head1_neck0_data_pmu0
    row: 26
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_953_head1_neck0_data_pmu0
    row: 26
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_953_head1_neck0_data_pmu0
    row: 26
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_977_head0_head1_neck0_data_pmu0
    row: 30
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_977_head0_head1_neck0_data_pmu0
    row: 30
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_977_head0_head1_neck0_data_pmu0
    row: 30
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_967_head1_neck0_data_pmu0
    row: 69
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_967_head1_neck0_data_pmu0
    row: 69
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_958_head1_neck0_data_pmu0
    row: 64
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_958_head1_neck0_data_pmu0
    row: 64
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_959_head1_neck0_data_pmu0
    row: 64
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_959_head1_neck0_data_pmu0
    row: 64
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_978_head0_head1_neck0_data_pmu0
    row: 31
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_978_head0_head1_neck0_data_pmu0
    row: 31
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_978_head0_head1_neck0_data_pmu0
    row: 31
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_979_head0_head1_neck0_data_pmu0
    row: 27
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_979_head0_head1_neck0_data_pmu0
    row: 27
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_979_head0_head1_neck0_data_pmu0
    row: 27
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_965_head1_neck0_data_pmu0
    row: 18
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_965_head1_neck0_data_pmu0
    row: 18
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_873_head1_neck0_data_pmu0
    row: 27
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_873_head1_neck0_data_pmu0
    row: 27
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_964_head1_neck0_data_pmu0
    row: 27
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_964_head1_neck0_data_pmu0
    row: 27
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_874_head1_neck0_data_pmu0
    row: 31
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_874_head1_neck0_data_pmu0
    row: 31
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_966_head1_neck0_data_pmu0
    row: 30
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_966_head1_neck0_data_pmu0
    row: 30
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_875_head1_neck0_data_pmu0
    row: 71
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_875_head1_neck0_data_pmu0
    row: 71
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_835_head1_neck0_reformat_pmu0
    row: 19
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 16
    stage_latency: 572
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_835_head1_neck0_reformat_pmu0
    row: 19
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 16
    stage_latency: 572
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2a_1_0_835_head1_neck0_data_pmu0
    row: 19
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 16
    stage_latency: 572
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2a_1_0_835_head1_neck0_data_pmu0
    row: 19
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 16
    stage_latency: 572
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: gbuf2a_1_0_840_head0_head1_neck0_data_pmu0
    row: 8
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: gbuf2a_1_0_840_head0_head1_neck0_data_pmu0
    row: 8
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_1_0_840_head0_head1_neck0_data_pmu0
    row: 8
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_a_gemm_0_0_0_PMU
    row: 7
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 17
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_a_gemm_0_0_0_PMU
    row: 7
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 17
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_a_output_pmu_0
    row: 7
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 17
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_a_output_pmu_0
    row: 7
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 17
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 8
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 17
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_0_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 8
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 17
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_836_head1_neck0_reformat_pmu0
    row: 20
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 23
    stage_latency: 248
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_836_head1_neck0_reformat_pmu0
    row: 20
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 23
    stage_latency: 248
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2a_1_0_836_head1_neck0_data_pmu0
    row: 20
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 23
    stage_latency: 248
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2a_1_0_836_head1_neck0_data_pmu0
    row: 20
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 23
    stage_latency: 248
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_1_0_839_head0_head1_neck0_data_pmu0
    row: 14
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_1_0_839_head0_head1_neck0_data_pmu0
    row: 14
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 17
    unit_kind: PMU
    unit_name: gbuf2a_1_0_839_head0_head1_neck0_data_pmu0
    row: 14
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_a_gemm_0_0_0_PMU
    row: 13
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_a_gemm_0_0_0_PMU
    row: 13
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_a_output_pmu_0
    row: 13
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_a_output_pmu_0
    row: 13
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 14
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 14
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_b WBuf 0_PMU
    row: 72
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 28
    stage_latency: 1932
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_0_grad_b WBuf 0_PMU
    row: 72
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 28
    stage_latency: 1932
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_876_head1_neck0_data_pmu0
    row: 10
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_876_head1_neck0_data_pmu0
    row: 10
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_1_0_844_head0_head1_neck0_data_pmu0
    row: 18
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_1_0_844_head0_head1_neck0_data_pmu0
    row: 18
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 17
    unit_kind: PMU
    unit_name: gbuf2a_1_0_844_head0_head1_neck0_data_pmu0
    row: 18
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_a_gemm_0_0_0_PMU
    row: 18
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_a_gemm_0_0_0_PMU
    row: 18
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_a_output_pmu_0
    row: 18
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_a_output_pmu_0
    row: 18
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 18
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_1_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 18
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_1_0_843_head0_head1_neck0_data_pmu0
    row: 12
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_1_0_843_head0_head1_neck0_data_pmu0
    row: 12
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 17
    unit_kind: PMU
    unit_name: gbuf2a_1_0_843_head0_head1_neck0_data_pmu0
    row: 12
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_a_gemm_0_0_0_PMU
    row: 11
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_a_gemm_0_0_0_PMU
    row: 11
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_a_output_pmu_0
    row: 11
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_a_output_pmu_0
    row: 11
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 12
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 12
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_b WBuf 0_PMU
    row: 76
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 30
    stage_latency: 1932
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_b WBuf 0_PMU
    row: 76
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 30
    stage_latency: 1932
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_1_grad_b WBuf 0_PMU
    row: 76
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 30
    stage_latency: 1932
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_877_head1_neck0_data_pmu0
    row: 9
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_877_head1_neck0_data_pmu0
    row: 9
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_1_0_848_head0_head1_neck0_data_pmu0
    row: 78
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_1_0_848_head0_head1_neck0_data_pmu0
    row: 78
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 17
    unit_kind: PMU
    unit_name: gbuf2a_1_0_848_head0_head1_neck0_data_pmu0
    row: 78
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_a_gemm_0_0_0_PMU
    row: 79
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 19
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_a_gemm_0_0_0_PMU
    row: 79
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 19
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_a_output_pmu_0
    row: 79
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 19
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_a_output_pmu_0
    row: 79
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 19
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 78
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 19
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_2_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 78
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 19
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: gbuf2a_1_0_847_head0_head1_neck0_data_pmu0
    row: 21
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_1_0_847_head0_head1_neck0_data_pmu0
    row: 21
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_1_0_847_head0_head1_neck0_data_pmu0
    row: 21
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_a_gemm_0_0_0_PMU
    row: 20
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_a_gemm_0_0_0_PMU
    row: 20
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_a_output_pmu_0
    row: 20
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_a_output_pmu_0
    row: 20
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 21
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 21
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_b WBuf 0_PMU
    row: 73
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 31
    stage_latency: 1932
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_b WBuf 0_PMU
    row: 73
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 31
    stage_latency: 1932
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_2_grad_b WBuf 0_PMU
    row: 73
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 31
    stage_latency: 1932
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_1_0_852_head0_head1_neck0_data_pmu0
    row: 79
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: gbuf2a_1_0_852_head0_head1_neck0_data_pmu0
    row: 79
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: gbuf2a_1_0_852_head0_head1_neck0_data_pmu0
    row: 79
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_a_gemm_0_0_0_PMU
    row: 79
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 20
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_a_gemm_0_0_0_PMU
    row: 79
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 20
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_a_output_pmu_0
    row: 79
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 20
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_a_output_pmu_0
    row: 79
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 20
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 79
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 20
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_w_grad_gate_3_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 79
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 20
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: gbuf2a_1_0_851_head0_head1_neck0_data_pmu0
    row: 16
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: gbuf2a_1_0_851_head0_head1_neck0_data_pmu0
    row: 16
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 17
    unit_kind: PMU
    unit_name: gbuf2a_1_0_851_head0_head1_neck0_data_pmu0
    row: 16
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_a_gemm_0_0_0_PMU
    row: 16
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_a_gemm_0_0_0_PMU
    row: 16
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_a_output_pmu_0
    row: 16
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_a_output_pmu_0
    row: 16
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 16
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 16
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_b WBuf 0_PMU
    row: 74
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 32
    stage_latency: 1932
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_b WBuf 0_PMU
    row: 74
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 32
    stage_latency: 1932
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_linear_v_grad_gate_3_grad_b WBuf 0_PMU
    row: 74
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 32
    stage_latency: 1932
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_841_head1_neck0_data_pmu0
    row: 72
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_841_head1_neck0_data_pmu0
    row: 72
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_845_head1_neck0_data_pmu0
    row: 77
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_845_head1_neck0_data_pmu0
    row: 77
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_1_0_849_head1_neck0_data_pmu0
    row: 73
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_1_0_849_head1_neck0_data_pmu0
    row: 73
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_853_head1_neck0_data_pmu0
    row: 74
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_853_head1_neck0_data_pmu0
    row: 74
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2a_1_0_831_head1_neck0_data_pmu0
    row: 68
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_1_0_831_head1_neck0_data_pmu0
    row: 68
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2a_1_0_830_head1_neck0_data_pmu0
    row: 68
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_1_0_830_head1_neck0_data_pmu0
    row: 68
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_1_0_854_head1_neck0_data_pmu0
    row: 11
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_854_head1_neck0_data_pmu0
    row: 11
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2a_1_0_837_head1_neck0_data_pmu0
    row: 65
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_1_0_837_head1_neck0_data_pmu0
    row: 65
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_890.buffer_head1_neck0_data_pmu0
    row: 20
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_890.buffer_head1_neck0_data_pmu0
    row: 20
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_891.buffer_head1_neck0_data_pmu0
    row: 8
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_891.buffer_head1_neck0_data_pmu0
    row: 8
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_892.buffer_head1_neck0_data_pmu0
    row: 21
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_892.buffer_head1_neck0_data_pmu0
    row: 21
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_893.buffer_head1_neck0_data_pmu0
    row: 14
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_893.buffer_head1_neck0_data_pmu0
    row: 14
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_855_head1_neck0_data_pmu0
    row: 24
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_855_head1_neck0_data_pmu0
    row: 24
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_856_head1_neck0_data_pmu0
    row: 8
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_856_head1_neck0_data_pmu0
    row: 8
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_857_head1_neck0_data_pmu0
    row: 23
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_857_head1_neck0_data_pmu0
    row: 23
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_858_head1_neck0_data_pmu0
    row: 15
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_858_head1_neck0_data_pmu0
    row: 15
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_894.buffer_head1_neck0_data_pmu0
    row: 12
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_894.buffer_head1_neck0_data_pmu0
    row: 12
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_895.buffer_head1_neck0_data_pmu0
    row: 26
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_895.buffer_head1_neck0_data_pmu0
    row: 26
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_896.buffer_head1_neck0_data_pmu0
    row: 76
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_896.buffer_head1_neck0_data_pmu0
    row: 76
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: transpose_1_0_897.buffer_head1_neck0_data_pmu0
    row: 77
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: transpose_1_0_897.buffer_head1_neck0_data_pmu0
    row: 77
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_859_head1_neck0_data_pmu0
    row: 13
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_859_head1_neck0_data_pmu0
    row: 13
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_860_head1_neck0_data_pmu0
    row: 70
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_860_head1_neck0_data_pmu0
    row: 70
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_861_head1_neck0_data_pmu0
    row: 73
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_861_head1_neck0_data_pmu0
    row: 73
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_862_head1_neck0_data_pmu0
    row: 76
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_862_head1_neck0_data_pmu0
    row: 76
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_902.buffer_head1_neck0_data_pmu0
    row: 29
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_902.buffer_head1_neck0_data_pmu0
    row: 29
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_903.buffer_head1_neck0_data_pmu0
    row: 18
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_903.buffer_head1_neck0_data_pmu0
    row: 18
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_904.buffer_head1_neck0_data_pmu0
    row: 28
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_904.buffer_head1_neck0_data_pmu0
    row: 28
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: transpose_1_0_905.buffer_head1_neck0_data_pmu0
    row: 74
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: transpose_1_0_905.buffer_head1_neck0_data_pmu0
    row: 74
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_863_head1_neck0_data_pmu0
    row: 71
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_863_head1_neck0_data_pmu0
    row: 71
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_864_head1_neck0_data_pmu0
    row: 20
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_864_head1_neck0_data_pmu0
    row: 20
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_865_head1_neck0_data_pmu0
    row: 16
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_865_head1_neck0_data_pmu0
    row: 16
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_866_head1_neck0_data_pmu0
    row: 72
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_866_head1_neck0_data_pmu0
    row: 72
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_898.buffer_head1_neck0_data_pmu0
    row: 27
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_898.buffer_head1_neck0_data_pmu0
    row: 27
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_899.buffer_head1_neck0_data_pmu0
    row: 9
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_899.buffer_head1_neck0_data_pmu0
    row: 9
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_900.buffer_head1_neck0_data_pmu0
    row: 22
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_900.buffer_head1_neck0_data_pmu0
    row: 22
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_901.buffer_head1_neck0_data_pmu0
    row: 22
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_901.buffer_head1_neck0_data_pmu0
    row: 22
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_867_head1_neck0_data_pmu0
    row: 69
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_867_head1_neck0_data_pmu0
    row: 69
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_868_head1_neck0_data_pmu0
    row: 9
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_868_head1_neck0_data_pmu0
    row: 9
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_869_head1_neck0_data_pmu0
    row: 24
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_869_head1_neck0_data_pmu0
    row: 24
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_870_head1_neck0_data_pmu0
    row: 23
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_870_head1_neck0_data_pmu0
    row: 23
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__hidden_loop_buffer_head1_neck0_data_pmu0
    row: 68
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__hidden_loop_buffer_head1_neck0_data_pmu0
    row: 68
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__hidden_loop_buffer_head1_neck0_data_pmu0
    row: 68
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__cell_loop_buffer_head1_neck0_data_pmu0
    row: 67
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__cell_loop_buffer_head1_neck0_data_pmu0
    row: 67
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_recompute__cell_loop_buffer_head1_neck0_data_pmu0
    row: 67
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 8
    stage_latency: 4412
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_hidden_i_g_head1_neck0_data_pmu0
    row: 11
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_hidden_i_g_head1_neck0_data_pmu0
    row: 11
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_hidden_i_g_head1_neck0_data_pmu0
    row: 11
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_cell_i_g_head1_neck0_data_pmu0
    row: 64
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_cell_i_g_head1_neck0_data_pmu0
    row: 64
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_bwd_cell_i_g_head1_neck0_data_pmu0
    row: 64
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 21
    stage_latency: 1188
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_1_0_838_head1_neck0_data_pmu0
    row: 72
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: gbuf2a_1_0_838_head1_neck0_data_pmu0
    row: 72
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_1_0_842_head1_neck0_data_pmu0
    row: 77
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_1_0_842_head1_neck0_data_pmu0
    row: 77
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_1_0_846_head1_neck0_data_pmu0
    row: 73
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: gbuf2a_1_0_846_head1_neck0_data_pmu0
    row: 73
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_1_0_850_head1_neck0_data_pmu0
    row: 74
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: gbuf2a_1_0_850_head1_neck0_data_pmu0
    row: 74
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_394_D_0_0
    row: 68
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_394_D_0_0
    row: 68
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf1a_1_0_832_D_0_0
    row: 11
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf1a_1_0_832_D_0_0
    row: 11
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_399_D_0_0
    row: 67
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_399_D_0_0
    row: 67
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_402_D_0_0
    row: 68
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_402_D_0_0
    row: 68
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_0_0_0_min_0_max_65536
    row: 24
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_0_0_0_min_0_max_65536
    row: 24
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_1_0_0_min_65536_max_131072
    row: 25
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_1_0_0_min_65536_max_131072
    row: 25
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_2_0_0_min_131072_max_196608
    row: 26
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_2_0_0_min_131072_max_196608
    row: 26
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_3_0_0_min_196608_max_262144
    row: 27
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_3_0_0_min_196608_max_262144
    row: 27
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_4_0_0_min_262144_max_327680
    row: 28
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_4_0_0_min_262144_max_327680
    row: 28
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_5_0_0_min_327680_max_393216
    row: 29
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_5_0_0_min_327680_max_393216
    row: 29
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_6_0_0_min_393216_max_458752
    row: 30
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_6_0_0_min_393216_max_458752
    row: 30
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_7_0_0_min_458752_max_524288
    row: 31
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_7_0_0_min_458752_max_524288
    row: 31
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_ROB_kBackReadCtx_0_0
    row: 64
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_ROB_kBackReadCtx_0_0
    row: 64
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum_1.tbuf_D_0_0_0
    row: 22
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum_1.tbuf_D_0_0_0
    row: 22
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 14
    stage_latency: 5682
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum.tbuf_D_0_0_0
    row: 12
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum.tbuf_D_0_0_0
    row: 12
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_1.tbuf_D_0_0_0
    row: 10
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_1.tbuf_D_0_0_0
    row: 10
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_2.tbuf_D_0_0_0
    row: 21
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_2.tbuf_D_0_0_0
    row: 21
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_3.tbuf_D_0_0_0
    row: 15
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_3.tbuf_D_0_0_0
    row: 15
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_4.tbuf_D_0_0_0
    row: 10
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 17
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_4.tbuf_D_0_0_0
    row: 10
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 17
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_5.tbuf_D_0_0_0
    row: 23
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_5.tbuf_D_0_0_0
    row: 23
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 18
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_6.tbuf_D_0_0_0
    row: 77
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 19
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_6.tbuf_D_0_0_0
    row: 77
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 19
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_7.tbuf_D_0_0_0
    row: 78
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 20
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_7.tbuf_D_0_0_0
    row: 78
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 20
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_8.tbuf_D_0_0_0
    row: 17
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_8.tbuf_D_0_0_0
    row: 17
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_9.tbuf_D_0_0_0
    row: 10
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_9.tbuf_D_0_0_0
    row: 10
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 25
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_10.tbuf_D_0_0_0
    row: 20
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_10.tbuf_D_0_0_0
    row: 20
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_11.tbuf_D_0_0_0
    row: 19
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 27
    stage_latency: 2110
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_11.tbuf_D_0_0_0
    row: 19
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 27
    stage_latency: 2110
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_12.tbuf_D_0_0_0
    row: 7
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 17
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_12.tbuf_D_0_0_0
    row: 7
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 17
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_13.tbuf_D_0_0_0
    row: 17
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 18
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_13.tbuf_D_0_0_0
    row: 17
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 18
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_14.tbuf_D_0_0_0
    row: 75
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 19
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_14.tbuf_D_0_0_0
    row: 75
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 19
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_15.tbuf_D_0_0_0
    row: 77
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 20
    stage_latency: 4390
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__lstm_layer__lstm_bwd_accum_15.tbuf_D_0_0_0
    row: 77
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 20
    stage_latency: 4390
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_47
    row: 5
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_47
    row: 5
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_48
    row: 86
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_48
    row: 86
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_49
    row: 9
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_49
    row: 9
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_4
    row: 23
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_4
    row: 23
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_27
    row: 71
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_27
    row: 71
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_50
    row: 6
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_50
    row: 6
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_51
    row: 67
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_51
    row: 67
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_53
    row: 23
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_53
    row: 23
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_26
    row: 67
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_26
    row: 67
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_25
    row: 75
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_25
    row: 75
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_24
    row: 25
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_24
    row: 25
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_23
    row: 71
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_23
    row: 71
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_55
    row: 72
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_55
    row: 72
    col: 12
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_56
    row: 19
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_56
    row: 19
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_1_0_480_tilerFronting_pmu
    row: 6
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_1_0_480_tilerFronting_pmu
    row: 6
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__lstm_meta_outputs0_used_by_ptconvlstm__lstm_layer__lstm_shifted_outputs_1_0_480_tilerFronting_pmu
    row: 6
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_65_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_300
    row: 24
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_65_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_300
    row: 24
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_66_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_301
    row: 8
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_66_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_301
    row: 8
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_67_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_302
    row: 23
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_67_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_302
    row: 23
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_68_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_303
    row: 15
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_68_ptconvlstm__lstm_layer__weight_hh_l0__grad_1_0_303
    row: 15
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_69_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_304
    row: 13
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_69_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_304
    row: 13
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_70_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_305
    row: 70
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_70_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_305
    row: 70
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_71_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_306
    row: 73
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_71_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_306
    row: 73
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_72_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_307
    row: 76
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_72_ptconvlstm__lstm_layer__weight_ih_l0__grad_1_0_307
    row: 76
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_73_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_308
    row: 71
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_73_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_308
    row: 71
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_74_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_309
    row: 20
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_74_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_309
    row: 20
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_75_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_310
    row: 16
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_75_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_310
    row: 16
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_76_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_311
    row: 72
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_76_ptconvlstm__lstm_layer__bias_ih_l0__grad_1_0_311
    row: 72
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_77_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_312
    row: 69
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_77_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_312
    row: 69
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_78_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_313
    row: 9
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_78_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_313
    row: 9
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_79_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_314
    row: 24
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_79_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_314
    row: 24
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_80_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_315
    row: 23
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_80_ptconvlstm__lstm_layer__bias_hh_l0__grad_1_0_315
    row: 23
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 0
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 0
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 0
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 0
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 0
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 0
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 0
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 10
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 10
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 10
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 10
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 10
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 10
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 10
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 10
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 10
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 10
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 10
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_2_0_917_head1_neck0_data_pmu0
    row: 19
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_2_0_917_head1_neck0_data_pmu0
    row: 19
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 15
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 15
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 15
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 15
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 15
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 15
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 15
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 15
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 15
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 15
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 15
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_2_0_918_head1_neck0_data_pmu0
    row: 24
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_2_0_918_head1_neck0_data_pmu0
    row: 24
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 30
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 30
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 30
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 30
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 30
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 30
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 30
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 30
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 30
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 30
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 30
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_2_0_919_head1_neck0_data_pmu0
    row: 26
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_2_0_919_head1_neck0_data_pmu0
    row: 26
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 21
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 21
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 21
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 21
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 21
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 21
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_2_0_920_head1_neck0_data_pmu0
    row: 65
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_2_0_920_head1_neck0_data_pmu0
    row: 65
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 27
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 27
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 27
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 27
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 27
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 27
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 27
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 27
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 27
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 27
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_OptimizerSGD_dw0
    row: 27
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_4
    row: 23
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_4
    row: 23
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_30
    row: 7
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_30
    row: 7
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_28
    row: 7
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_28
    row: 7
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_27
    row: 23
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_27
    row: 23
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_31
    row: 8
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_31
    row: 8
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_29
    row: 23
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_29
    row: 23
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_26
    row: 23
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_26
    row: 23
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_81
    row: 19
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_81
    row: 19
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_25
    row: 24
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_25
    row: 24
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_82
    row: 25
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_82
    row: 25
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_24
    row: 24
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_24
    row: 24
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_83
    row: 24
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_83
    row: 24
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_23
    row: 24
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_23
    row: 24
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_84
    row: 65
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_84
    row: 65
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_4_ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor
    row: 5
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_4_ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor
    row: 5
    col: 12
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_28_ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor1
    row: 4
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_28_ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor1
    row: 4
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_27_ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor
    row: 7
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_27_ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor
    row: 7
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_29_ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor1
    row: 21
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_29_ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor1
    row: 21
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_26_ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 8
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_26_ptconvlstm__lstm_layer__weight_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 8
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_25_ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 24
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_25_ptconvlstm__lstm_layer__weight_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 24
    col: 11
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_24_ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 24
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_24_ptconvlstm__lstm_layer__bias_ih_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 24
    col: 10
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_23_ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 23
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_23_ptconvlstm__lstm_layer__bias_hh_l0__ptconvlstm__lstm_layer__lstm_bwd_opt_tensor
    row: 23
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1