# swap_endianness
Verilog module to swap endianness of a vector


# Building simulation project
The provided TCL script generates a simulation project for the module. It was tested in Vivado 2016.2. The module
itself is pure Verilog so can be used in any tool.

First source Vivado's configuration then run `make`.
