
WaterLevelSensorTest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000038cc  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08003a9c  08003a9c  00004a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003b00  08003b00  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003b00  08003b00  00004b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b08  08003b08  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b08  08003b08  00004b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003b0c  08003b0c  00004b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003b10  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  20000068  08003b78  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000026c  08003b78  0000526c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000099f1  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a65  00000000  00000000  0000ea89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000878  00000000  00000000  000104f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000672  00000000  00000000  00010d68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023162  00000000  00000000  000113da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000afbf  00000000  00000000  0003453c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6d73  00000000  00000000  0003f4fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011626e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002940  00000000  00000000  001162b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00118bf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003a84 	.word	0x08003a84

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08003a84 	.word	0x08003a84

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005e4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005e8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005ec:	f003 0301 	and.w	r3, r3, #1
 80005f0:	2b00      	cmp	r3, #0
 80005f2:	d013      	beq.n	800061c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005f4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005f8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005fc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000600:	2b00      	cmp	r3, #0
 8000602:	d00b      	beq.n	800061c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000604:	e000      	b.n	8000608 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000606:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000608:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d0f9      	beq.n	8000606 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000612:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000616:	687a      	ldr	r2, [r7, #4]
 8000618:	b2d2      	uxtb	r2, r2
 800061a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 800061c:	687b      	ldr	r3, [r7, #4]
}
 800061e:	4618      	mov	r0, r3
 8000620:	370c      	adds	r7, #12
 8000622:	46bd      	mov	sp, r7
 8000624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000628:	4770      	bx	lr

0800062a <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
 {
 800062a:	b580      	push	{r7, lr}
 800062c:	b086      	sub	sp, #24
 800062e:	af00      	add	r7, sp, #0
 8000630:	60f8      	str	r0, [r7, #12]
 8000632:	60b9      	str	r1, [r7, #8]
 8000634:	607a      	str	r2, [r7, #4]
	 int DataIdx;
	 for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000636:	2300      	movs	r3, #0
 8000638:	617b      	str	r3, [r7, #20]
 800063a:	e009      	b.n	8000650 <_write+0x26>
	 {
		 ITM_SendChar(*ptr++);
 800063c:	68bb      	ldr	r3, [r7, #8]
 800063e:	1c5a      	adds	r2, r3, #1
 8000640:	60ba      	str	r2, [r7, #8]
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	4618      	mov	r0, r3
 8000646:	f7ff ffc9 	bl	80005dc <ITM_SendChar>
	 for (DataIdx = 0; DataIdx < len; DataIdx++)
 800064a:	697b      	ldr	r3, [r7, #20]
 800064c:	3301      	adds	r3, #1
 800064e:	617b      	str	r3, [r7, #20]
 8000650:	697a      	ldr	r2, [r7, #20]
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	429a      	cmp	r2, r3
 8000656:	dbf1      	blt.n	800063c <_write+0x12>
	 }
	 return len;
 8000658:	687b      	ldr	r3, [r7, #4]
 }
 800065a:	4618      	mov	r0, r3
 800065c:	3718      	adds	r7, #24
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
	...

08000664 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000668:	f000 fb2c 	bl	8000cc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800066c:	f000 f826 	bl	80006bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000670:	f000 f90e 	bl	8000890 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000674:	f000 f8e2 	bl	800083c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8000678:	f000 f88e 	bl	8000798 <MX_ADC1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_Start(&hadc1);
 800067c:	480c      	ldr	r0, [pc, #48]	@ (80006b0 <main+0x4c>)
 800067e:	f000 fbfb 	bl	8000e78 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000682:	f04f 31ff 	mov.w	r1, #4294967295
 8000686:	480a      	ldr	r0, [pc, #40]	@ (80006b0 <main+0x4c>)
 8000688:	f000 fcc8 	bl	800101c <HAL_ADC_PollForConversion>
	  readValue = HAL_ADC_GetValue(&hadc1);
 800068c:	4808      	ldr	r0, [pc, #32]	@ (80006b0 <main+0x4c>)
 800068e:	f000 fd50 	bl	8001132 <HAL_ADC_GetValue>
 8000692:	4603      	mov	r3, r0
 8000694:	4a07      	ldr	r2, [pc, #28]	@ (80006b4 <main+0x50>)
 8000696:	6013      	str	r3, [r2, #0]

	  printf("Sensor Reading: %lu\n", readValue);
 8000698:	4b06      	ldr	r3, [pc, #24]	@ (80006b4 <main+0x50>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4619      	mov	r1, r3
 800069e:	4806      	ldr	r0, [pc, #24]	@ (80006b8 <main+0x54>)
 80006a0:	f002 fb84 	bl	8002dac <iprintf>
	  HAL_Delay(200);
 80006a4:	20c8      	movs	r0, #200	@ 0xc8
 80006a6:	f000 fb7f 	bl	8000da8 <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 80006aa:	bf00      	nop
 80006ac:	e7e6      	b.n	800067c <main+0x18>
 80006ae:	bf00      	nop
 80006b0:	20000084 	.word	0x20000084
 80006b4:	20000114 	.word	0x20000114
 80006b8:	08003a9c 	.word	0x08003a9c

080006bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b094      	sub	sp, #80	@ 0x50
 80006c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006c2:	f107 031c 	add.w	r3, r7, #28
 80006c6:	2234      	movs	r2, #52	@ 0x34
 80006c8:	2100      	movs	r1, #0
 80006ca:	4618      	mov	r0, r3
 80006cc:	f002 fbc3 	bl	8002e56 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d0:	f107 0308 	add.w	r3, r7, #8
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	605a      	str	r2, [r3, #4]
 80006da:	609a      	str	r2, [r3, #8]
 80006dc:	60da      	str	r2, [r3, #12]
 80006de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006e0:	2300      	movs	r3, #0
 80006e2:	607b      	str	r3, [r7, #4]
 80006e4:	4b2a      	ldr	r3, [pc, #168]	@ (8000790 <SystemClock_Config+0xd4>)
 80006e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e8:	4a29      	ldr	r2, [pc, #164]	@ (8000790 <SystemClock_Config+0xd4>)
 80006ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80006f0:	4b27      	ldr	r3, [pc, #156]	@ (8000790 <SystemClock_Config+0xd4>)
 80006f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006f8:	607b      	str	r3, [r7, #4]
 80006fa:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80006fc:	2300      	movs	r3, #0
 80006fe:	603b      	str	r3, [r7, #0]
 8000700:	4b24      	ldr	r3, [pc, #144]	@ (8000794 <SystemClock_Config+0xd8>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000708:	4a22      	ldr	r2, [pc, #136]	@ (8000794 <SystemClock_Config+0xd8>)
 800070a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800070e:	6013      	str	r3, [r2, #0]
 8000710:	4b20      	ldr	r3, [pc, #128]	@ (8000794 <SystemClock_Config+0xd8>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000718:	603b      	str	r3, [r7, #0]
 800071a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800071c:	2302      	movs	r3, #2
 800071e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000720:	2301      	movs	r3, #1
 8000722:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000724:	2310      	movs	r3, #16
 8000726:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000728:	2302      	movs	r3, #2
 800072a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800072c:	2300      	movs	r3, #0
 800072e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000730:	2310      	movs	r3, #16
 8000732:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000734:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000738:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800073a:	2304      	movs	r3, #4
 800073c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800073e:	2302      	movs	r3, #2
 8000740:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000742:	2302      	movs	r3, #2
 8000744:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000746:	f107 031c 	add.w	r3, r7, #28
 800074a:	4618      	mov	r0, r3
 800074c:	f001 fd0a 	bl	8002164 <HAL_RCC_OscConfig>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000756:	f000 f909 	bl	800096c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800075a:	230f      	movs	r3, #15
 800075c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800075e:	2302      	movs	r3, #2
 8000760:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000762:	2300      	movs	r3, #0
 8000764:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000766:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800076a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800076c:	2300      	movs	r3, #0
 800076e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000770:	f107 0308 	add.w	r3, r7, #8
 8000774:	2102      	movs	r1, #2
 8000776:	4618      	mov	r0, r3
 8000778:	f001 f9aa 	bl	8001ad0 <HAL_RCC_ClockConfig>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000782:	f000 f8f3 	bl	800096c <Error_Handler>
  }
}
 8000786:	bf00      	nop
 8000788:	3750      	adds	r7, #80	@ 0x50
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	40023800 	.word	0x40023800
 8000794:	40007000 	.word	0x40007000

08000798 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800079e:	463b      	mov	r3, r7
 80007a0:	2200      	movs	r2, #0
 80007a2:	601a      	str	r2, [r3, #0]
 80007a4:	605a      	str	r2, [r3, #4]
 80007a6:	609a      	str	r2, [r3, #8]
 80007a8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80007aa:	4b21      	ldr	r3, [pc, #132]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007ac:	4a21      	ldr	r2, [pc, #132]	@ (8000834 <MX_ADC1_Init+0x9c>)
 80007ae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80007b0:	4b1f      	ldr	r3, [pc, #124]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007b2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80007b6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007b8:	4b1d      	ldr	r3, [pc, #116]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80007be:	4b1c      	ldr	r3, [pc, #112]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80007c4:	4b1a      	ldr	r3, [pc, #104]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007ca:	4b19      	ldr	r3, [pc, #100]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007d2:	4b17      	ldr	r3, [pc, #92]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007d8:	4b15      	ldr	r3, [pc, #84]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007da:	4a17      	ldr	r2, [pc, #92]	@ (8000838 <MX_ADC1_Init+0xa0>)
 80007dc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007de:	4b14      	ldr	r3, [pc, #80]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80007e4:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007ea:	4b11      	ldr	r3, [pc, #68]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007f4:	2201      	movs	r2, #1
 80007f6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007f8:	480d      	ldr	r0, [pc, #52]	@ (8000830 <MX_ADC1_Init+0x98>)
 80007fa:	f000 faf9 	bl	8000df0 <HAL_ADC_Init>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000804:	f000 f8b2 	bl	800096c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000808:	2300      	movs	r3, #0
 800080a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800080c:	2301      	movs	r3, #1
 800080e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000810:	2300      	movs	r3, #0
 8000812:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000814:	463b      	mov	r3, r7
 8000816:	4619      	mov	r1, r3
 8000818:	4805      	ldr	r0, [pc, #20]	@ (8000830 <MX_ADC1_Init+0x98>)
 800081a:	f000 fc97 	bl	800114c <HAL_ADC_ConfigChannel>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d001      	beq.n	8000828 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000824:	f000 f8a2 	bl	800096c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000828:	bf00      	nop
 800082a:	3710      	adds	r7, #16
 800082c:	46bd      	mov	sp, r7
 800082e:	bd80      	pop	{r7, pc}
 8000830:	20000084 	.word	0x20000084
 8000834:	40012000 	.word	0x40012000
 8000838:	0f000001 	.word	0x0f000001

0800083c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000840:	4b11      	ldr	r3, [pc, #68]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 8000842:	4a12      	ldr	r2, [pc, #72]	@ (800088c <MX_USART2_UART_Init+0x50>)
 8000844:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000846:	4b10      	ldr	r3, [pc, #64]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 8000848:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800084c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800084e:	4b0e      	ldr	r3, [pc, #56]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 8000850:	2200      	movs	r2, #0
 8000852:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000854:	4b0c      	ldr	r3, [pc, #48]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 8000856:	2200      	movs	r2, #0
 8000858:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800085a:	4b0b      	ldr	r3, [pc, #44]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 800085c:	2200      	movs	r2, #0
 800085e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000860:	4b09      	ldr	r3, [pc, #36]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 8000862:	220c      	movs	r2, #12
 8000864:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000866:	4b08      	ldr	r3, [pc, #32]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 8000868:	2200      	movs	r2, #0
 800086a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800086c:	4b06      	ldr	r3, [pc, #24]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 800086e:	2200      	movs	r2, #0
 8000870:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000872:	4805      	ldr	r0, [pc, #20]	@ (8000888 <MX_USART2_UART_Init+0x4c>)
 8000874:	f001 ff14 	bl	80026a0 <HAL_UART_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800087e:	f000 f875 	bl	800096c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	200000cc 	.word	0x200000cc
 800088c:	40004400 	.word	0x40004400

08000890 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b08a      	sub	sp, #40	@ 0x28
 8000894:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000896:	f107 0314 	add.w	r3, r7, #20
 800089a:	2200      	movs	r2, #0
 800089c:	601a      	str	r2, [r3, #0]
 800089e:	605a      	str	r2, [r3, #4]
 80008a0:	609a      	str	r2, [r3, #8]
 80008a2:	60da      	str	r2, [r3, #12]
 80008a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	613b      	str	r3, [r7, #16]
 80008aa:	4b2d      	ldr	r3, [pc, #180]	@ (8000960 <MX_GPIO_Init+0xd0>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	4a2c      	ldr	r2, [pc, #176]	@ (8000960 <MX_GPIO_Init+0xd0>)
 80008b0:	f043 0304 	orr.w	r3, r3, #4
 80008b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b6:	4b2a      	ldr	r3, [pc, #168]	@ (8000960 <MX_GPIO_Init+0xd0>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	f003 0304 	and.w	r3, r3, #4
 80008be:	613b      	str	r3, [r7, #16]
 80008c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	4b26      	ldr	r3, [pc, #152]	@ (8000960 <MX_GPIO_Init+0xd0>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ca:	4a25      	ldr	r2, [pc, #148]	@ (8000960 <MX_GPIO_Init+0xd0>)
 80008cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008d2:	4b23      	ldr	r3, [pc, #140]	@ (8000960 <MX_GPIO_Init+0xd0>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008da:	60fb      	str	r3, [r7, #12]
 80008dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008de:	2300      	movs	r3, #0
 80008e0:	60bb      	str	r3, [r7, #8]
 80008e2:	4b1f      	ldr	r3, [pc, #124]	@ (8000960 <MX_GPIO_Init+0xd0>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e6:	4a1e      	ldr	r2, [pc, #120]	@ (8000960 <MX_GPIO_Init+0xd0>)
 80008e8:	f043 0301 	orr.w	r3, r3, #1
 80008ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ee:	4b1c      	ldr	r3, [pc, #112]	@ (8000960 <MX_GPIO_Init+0xd0>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	f003 0301 	and.w	r3, r3, #1
 80008f6:	60bb      	str	r3, [r7, #8]
 80008f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008fa:	2300      	movs	r3, #0
 80008fc:	607b      	str	r3, [r7, #4]
 80008fe:	4b18      	ldr	r3, [pc, #96]	@ (8000960 <MX_GPIO_Init+0xd0>)
 8000900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000902:	4a17      	ldr	r2, [pc, #92]	@ (8000960 <MX_GPIO_Init+0xd0>)
 8000904:	f043 0302 	orr.w	r3, r3, #2
 8000908:	6313      	str	r3, [r2, #48]	@ 0x30
 800090a:	4b15      	ldr	r3, [pc, #84]	@ (8000960 <MX_GPIO_Init+0xd0>)
 800090c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800090e:	f003 0302 	and.w	r3, r3, #2
 8000912:	607b      	str	r3, [r7, #4]
 8000914:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000916:	2200      	movs	r2, #0
 8000918:	2120      	movs	r1, #32
 800091a:	4812      	ldr	r0, [pc, #72]	@ (8000964 <MX_GPIO_Init+0xd4>)
 800091c:	f001 f8be 	bl	8001a9c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000920:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000924:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000926:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800092a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000930:	f107 0314 	add.w	r3, r7, #20
 8000934:	4619      	mov	r1, r3
 8000936:	480c      	ldr	r0, [pc, #48]	@ (8000968 <MX_GPIO_Init+0xd8>)
 8000938:	f000 ff1c 	bl	8001774 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800093c:	2320      	movs	r3, #32
 800093e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000940:	2301      	movs	r3, #1
 8000942:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000948:	2300      	movs	r3, #0
 800094a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800094c:	f107 0314 	add.w	r3, r7, #20
 8000950:	4619      	mov	r1, r3
 8000952:	4804      	ldr	r0, [pc, #16]	@ (8000964 <MX_GPIO_Init+0xd4>)
 8000954:	f000 ff0e 	bl	8001774 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000958:	bf00      	nop
 800095a:	3728      	adds	r7, #40	@ 0x28
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}
 8000960:	40023800 	.word	0x40023800
 8000964:	40020000 	.word	0x40020000
 8000968:	40020800 	.word	0x40020800

0800096c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000970:	b672      	cpsid	i
}
 8000972:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <Error_Handler+0x8>

08000978 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800097e:	2300      	movs	r3, #0
 8000980:	607b      	str	r3, [r7, #4]
 8000982:	4b10      	ldr	r3, [pc, #64]	@ (80009c4 <HAL_MspInit+0x4c>)
 8000984:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000986:	4a0f      	ldr	r2, [pc, #60]	@ (80009c4 <HAL_MspInit+0x4c>)
 8000988:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800098c:	6453      	str	r3, [r2, #68]	@ 0x44
 800098e:	4b0d      	ldr	r3, [pc, #52]	@ (80009c4 <HAL_MspInit+0x4c>)
 8000990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000992:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000996:	607b      	str	r3, [r7, #4]
 8000998:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800099a:	2300      	movs	r3, #0
 800099c:	603b      	str	r3, [r7, #0]
 800099e:	4b09      	ldr	r3, [pc, #36]	@ (80009c4 <HAL_MspInit+0x4c>)
 80009a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a2:	4a08      	ldr	r2, [pc, #32]	@ (80009c4 <HAL_MspInit+0x4c>)
 80009a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80009aa:	4b06      	ldr	r3, [pc, #24]	@ (80009c4 <HAL_MspInit+0x4c>)
 80009ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009b2:	603b      	str	r3, [r7, #0]
 80009b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009b6:	2007      	movs	r0, #7
 80009b8:	f000 fea8 	bl	800170c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009bc:	bf00      	nop
 80009be:	3708      	adds	r7, #8
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	40023800 	.word	0x40023800

080009c8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b08a      	sub	sp, #40	@ 0x28
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009d0:	f107 0314 	add.w	r3, r7, #20
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]
 80009d8:	605a      	str	r2, [r3, #4]
 80009da:	609a      	str	r2, [r3, #8]
 80009dc:	60da      	str	r2, [r3, #12]
 80009de:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a17      	ldr	r2, [pc, #92]	@ (8000a44 <HAL_ADC_MspInit+0x7c>)
 80009e6:	4293      	cmp	r3, r2
 80009e8:	d127      	bne.n	8000a3a <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	613b      	str	r3, [r7, #16]
 80009ee:	4b16      	ldr	r3, [pc, #88]	@ (8000a48 <HAL_ADC_MspInit+0x80>)
 80009f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009f2:	4a15      	ldr	r2, [pc, #84]	@ (8000a48 <HAL_ADC_MspInit+0x80>)
 80009f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80009f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80009fa:	4b13      	ldr	r3, [pc, #76]	@ (8000a48 <HAL_ADC_MspInit+0x80>)
 80009fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000a02:	613b      	str	r3, [r7, #16]
 8000a04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	60fb      	str	r3, [r7, #12]
 8000a0a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a48 <HAL_ADC_MspInit+0x80>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a0e:	4a0e      	ldr	r2, [pc, #56]	@ (8000a48 <HAL_ADC_MspInit+0x80>)
 8000a10:	f043 0301 	orr.w	r3, r3, #1
 8000a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a16:	4b0c      	ldr	r3, [pc, #48]	@ (8000a48 <HAL_ADC_MspInit+0x80>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	60fb      	str	r3, [r7, #12]
 8000a20:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a22:	2301      	movs	r3, #1
 8000a24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a26:	2303      	movs	r3, #3
 8000a28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a2e:	f107 0314 	add.w	r3, r7, #20
 8000a32:	4619      	mov	r1, r3
 8000a34:	4805      	ldr	r0, [pc, #20]	@ (8000a4c <HAL_ADC_MspInit+0x84>)
 8000a36:	f000 fe9d 	bl	8001774 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000a3a:	bf00      	nop
 8000a3c:	3728      	adds	r7, #40	@ 0x28
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40012000 	.word	0x40012000
 8000a48:	40023800 	.word	0x40023800
 8000a4c:	40020000 	.word	0x40020000

08000a50 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08a      	sub	sp, #40	@ 0x28
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a58:	f107 0314 	add.w	r3, r7, #20
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
 8000a60:	605a      	str	r2, [r3, #4]
 8000a62:	609a      	str	r2, [r3, #8]
 8000a64:	60da      	str	r2, [r3, #12]
 8000a66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a19      	ldr	r2, [pc, #100]	@ (8000ad4 <HAL_UART_MspInit+0x84>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d12b      	bne.n	8000aca <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	613b      	str	r3, [r7, #16]
 8000a76:	4b18      	ldr	r3, [pc, #96]	@ (8000ad8 <HAL_UART_MspInit+0x88>)
 8000a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a7a:	4a17      	ldr	r2, [pc, #92]	@ (8000ad8 <HAL_UART_MspInit+0x88>)
 8000a7c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a80:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a82:	4b15      	ldr	r3, [pc, #84]	@ (8000ad8 <HAL_UART_MspInit+0x88>)
 8000a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a8a:	613b      	str	r3, [r7, #16]
 8000a8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8e:	2300      	movs	r3, #0
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	4b11      	ldr	r3, [pc, #68]	@ (8000ad8 <HAL_UART_MspInit+0x88>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a96:	4a10      	ldr	r2, [pc, #64]	@ (8000ad8 <HAL_UART_MspInit+0x88>)
 8000a98:	f043 0301 	orr.w	r3, r3, #1
 8000a9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad8 <HAL_UART_MspInit+0x88>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa2:	f003 0301 	and.w	r3, r3, #1
 8000aa6:	60fb      	str	r3, [r7, #12]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000aaa:	230c      	movs	r3, #12
 8000aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aae:	2302      	movs	r3, #2
 8000ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aba:	2307      	movs	r3, #7
 8000abc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000abe:	f107 0314 	add.w	r3, r7, #20
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4805      	ldr	r0, [pc, #20]	@ (8000adc <HAL_UART_MspInit+0x8c>)
 8000ac6:	f000 fe55 	bl	8001774 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000aca:	bf00      	nop
 8000acc:	3728      	adds	r7, #40	@ 0x28
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	40004400 	.word	0x40004400
 8000ad8:	40023800 	.word	0x40023800
 8000adc:	40020000 	.word	0x40020000

08000ae0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ae4:	bf00      	nop
 8000ae6:	e7fd      	b.n	8000ae4 <NMI_Handler+0x4>

08000ae8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aec:	bf00      	nop
 8000aee:	e7fd      	b.n	8000aec <HardFault_Handler+0x4>

08000af0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000af0:	b480      	push	{r7}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000af4:	bf00      	nop
 8000af6:	e7fd      	b.n	8000af4 <MemManage_Handler+0x4>

08000af8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <BusFault_Handler+0x4>

08000b00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b04:	bf00      	nop
 8000b06:	e7fd      	b.n	8000b04 <UsageFault_Handler+0x4>

08000b08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr

08000b16 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b16:	b480      	push	{r7}
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b22:	4770      	bx	lr

08000b24 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b24:	b480      	push	{r7}
 8000b26:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b28:	bf00      	nop
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr

08000b32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b32:	b580      	push	{r7, lr}
 8000b34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b36:	f000 f917 	bl	8000d68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	bd80      	pop	{r7, pc}

08000b3e <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b3e:	b580      	push	{r7, lr}
 8000b40:	b086      	sub	sp, #24
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	60f8      	str	r0, [r7, #12]
 8000b46:	60b9      	str	r1, [r7, #8]
 8000b48:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	617b      	str	r3, [r7, #20]
 8000b4e:	e00a      	b.n	8000b66 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b50:	f3af 8000 	nop.w
 8000b54:	4601      	mov	r1, r0
 8000b56:	68bb      	ldr	r3, [r7, #8]
 8000b58:	1c5a      	adds	r2, r3, #1
 8000b5a:	60ba      	str	r2, [r7, #8]
 8000b5c:	b2ca      	uxtb	r2, r1
 8000b5e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	3301      	adds	r3, #1
 8000b64:	617b      	str	r3, [r7, #20]
 8000b66:	697a      	ldr	r2, [r7, #20]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	429a      	cmp	r2, r3
 8000b6c:	dbf0      	blt.n	8000b50 <_read+0x12>
  }

  return len;
 8000b6e:	687b      	ldr	r3, [r7, #4]
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3718      	adds	r7, #24
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}

08000b78 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b80:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b84:	4618      	mov	r0, r3
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr

08000b90 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b083      	sub	sp, #12
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
 8000b98:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ba0:	605a      	str	r2, [r3, #4]
  return 0;
 8000ba2:	2300      	movs	r3, #0
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	370c      	adds	r7, #12
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr

08000bb0 <_isatty>:

int _isatty(int file)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bb8:	2301      	movs	r3, #1
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	370c      	adds	r7, #12
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr

08000bc6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	b085      	sub	sp, #20
 8000bca:	af00      	add	r7, sp, #0
 8000bcc:	60f8      	str	r0, [r7, #12]
 8000bce:	60b9      	str	r1, [r7, #8]
 8000bd0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bd2:	2300      	movs	r3, #0
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3714      	adds	r7, #20
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr

08000be0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b086      	sub	sp, #24
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000be8:	4a14      	ldr	r2, [pc, #80]	@ (8000c3c <_sbrk+0x5c>)
 8000bea:	4b15      	ldr	r3, [pc, #84]	@ (8000c40 <_sbrk+0x60>)
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bf0:	697b      	ldr	r3, [r7, #20]
 8000bf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bf4:	4b13      	ldr	r3, [pc, #76]	@ (8000c44 <_sbrk+0x64>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d102      	bne.n	8000c02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bfc:	4b11      	ldr	r3, [pc, #68]	@ (8000c44 <_sbrk+0x64>)
 8000bfe:	4a12      	ldr	r2, [pc, #72]	@ (8000c48 <_sbrk+0x68>)
 8000c00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c02:	4b10      	ldr	r3, [pc, #64]	@ (8000c44 <_sbrk+0x64>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4413      	add	r3, r2
 8000c0a:	693a      	ldr	r2, [r7, #16]
 8000c0c:	429a      	cmp	r2, r3
 8000c0e:	d207      	bcs.n	8000c20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c10:	f002 f970 	bl	8002ef4 <__errno>
 8000c14:	4603      	mov	r3, r0
 8000c16:	220c      	movs	r2, #12
 8000c18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c1e:	e009      	b.n	8000c34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c20:	4b08      	ldr	r3, [pc, #32]	@ (8000c44 <_sbrk+0x64>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c26:	4b07      	ldr	r3, [pc, #28]	@ (8000c44 <_sbrk+0x64>)
 8000c28:	681a      	ldr	r2, [r3, #0]
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	4a05      	ldr	r2, [pc, #20]	@ (8000c44 <_sbrk+0x64>)
 8000c30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c32:	68fb      	ldr	r3, [r7, #12]
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	3718      	adds	r7, #24
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	20020000 	.word	0x20020000
 8000c40:	00000400 	.word	0x00000400
 8000c44:	20000118 	.word	0x20000118
 8000c48:	20000270 	.word	0x20000270

08000c4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c50:	4b06      	ldr	r3, [pc, #24]	@ (8000c6c <SystemInit+0x20>)
 8000c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c56:	4a05      	ldr	r2, [pc, #20]	@ (8000c6c <SystemInit+0x20>)
 8000c58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c60:	bf00      	nop
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	e000ed00 	.word	0xe000ed00

08000c70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ca8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c74:	f7ff ffea 	bl	8000c4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c78:	480c      	ldr	r0, [pc, #48]	@ (8000cac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c7a:	490d      	ldr	r1, [pc, #52]	@ (8000cb0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000cb4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c80:	e002      	b.n	8000c88 <LoopCopyDataInit>

08000c82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c86:	3304      	adds	r3, #4

08000c88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c8c:	d3f9      	bcc.n	8000c82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c90:	4c0a      	ldr	r4, [pc, #40]	@ (8000cbc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c94:	e001      	b.n	8000c9a <LoopFillZerobss>

08000c96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c98:	3204      	adds	r2, #4

08000c9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c9c:	d3fb      	bcc.n	8000c96 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000c9e:	f002 f92f 	bl	8002f00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ca2:	f7ff fcdf 	bl	8000664 <main>
  bx  lr    
 8000ca6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ca8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000cac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cb0:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000cb4:	08003b10 	.word	0x08003b10
  ldr r2, =_sbss
 8000cb8:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000cbc:	2000026c 	.word	0x2000026c

08000cc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000cc0:	e7fe      	b.n	8000cc0 <ADC_IRQHandler>
	...

08000cc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cc8:	4b0e      	ldr	r3, [pc, #56]	@ (8000d04 <HAL_Init+0x40>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a0d      	ldr	r2, [pc, #52]	@ (8000d04 <HAL_Init+0x40>)
 8000cce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000cd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cd4:	4b0b      	ldr	r3, [pc, #44]	@ (8000d04 <HAL_Init+0x40>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a0a      	ldr	r2, [pc, #40]	@ (8000d04 <HAL_Init+0x40>)
 8000cda:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ce0:	4b08      	ldr	r3, [pc, #32]	@ (8000d04 <HAL_Init+0x40>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a07      	ldr	r2, [pc, #28]	@ (8000d04 <HAL_Init+0x40>)
 8000ce6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cec:	2003      	movs	r0, #3
 8000cee:	f000 fd0d 	bl	800170c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	f000 f808 	bl	8000d08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf8:	f7ff fe3e 	bl	8000978 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cfc:	2300      	movs	r3, #0
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	40023c00 	.word	0x40023c00

08000d08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d10:	4b12      	ldr	r3, [pc, #72]	@ (8000d5c <HAL_InitTick+0x54>)
 8000d12:	681a      	ldr	r2, [r3, #0]
 8000d14:	4b12      	ldr	r3, [pc, #72]	@ (8000d60 <HAL_InitTick+0x58>)
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	4619      	mov	r1, r3
 8000d1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d26:	4618      	mov	r0, r3
 8000d28:	f000 fd17 	bl	800175a <HAL_SYSTICK_Config>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d001      	beq.n	8000d36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	e00e      	b.n	8000d54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	2b0f      	cmp	r3, #15
 8000d3a:	d80a      	bhi.n	8000d52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	6879      	ldr	r1, [r7, #4]
 8000d40:	f04f 30ff 	mov.w	r0, #4294967295
 8000d44:	f000 fced 	bl	8001722 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d48:	4a06      	ldr	r2, [pc, #24]	@ (8000d64 <HAL_InitTick+0x5c>)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	e000      	b.n	8000d54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	20000000 	.word	0x20000000
 8000d60:	20000008 	.word	0x20000008
 8000d64:	20000004 	.word	0x20000004

08000d68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d6c:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <HAL_IncTick+0x20>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	461a      	mov	r2, r3
 8000d72:	4b06      	ldr	r3, [pc, #24]	@ (8000d8c <HAL_IncTick+0x24>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4413      	add	r3, r2
 8000d78:	4a04      	ldr	r2, [pc, #16]	@ (8000d8c <HAL_IncTick+0x24>)
 8000d7a:	6013      	str	r3, [r2, #0]
}
 8000d7c:	bf00      	nop
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	20000008 	.word	0x20000008
 8000d8c:	2000011c 	.word	0x2000011c

08000d90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  return uwTick;
 8000d94:	4b03      	ldr	r3, [pc, #12]	@ (8000da4 <HAL_GetTick+0x14>)
 8000d96:	681b      	ldr	r3, [r3, #0]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da0:	4770      	bx	lr
 8000da2:	bf00      	nop
 8000da4:	2000011c 	.word	0x2000011c

08000da8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b084      	sub	sp, #16
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000db0:	f7ff ffee 	bl	8000d90 <HAL_GetTick>
 8000db4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dc0:	d005      	beq.n	8000dce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000dec <HAL_Delay+0x44>)
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	461a      	mov	r2, r3
 8000dc8:	68fb      	ldr	r3, [r7, #12]
 8000dca:	4413      	add	r3, r2
 8000dcc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000dce:	bf00      	nop
 8000dd0:	f7ff ffde 	bl	8000d90 <HAL_GetTick>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	68bb      	ldr	r3, [r7, #8]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	68fa      	ldr	r2, [r7, #12]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d8f7      	bhi.n	8000dd0 <HAL_Delay+0x28>
  {
  }
}
 8000de0:	bf00      	nop
 8000de2:	bf00      	nop
 8000de4:	3710      	adds	r7, #16
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	20000008 	.word	0x20000008

08000df0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d101      	bne.n	8000e06 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
 8000e04:	e033      	b.n	8000e6e <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d109      	bne.n	8000e22 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e0e:	6878      	ldr	r0, [r7, #4]
 8000e10:	f7ff fdda 	bl	80009c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	2200      	movs	r2, #0
 8000e18:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e26:	f003 0310 	and.w	r3, r3, #16
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d118      	bne.n	8000e60 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e32:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000e36:	f023 0302 	bic.w	r3, r3, #2
 8000e3a:	f043 0202 	orr.w	r2, r3, #2
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8000e42:	6878      	ldr	r0, [r7, #4]
 8000e44:	f000 fab4 	bl	80013b0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e52:	f023 0303 	bic.w	r3, r3, #3
 8000e56:	f043 0201 	orr.w	r2, r3, #1
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e5e:	e001      	b.n	8000e64 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8000e60:	2301      	movs	r3, #1
 8000e62:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	2200      	movs	r2, #0
 8000e68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8000e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	3710      	adds	r7, #16
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
	...

08000e78 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b085      	sub	sp, #20
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8000e80:	2300      	movs	r3, #0
 8000e82:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d101      	bne.n	8000e92 <HAL_ADC_Start+0x1a>
 8000e8e:	2302      	movs	r3, #2
 8000e90:	e0b2      	b.n	8000ff8 <HAL_ADC_Start+0x180>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2201      	movs	r2, #1
 8000e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	689b      	ldr	r3, [r3, #8]
 8000ea0:	f003 0301 	and.w	r3, r3, #1
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d018      	beq.n	8000eda <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	689a      	ldr	r2, [r3, #8]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	f042 0201 	orr.w	r2, r2, #1
 8000eb6:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000eb8:	4b52      	ldr	r3, [pc, #328]	@ (8001004 <HAL_ADC_Start+0x18c>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a52      	ldr	r2, [pc, #328]	@ (8001008 <HAL_ADC_Start+0x190>)
 8000ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8000ec2:	0c9a      	lsrs	r2, r3, #18
 8000ec4:	4613      	mov	r3, r2
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	4413      	add	r3, r2
 8000eca:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8000ecc:	e002      	b.n	8000ed4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	3b01      	subs	r3, #1
 8000ed2:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d1f9      	bne.n	8000ece <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	689b      	ldr	r3, [r3, #8]
 8000ee0:	f003 0301 	and.w	r3, r3, #1
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d17a      	bne.n	8000fde <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eec:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000ef0:	f023 0301 	bic.w	r3, r3, #1
 8000ef4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	685b      	ldr	r3, [r3, #4]
 8000f02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d007      	beq.n	8000f1a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f0e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000f12:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000f26:	d106      	bne.n	8000f36 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2c:	f023 0206 	bic.w	r2, r3, #6
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	645a      	str	r2, [r3, #68]	@ 0x44
 8000f34:	e002      	b.n	8000f3c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000f44:	4b31      	ldr	r3, [pc, #196]	@ (800100c <HAL_ADC_Start+0x194>)
 8000f46:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8000f50:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f003 031f 	and.w	r3, r3, #31
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d12a      	bne.n	8000fb4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a2b      	ldr	r2, [pc, #172]	@ (8001010 <HAL_ADC_Start+0x198>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d015      	beq.n	8000f94 <HAL_ADC_Start+0x11c>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a29      	ldr	r2, [pc, #164]	@ (8001014 <HAL_ADC_Start+0x19c>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d105      	bne.n	8000f7e <HAL_ADC_Start+0x106>
 8000f72:	4b26      	ldr	r3, [pc, #152]	@ (800100c <HAL_ADC_Start+0x194>)
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	f003 031f 	and.w	r3, r3, #31
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d00a      	beq.n	8000f94 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a25      	ldr	r2, [pc, #148]	@ (8001018 <HAL_ADC_Start+0x1a0>)
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d136      	bne.n	8000ff6 <HAL_ADC_Start+0x17e>
 8000f88:	4b20      	ldr	r3, [pc, #128]	@ (800100c <HAL_ADC_Start+0x194>)
 8000f8a:	685b      	ldr	r3, [r3, #4]
 8000f8c:	f003 0310 	and.w	r3, r3, #16
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d130      	bne.n	8000ff6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	689b      	ldr	r3, [r3, #8]
 8000f9a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d129      	bne.n	8000ff6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	689a      	ldr	r2, [r3, #8]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8000fb0:	609a      	str	r2, [r3, #8]
 8000fb2:	e020      	b.n	8000ff6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a15      	ldr	r2, [pc, #84]	@ (8001010 <HAL_ADC_Start+0x198>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d11b      	bne.n	8000ff6 <HAL_ADC_Start+0x17e>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	689b      	ldr	r3, [r3, #8]
 8000fc4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d114      	bne.n	8000ff6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	689a      	ldr	r2, [r3, #8]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	e00b      	b.n	8000ff6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe2:	f043 0210 	orr.w	r2, r3, #16
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fee:	f043 0201 	orr.w	r2, r3, #1
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8000ff6:	2300      	movs	r3, #0
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	3714      	adds	r7, #20
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr
 8001004:	20000000 	.word	0x20000000
 8001008:	431bde83 	.word	0x431bde83
 800100c:	40012300 	.word	0x40012300
 8001010:	40012000 	.word	0x40012000
 8001014:	40012100 	.word	0x40012100
 8001018:	40012200 	.word	0x40012200

0800101c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001026:	2300      	movs	r3, #0
 8001028:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	689b      	ldr	r3, [r3, #8]
 8001030:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001034:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001038:	d113      	bne.n	8001062 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	689b      	ldr	r3, [r3, #8]
 8001040:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001044:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001048:	d10b      	bne.n	8001062 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104e:	f043 0220 	orr.w	r2, r3, #32
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2200      	movs	r2, #0
 800105a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e063      	b.n	800112a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8001062:	f7ff fe95 	bl	8000d90 <HAL_GetTick>
 8001066:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001068:	e021      	b.n	80010ae <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001070:	d01d      	beq.n	80010ae <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d007      	beq.n	8001088 <HAL_ADC_PollForConversion+0x6c>
 8001078:	f7ff fe8a 	bl	8000d90 <HAL_GetTick>
 800107c:	4602      	mov	r2, r0
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	683a      	ldr	r2, [r7, #0]
 8001084:	429a      	cmp	r2, r3
 8001086:	d212      	bcs.n	80010ae <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f003 0302 	and.w	r3, r3, #2
 8001092:	2b02      	cmp	r3, #2
 8001094:	d00b      	beq.n	80010ae <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800109a:	f043 0204 	orr.w	r2, r3, #4
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	2200      	movs	r2, #0
 80010a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80010aa:	2303      	movs	r3, #3
 80010ac:	e03d      	b.n	800112a <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0302 	and.w	r3, r3, #2
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d1d6      	bne.n	800106a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f06f 0212 	mvn.w	r2, #18
 80010c4:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ca:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	689b      	ldr	r3, [r3, #8]
 80010d8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d123      	bne.n	8001128 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d11f      	bne.n	8001128 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010ee:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d006      	beq.n	8001104 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001100:	2b00      	cmp	r3, #0
 8001102:	d111      	bne.n	8001128 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001108:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001114:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001118:	2b00      	cmp	r3, #0
 800111a:	d105      	bne.n	8001128 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001120:	f043 0201 	orr.w	r2, r3, #1
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8001128:	2300      	movs	r3, #0
}
 800112a:	4618      	mov	r0, r3
 800112c:	3710      	adds	r7, #16
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}

08001132 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001132:	b480      	push	{r7}
 8001134:	b083      	sub	sp, #12
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001140:	4618      	mov	r0, r3
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800114c:	b480      	push	{r7}
 800114e:	b085      	sub	sp, #20
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001156:	2300      	movs	r3, #0
 8001158:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001160:	2b01      	cmp	r3, #1
 8001162:	d101      	bne.n	8001168 <HAL_ADC_ConfigChannel+0x1c>
 8001164:	2302      	movs	r3, #2
 8001166:	e113      	b.n	8001390 <HAL_ADC_ConfigChannel+0x244>
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2201      	movs	r2, #1
 800116c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2b09      	cmp	r3, #9
 8001176:	d925      	bls.n	80011c4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	68d9      	ldr	r1, [r3, #12]
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	b29b      	uxth	r3, r3
 8001184:	461a      	mov	r2, r3
 8001186:	4613      	mov	r3, r2
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	4413      	add	r3, r2
 800118c:	3b1e      	subs	r3, #30
 800118e:	2207      	movs	r2, #7
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	43da      	mvns	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	400a      	ands	r2, r1
 800119c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	68d9      	ldr	r1, [r3, #12]
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	689a      	ldr	r2, [r3, #8]
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	4618      	mov	r0, r3
 80011b0:	4603      	mov	r3, r0
 80011b2:	005b      	lsls	r3, r3, #1
 80011b4:	4403      	add	r3, r0
 80011b6:	3b1e      	subs	r3, #30
 80011b8:	409a      	lsls	r2, r3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	430a      	orrs	r2, r1
 80011c0:	60da      	str	r2, [r3, #12]
 80011c2:	e022      	b.n	800120a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	6919      	ldr	r1, [r3, #16]
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	461a      	mov	r2, r3
 80011d2:	4613      	mov	r3, r2
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	4413      	add	r3, r2
 80011d8:	2207      	movs	r2, #7
 80011da:	fa02 f303 	lsl.w	r3, r2, r3
 80011de:	43da      	mvns	r2, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	400a      	ands	r2, r1
 80011e6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	6919      	ldr	r1, [r3, #16]
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	689a      	ldr	r2, [r3, #8]
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	b29b      	uxth	r3, r3
 80011f8:	4618      	mov	r0, r3
 80011fa:	4603      	mov	r3, r0
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	4403      	add	r3, r0
 8001200:	409a      	lsls	r2, r3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	430a      	orrs	r2, r1
 8001208:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	2b06      	cmp	r3, #6
 8001210:	d824      	bhi.n	800125c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685a      	ldr	r2, [r3, #4]
 800121c:	4613      	mov	r3, r2
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	4413      	add	r3, r2
 8001222:	3b05      	subs	r3, #5
 8001224:	221f      	movs	r2, #31
 8001226:	fa02 f303 	lsl.w	r3, r2, r3
 800122a:	43da      	mvns	r2, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	400a      	ands	r2, r1
 8001232:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	b29b      	uxth	r3, r3
 8001240:	4618      	mov	r0, r3
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685a      	ldr	r2, [r3, #4]
 8001246:	4613      	mov	r3, r2
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	4413      	add	r3, r2
 800124c:	3b05      	subs	r3, #5
 800124e:	fa00 f203 	lsl.w	r2, r0, r3
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	430a      	orrs	r2, r1
 8001258:	635a      	str	r2, [r3, #52]	@ 0x34
 800125a:	e04c      	b.n	80012f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	2b0c      	cmp	r3, #12
 8001262:	d824      	bhi.n	80012ae <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685a      	ldr	r2, [r3, #4]
 800126e:	4613      	mov	r3, r2
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	4413      	add	r3, r2
 8001274:	3b23      	subs	r3, #35	@ 0x23
 8001276:	221f      	movs	r2, #31
 8001278:	fa02 f303 	lsl.w	r3, r2, r3
 800127c:	43da      	mvns	r2, r3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	400a      	ands	r2, r1
 8001284:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	b29b      	uxth	r3, r3
 8001292:	4618      	mov	r0, r3
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685a      	ldr	r2, [r3, #4]
 8001298:	4613      	mov	r3, r2
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	4413      	add	r3, r2
 800129e:	3b23      	subs	r3, #35	@ 0x23
 80012a0:	fa00 f203 	lsl.w	r2, r0, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	430a      	orrs	r2, r1
 80012aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80012ac:	e023      	b.n	80012f6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	685a      	ldr	r2, [r3, #4]
 80012b8:	4613      	mov	r3, r2
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	4413      	add	r3, r2
 80012be:	3b41      	subs	r3, #65	@ 0x41
 80012c0:	221f      	movs	r2, #31
 80012c2:	fa02 f303 	lsl.w	r3, r2, r3
 80012c6:	43da      	mvns	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	400a      	ands	r2, r1
 80012ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	b29b      	uxth	r3, r3
 80012dc:	4618      	mov	r0, r3
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685a      	ldr	r2, [r3, #4]
 80012e2:	4613      	mov	r3, r2
 80012e4:	009b      	lsls	r3, r3, #2
 80012e6:	4413      	add	r3, r2
 80012e8:	3b41      	subs	r3, #65	@ 0x41
 80012ea:	fa00 f203 	lsl.w	r2, r0, r3
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	430a      	orrs	r2, r1
 80012f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80012f6:	4b29      	ldr	r3, [pc, #164]	@ (800139c <HAL_ADC_ConfigChannel+0x250>)
 80012f8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a28      	ldr	r2, [pc, #160]	@ (80013a0 <HAL_ADC_ConfigChannel+0x254>)
 8001300:	4293      	cmp	r3, r2
 8001302:	d10f      	bne.n	8001324 <HAL_ADC_ConfigChannel+0x1d8>
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b12      	cmp	r3, #18
 800130a:	d10b      	bne.n	8001324 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a1d      	ldr	r2, [pc, #116]	@ (80013a0 <HAL_ADC_ConfigChannel+0x254>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d12b      	bne.n	8001386 <HAL_ADC_ConfigChannel+0x23a>
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a1c      	ldr	r2, [pc, #112]	@ (80013a4 <HAL_ADC_ConfigChannel+0x258>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d003      	beq.n	8001340 <HAL_ADC_ConfigChannel+0x1f4>
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2b11      	cmp	r3, #17
 800133e:	d122      	bne.n	8001386 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a11      	ldr	r2, [pc, #68]	@ (80013a4 <HAL_ADC_ConfigChannel+0x258>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d111      	bne.n	8001386 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001362:	4b11      	ldr	r3, [pc, #68]	@ (80013a8 <HAL_ADC_ConfigChannel+0x25c>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4a11      	ldr	r2, [pc, #68]	@ (80013ac <HAL_ADC_ConfigChannel+0x260>)
 8001368:	fba2 2303 	umull	r2, r3, r2, r3
 800136c:	0c9a      	lsrs	r2, r3, #18
 800136e:	4613      	mov	r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	4413      	add	r3, r2
 8001374:	005b      	lsls	r3, r3, #1
 8001376:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001378:	e002      	b.n	8001380 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	3b01      	subs	r3, #1
 800137e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d1f9      	bne.n	800137a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2200      	movs	r2, #0
 800138a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800138e:	2300      	movs	r3, #0
}
 8001390:	4618      	mov	r0, r3
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr
 800139c:	40012300 	.word	0x40012300
 80013a0:	40012000 	.word	0x40012000
 80013a4:	10000012 	.word	0x10000012
 80013a8:	20000000 	.word	0x20000000
 80013ac:	431bde83 	.word	0x431bde83

080013b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013b8:	4b79      	ldr	r3, [pc, #484]	@ (80015a0 <ADC_Init+0x1f0>)
 80013ba:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	685a      	ldr	r2, [r3, #4]
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	431a      	orrs	r2, r3
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	685a      	ldr	r2, [r3, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80013e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	6859      	ldr	r1, [r3, #4]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	691b      	ldr	r3, [r3, #16]
 80013f0:	021a      	lsls	r2, r3, #8
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	430a      	orrs	r2, r1
 80013f8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	685a      	ldr	r2, [r3, #4]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001408:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	6859      	ldr	r1, [r3, #4]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	689a      	ldr	r2, [r3, #8]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	430a      	orrs	r2, r1
 800141a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	689a      	ldr	r2, [r3, #8]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800142a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	6899      	ldr	r1, [r3, #8]
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	68da      	ldr	r2, [r3, #12]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	430a      	orrs	r2, r1
 800143c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001442:	4a58      	ldr	r2, [pc, #352]	@ (80015a4 <ADC_Init+0x1f4>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d022      	beq.n	800148e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	689a      	ldr	r2, [r3, #8]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001456:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	6899      	ldr	r1, [r3, #8]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	430a      	orrs	r2, r1
 8001468:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	689a      	ldr	r2, [r3, #8]
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001478:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	6899      	ldr	r1, [r3, #8]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	430a      	orrs	r2, r1
 800148a:	609a      	str	r2, [r3, #8]
 800148c:	e00f      	b.n	80014ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	689a      	ldr	r2, [r3, #8]
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800149c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	689a      	ldr	r2, [r3, #8]
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80014ac:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	689a      	ldr	r2, [r3, #8]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f022 0202 	bic.w	r2, r2, #2
 80014bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	6899      	ldr	r1, [r3, #8]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	7e1b      	ldrb	r3, [r3, #24]
 80014c8:	005a      	lsls	r2, r3, #1
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	430a      	orrs	r2, r1
 80014d0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d01b      	beq.n	8001514 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	685a      	ldr	r2, [r3, #4]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80014ea:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	685a      	ldr	r2, [r3, #4]
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80014fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	6859      	ldr	r1, [r3, #4]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001506:	3b01      	subs	r3, #1
 8001508:	035a      	lsls	r2, r3, #13
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	430a      	orrs	r2, r1
 8001510:	605a      	str	r2, [r3, #4]
 8001512:	e007      	b.n	8001524 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	685a      	ldr	r2, [r3, #4]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001522:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001532:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	69db      	ldr	r3, [r3, #28]
 800153e:	3b01      	subs	r3, #1
 8001540:	051a      	lsls	r2, r3, #20
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	430a      	orrs	r2, r1
 8001548:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	689a      	ldr	r2, [r3, #8]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001558:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	6899      	ldr	r1, [r3, #8]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001566:	025a      	lsls	r2, r3, #9
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	430a      	orrs	r2, r1
 800156e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	689a      	ldr	r2, [r3, #8]
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800157e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	6899      	ldr	r1, [r3, #8]
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	695b      	ldr	r3, [r3, #20]
 800158a:	029a      	lsls	r2, r3, #10
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	430a      	orrs	r2, r1
 8001592:	609a      	str	r2, [r3, #8]
}
 8001594:	bf00      	nop
 8001596:	3714      	adds	r7, #20
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	40012300 	.word	0x40012300
 80015a4:	0f000001 	.word	0x0f000001

080015a8 <__NVIC_SetPriorityGrouping>:
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f003 0307 	and.w	r3, r3, #7
 80015b6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015b8:	4b0c      	ldr	r3, [pc, #48]	@ (80015ec <__NVIC_SetPriorityGrouping+0x44>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015be:	68ba      	ldr	r2, [r7, #8]
 80015c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015c4:	4013      	ands	r3, r2
 80015c6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015da:	4a04      	ldr	r2, [pc, #16]	@ (80015ec <__NVIC_SetPriorityGrouping+0x44>)
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	60d3      	str	r3, [r2, #12]
}
 80015e0:	bf00      	nop
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ea:	4770      	bx	lr
 80015ec:	e000ed00 	.word	0xe000ed00

080015f0 <__NVIC_GetPriorityGrouping>:
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015f4:	4b04      	ldr	r3, [pc, #16]	@ (8001608 <__NVIC_GetPriorityGrouping+0x18>)
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	0a1b      	lsrs	r3, r3, #8
 80015fa:	f003 0307 	and.w	r3, r3, #7
}
 80015fe:	4618      	mov	r0, r3
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <__NVIC_SetPriority>:
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	6039      	str	r1, [r7, #0]
 8001616:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161c:	2b00      	cmp	r3, #0
 800161e:	db0a      	blt.n	8001636 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	b2da      	uxtb	r2, r3
 8001624:	490c      	ldr	r1, [pc, #48]	@ (8001658 <__NVIC_SetPriority+0x4c>)
 8001626:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800162a:	0112      	lsls	r2, r2, #4
 800162c:	b2d2      	uxtb	r2, r2
 800162e:	440b      	add	r3, r1
 8001630:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001634:	e00a      	b.n	800164c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	b2da      	uxtb	r2, r3
 800163a:	4908      	ldr	r1, [pc, #32]	@ (800165c <__NVIC_SetPriority+0x50>)
 800163c:	79fb      	ldrb	r3, [r7, #7]
 800163e:	f003 030f 	and.w	r3, r3, #15
 8001642:	3b04      	subs	r3, #4
 8001644:	0112      	lsls	r2, r2, #4
 8001646:	b2d2      	uxtb	r2, r2
 8001648:	440b      	add	r3, r1
 800164a:	761a      	strb	r2, [r3, #24]
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	e000e100 	.word	0xe000e100
 800165c:	e000ed00 	.word	0xe000ed00

08001660 <NVIC_EncodePriority>:
{
 8001660:	b480      	push	{r7}
 8001662:	b089      	sub	sp, #36	@ 0x24
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	f003 0307 	and.w	r3, r3, #7
 8001672:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	f1c3 0307 	rsb	r3, r3, #7
 800167a:	2b04      	cmp	r3, #4
 800167c:	bf28      	it	cs
 800167e:	2304      	movcs	r3, #4
 8001680:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001682:	69fb      	ldr	r3, [r7, #28]
 8001684:	3304      	adds	r3, #4
 8001686:	2b06      	cmp	r3, #6
 8001688:	d902      	bls.n	8001690 <NVIC_EncodePriority+0x30>
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	3b03      	subs	r3, #3
 800168e:	e000      	b.n	8001692 <NVIC_EncodePriority+0x32>
 8001690:	2300      	movs	r3, #0
 8001692:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001694:	f04f 32ff 	mov.w	r2, #4294967295
 8001698:	69bb      	ldr	r3, [r7, #24]
 800169a:	fa02 f303 	lsl.w	r3, r2, r3
 800169e:	43da      	mvns	r2, r3
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	401a      	ands	r2, r3
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016a8:	f04f 31ff 	mov.w	r1, #4294967295
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	fa01 f303 	lsl.w	r3, r1, r3
 80016b2:	43d9      	mvns	r1, r3
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016b8:	4313      	orrs	r3, r2
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3724      	adds	r7, #36	@ 0x24
 80016be:	46bd      	mov	sp, r7
 80016c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c4:	4770      	bx	lr
	...

080016c8 <SysTick_Config>:
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	3b01      	subs	r3, #1
 80016d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016d8:	d301      	bcc.n	80016de <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80016da:	2301      	movs	r3, #1
 80016dc:	e00f      	b.n	80016fe <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016de:	4a0a      	ldr	r2, [pc, #40]	@ (8001708 <SysTick_Config+0x40>)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	3b01      	subs	r3, #1
 80016e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016e6:	210f      	movs	r1, #15
 80016e8:	f04f 30ff 	mov.w	r0, #4294967295
 80016ec:	f7ff ff8e 	bl	800160c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016f0:	4b05      	ldr	r3, [pc, #20]	@ (8001708 <SysTick_Config+0x40>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016f6:	4b04      	ldr	r3, [pc, #16]	@ (8001708 <SysTick_Config+0x40>)
 80016f8:	2207      	movs	r2, #7
 80016fa:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80016fc:	2300      	movs	r3, #0
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	e000e010 	.word	0xe000e010

0800170c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	f7ff ff47 	bl	80015a8 <__NVIC_SetPriorityGrouping>
}
 800171a:	bf00      	nop
 800171c:	3708      	adds	r7, #8
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}

08001722 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001722:	b580      	push	{r7, lr}
 8001724:	b086      	sub	sp, #24
 8001726:	af00      	add	r7, sp, #0
 8001728:	4603      	mov	r3, r0
 800172a:	60b9      	str	r1, [r7, #8]
 800172c:	607a      	str	r2, [r7, #4]
 800172e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001730:	2300      	movs	r3, #0
 8001732:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001734:	f7ff ff5c 	bl	80015f0 <__NVIC_GetPriorityGrouping>
 8001738:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800173a:	687a      	ldr	r2, [r7, #4]
 800173c:	68b9      	ldr	r1, [r7, #8]
 800173e:	6978      	ldr	r0, [r7, #20]
 8001740:	f7ff ff8e 	bl	8001660 <NVIC_EncodePriority>
 8001744:	4602      	mov	r2, r0
 8001746:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800174a:	4611      	mov	r1, r2
 800174c:	4618      	mov	r0, r3
 800174e:	f7ff ff5d 	bl	800160c <__NVIC_SetPriority>
}
 8001752:	bf00      	nop
 8001754:	3718      	adds	r7, #24
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}

0800175a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800175a:	b580      	push	{r7, lr}
 800175c:	b082      	sub	sp, #8
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f7ff ffb0 	bl	80016c8 <SysTick_Config>
 8001768:	4603      	mov	r3, r0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
	...

08001774 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001774:	b480      	push	{r7}
 8001776:	b089      	sub	sp, #36	@ 0x24
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800177e:	2300      	movs	r3, #0
 8001780:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001782:	2300      	movs	r3, #0
 8001784:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001786:	2300      	movs	r3, #0
 8001788:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800178a:	2300      	movs	r3, #0
 800178c:	61fb      	str	r3, [r7, #28]
 800178e:	e165      	b.n	8001a5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001790:	2201      	movs	r2, #1
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	697a      	ldr	r2, [r7, #20]
 80017a0:	4013      	ands	r3, r2
 80017a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80017a4:	693a      	ldr	r2, [r7, #16]
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	f040 8154 	bne.w	8001a56 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	f003 0303 	and.w	r3, r3, #3
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d005      	beq.n	80017c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d130      	bne.n	8001828 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	2203      	movs	r2, #3
 80017d2:	fa02 f303 	lsl.w	r3, r2, r3
 80017d6:	43db      	mvns	r3, r3
 80017d8:	69ba      	ldr	r2, [r7, #24]
 80017da:	4013      	ands	r3, r2
 80017dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	68da      	ldr	r2, [r3, #12]
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ea:	69ba      	ldr	r2, [r7, #24]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017fc:	2201      	movs	r2, #1
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	43db      	mvns	r3, r3
 8001806:	69ba      	ldr	r2, [r7, #24]
 8001808:	4013      	ands	r3, r2
 800180a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	091b      	lsrs	r3, r3, #4
 8001812:	f003 0201 	and.w	r2, r3, #1
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	fa02 f303 	lsl.w	r3, r2, r3
 800181c:	69ba      	ldr	r2, [r7, #24]
 800181e:	4313      	orrs	r3, r2
 8001820:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	69ba      	ldr	r2, [r7, #24]
 8001826:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f003 0303 	and.w	r3, r3, #3
 8001830:	2b03      	cmp	r3, #3
 8001832:	d017      	beq.n	8001864 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800183a:	69fb      	ldr	r3, [r7, #28]
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	2203      	movs	r2, #3
 8001840:	fa02 f303 	lsl.w	r3, r2, r3
 8001844:	43db      	mvns	r3, r3
 8001846:	69ba      	ldr	r2, [r7, #24]
 8001848:	4013      	ands	r3, r2
 800184a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	689a      	ldr	r2, [r3, #8]
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	fa02 f303 	lsl.w	r3, r2, r3
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	4313      	orrs	r3, r2
 800185c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	69ba      	ldr	r2, [r7, #24]
 8001862:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	f003 0303 	and.w	r3, r3, #3
 800186c:	2b02      	cmp	r3, #2
 800186e:	d123      	bne.n	80018b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	08da      	lsrs	r2, r3, #3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	3208      	adds	r2, #8
 8001878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800187c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	f003 0307 	and.w	r3, r3, #7
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	220f      	movs	r2, #15
 8001888:	fa02 f303 	lsl.w	r3, r2, r3
 800188c:	43db      	mvns	r3, r3
 800188e:	69ba      	ldr	r2, [r7, #24]
 8001890:	4013      	ands	r3, r2
 8001892:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	691a      	ldr	r2, [r3, #16]
 8001898:	69fb      	ldr	r3, [r7, #28]
 800189a:	f003 0307 	and.w	r3, r3, #7
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	fa02 f303 	lsl.w	r3, r2, r3
 80018a4:	69ba      	ldr	r2, [r7, #24]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	08da      	lsrs	r2, r3, #3
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	3208      	adds	r2, #8
 80018b2:	69b9      	ldr	r1, [r7, #24]
 80018b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018be:	69fb      	ldr	r3, [r7, #28]
 80018c0:	005b      	lsls	r3, r3, #1
 80018c2:	2203      	movs	r2, #3
 80018c4:	fa02 f303 	lsl.w	r3, r2, r3
 80018c8:	43db      	mvns	r3, r3
 80018ca:	69ba      	ldr	r2, [r7, #24]
 80018cc:	4013      	ands	r3, r2
 80018ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	f003 0203 	and.w	r2, r3, #3
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	005b      	lsls	r3, r3, #1
 80018dc:	fa02 f303 	lsl.w	r3, r2, r3
 80018e0:	69ba      	ldr	r2, [r7, #24]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	69ba      	ldr	r2, [r7, #24]
 80018ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	f000 80ae 	beq.w	8001a56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	4b5d      	ldr	r3, [pc, #372]	@ (8001a74 <HAL_GPIO_Init+0x300>)
 8001900:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001902:	4a5c      	ldr	r2, [pc, #368]	@ (8001a74 <HAL_GPIO_Init+0x300>)
 8001904:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001908:	6453      	str	r3, [r2, #68]	@ 0x44
 800190a:	4b5a      	ldr	r3, [pc, #360]	@ (8001a74 <HAL_GPIO_Init+0x300>)
 800190c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800190e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001916:	4a58      	ldr	r2, [pc, #352]	@ (8001a78 <HAL_GPIO_Init+0x304>)
 8001918:	69fb      	ldr	r3, [r7, #28]
 800191a:	089b      	lsrs	r3, r3, #2
 800191c:	3302      	adds	r3, #2
 800191e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001922:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001924:	69fb      	ldr	r3, [r7, #28]
 8001926:	f003 0303 	and.w	r3, r3, #3
 800192a:	009b      	lsls	r3, r3, #2
 800192c:	220f      	movs	r2, #15
 800192e:	fa02 f303 	lsl.w	r3, r2, r3
 8001932:	43db      	mvns	r3, r3
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	4013      	ands	r3, r2
 8001938:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a4f      	ldr	r2, [pc, #316]	@ (8001a7c <HAL_GPIO_Init+0x308>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d025      	beq.n	800198e <HAL_GPIO_Init+0x21a>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a4e      	ldr	r2, [pc, #312]	@ (8001a80 <HAL_GPIO_Init+0x30c>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d01f      	beq.n	800198a <HAL_GPIO_Init+0x216>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4a4d      	ldr	r2, [pc, #308]	@ (8001a84 <HAL_GPIO_Init+0x310>)
 800194e:	4293      	cmp	r3, r2
 8001950:	d019      	beq.n	8001986 <HAL_GPIO_Init+0x212>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	4a4c      	ldr	r2, [pc, #304]	@ (8001a88 <HAL_GPIO_Init+0x314>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d013      	beq.n	8001982 <HAL_GPIO_Init+0x20e>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4a4b      	ldr	r2, [pc, #300]	@ (8001a8c <HAL_GPIO_Init+0x318>)
 800195e:	4293      	cmp	r3, r2
 8001960:	d00d      	beq.n	800197e <HAL_GPIO_Init+0x20a>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4a4a      	ldr	r2, [pc, #296]	@ (8001a90 <HAL_GPIO_Init+0x31c>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d007      	beq.n	800197a <HAL_GPIO_Init+0x206>
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	4a49      	ldr	r2, [pc, #292]	@ (8001a94 <HAL_GPIO_Init+0x320>)
 800196e:	4293      	cmp	r3, r2
 8001970:	d101      	bne.n	8001976 <HAL_GPIO_Init+0x202>
 8001972:	2306      	movs	r3, #6
 8001974:	e00c      	b.n	8001990 <HAL_GPIO_Init+0x21c>
 8001976:	2307      	movs	r3, #7
 8001978:	e00a      	b.n	8001990 <HAL_GPIO_Init+0x21c>
 800197a:	2305      	movs	r3, #5
 800197c:	e008      	b.n	8001990 <HAL_GPIO_Init+0x21c>
 800197e:	2304      	movs	r3, #4
 8001980:	e006      	b.n	8001990 <HAL_GPIO_Init+0x21c>
 8001982:	2303      	movs	r3, #3
 8001984:	e004      	b.n	8001990 <HAL_GPIO_Init+0x21c>
 8001986:	2302      	movs	r3, #2
 8001988:	e002      	b.n	8001990 <HAL_GPIO_Init+0x21c>
 800198a:	2301      	movs	r3, #1
 800198c:	e000      	b.n	8001990 <HAL_GPIO_Init+0x21c>
 800198e:	2300      	movs	r3, #0
 8001990:	69fa      	ldr	r2, [r7, #28]
 8001992:	f002 0203 	and.w	r2, r2, #3
 8001996:	0092      	lsls	r2, r2, #2
 8001998:	4093      	lsls	r3, r2
 800199a:	69ba      	ldr	r2, [r7, #24]
 800199c:	4313      	orrs	r3, r2
 800199e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80019a0:	4935      	ldr	r1, [pc, #212]	@ (8001a78 <HAL_GPIO_Init+0x304>)
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	089b      	lsrs	r3, r3, #2
 80019a6:	3302      	adds	r3, #2
 80019a8:	69ba      	ldr	r2, [r7, #24]
 80019aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80019ae:	4b3a      	ldr	r3, [pc, #232]	@ (8001a98 <HAL_GPIO_Init+0x324>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	43db      	mvns	r3, r3
 80019b8:	69ba      	ldr	r2, [r7, #24]
 80019ba:	4013      	ands	r3, r2
 80019bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d003      	beq.n	80019d2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80019ca:	69ba      	ldr	r2, [r7, #24]
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019d2:	4a31      	ldr	r2, [pc, #196]	@ (8001a98 <HAL_GPIO_Init+0x324>)
 80019d4:	69bb      	ldr	r3, [r7, #24]
 80019d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019d8:	4b2f      	ldr	r3, [pc, #188]	@ (8001a98 <HAL_GPIO_Init+0x324>)
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	43db      	mvns	r3, r3
 80019e2:	69ba      	ldr	r2, [r7, #24]
 80019e4:	4013      	ands	r3, r2
 80019e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d003      	beq.n	80019fc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80019f4:	69ba      	ldr	r2, [r7, #24]
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	4313      	orrs	r3, r2
 80019fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019fc:	4a26      	ldr	r2, [pc, #152]	@ (8001a98 <HAL_GPIO_Init+0x324>)
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001a02:	4b25      	ldr	r3, [pc, #148]	@ (8001a98 <HAL_GPIO_Init+0x324>)
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	43db      	mvns	r3, r3
 8001a0c:	69ba      	ldr	r2, [r7, #24]
 8001a0e:	4013      	ands	r3, r2
 8001a10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d003      	beq.n	8001a26 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001a1e:	69ba      	ldr	r2, [r7, #24]
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001a26:	4a1c      	ldr	r2, [pc, #112]	@ (8001a98 <HAL_GPIO_Init+0x324>)
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001a98 <HAL_GPIO_Init+0x324>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	43db      	mvns	r3, r3
 8001a36:	69ba      	ldr	r2, [r7, #24]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d003      	beq.n	8001a50 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001a48:	69ba      	ldr	r2, [r7, #24]
 8001a4a:	693b      	ldr	r3, [r7, #16]
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a50:	4a11      	ldr	r2, [pc, #68]	@ (8001a98 <HAL_GPIO_Init+0x324>)
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	3301      	adds	r3, #1
 8001a5a:	61fb      	str	r3, [r7, #28]
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	2b0f      	cmp	r3, #15
 8001a60:	f67f ae96 	bls.w	8001790 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a64:	bf00      	nop
 8001a66:	bf00      	nop
 8001a68:	3724      	adds	r7, #36	@ 0x24
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	40023800 	.word	0x40023800
 8001a78:	40013800 	.word	0x40013800
 8001a7c:	40020000 	.word	0x40020000
 8001a80:	40020400 	.word	0x40020400
 8001a84:	40020800 	.word	0x40020800
 8001a88:	40020c00 	.word	0x40020c00
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	40021400 	.word	0x40021400
 8001a94:	40021800 	.word	0x40021800
 8001a98:	40013c00 	.word	0x40013c00

08001a9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	807b      	strh	r3, [r7, #2]
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001aac:	787b      	ldrb	r3, [r7, #1]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d003      	beq.n	8001aba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ab2:	887a      	ldrh	r2, [r7, #2]
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001ab8:	e003      	b.n	8001ac2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001aba:	887b      	ldrh	r3, [r7, #2]
 8001abc:	041a      	lsls	r2, r3, #16
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	619a      	str	r2, [r3, #24]
}
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
	...

08001ad0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d101      	bne.n	8001ae4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e0cc      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ae4:	4b68      	ldr	r3, [pc, #416]	@ (8001c88 <HAL_RCC_ClockConfig+0x1b8>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 030f 	and.w	r3, r3, #15
 8001aec:	683a      	ldr	r2, [r7, #0]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d90c      	bls.n	8001b0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af2:	4b65      	ldr	r3, [pc, #404]	@ (8001c88 <HAL_RCC_ClockConfig+0x1b8>)
 8001af4:	683a      	ldr	r2, [r7, #0]
 8001af6:	b2d2      	uxtb	r2, r2
 8001af8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001afa:	4b63      	ldr	r3, [pc, #396]	@ (8001c88 <HAL_RCC_ClockConfig+0x1b8>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 030f 	and.w	r3, r3, #15
 8001b02:	683a      	ldr	r2, [r7, #0]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	d001      	beq.n	8001b0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e0b8      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0302 	and.w	r3, r3, #2
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d020      	beq.n	8001b5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0304 	and.w	r3, r3, #4
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d005      	beq.n	8001b30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b24:	4b59      	ldr	r3, [pc, #356]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	4a58      	ldr	r2, [pc, #352]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b2a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001b2e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 0308 	and.w	r3, r3, #8
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d005      	beq.n	8001b48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b3c:	4b53      	ldr	r3, [pc, #332]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	4a52      	ldr	r2, [pc, #328]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b42:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001b46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b48:	4b50      	ldr	r3, [pc, #320]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	494d      	ldr	r1, [pc, #308]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b56:	4313      	orrs	r3, r2
 8001b58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d044      	beq.n	8001bf0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d107      	bne.n	8001b7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b6e:	4b47      	ldr	r3, [pc, #284]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d119      	bne.n	8001bae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e07f      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d003      	beq.n	8001b8e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b8a:	2b03      	cmp	r3, #3
 8001b8c:	d107      	bne.n	8001b9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b8e:	4b3f      	ldr	r3, [pc, #252]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d109      	bne.n	8001bae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e06f      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b9e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 0302 	and.w	r3, r3, #2
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d101      	bne.n	8001bae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001baa:	2301      	movs	r3, #1
 8001bac:	e067      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001bae:	4b37      	ldr	r3, [pc, #220]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001bb0:	689b      	ldr	r3, [r3, #8]
 8001bb2:	f023 0203 	bic.w	r2, r3, #3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	4934      	ldr	r1, [pc, #208]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bc0:	f7ff f8e6 	bl	8000d90 <HAL_GetTick>
 8001bc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bc6:	e00a      	b.n	8001bde <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bc8:	f7ff f8e2 	bl	8000d90 <HAL_GetTick>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	1ad3      	subs	r3, r2, r3
 8001bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e04f      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bde:	4b2b      	ldr	r3, [pc, #172]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	f003 020c 	and.w	r2, r3, #12
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d1eb      	bne.n	8001bc8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bf0:	4b25      	ldr	r3, [pc, #148]	@ (8001c88 <HAL_RCC_ClockConfig+0x1b8>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 030f 	and.w	r3, r3, #15
 8001bf8:	683a      	ldr	r2, [r7, #0]
 8001bfa:	429a      	cmp	r2, r3
 8001bfc:	d20c      	bcs.n	8001c18 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bfe:	4b22      	ldr	r3, [pc, #136]	@ (8001c88 <HAL_RCC_ClockConfig+0x1b8>)
 8001c00:	683a      	ldr	r2, [r7, #0]
 8001c02:	b2d2      	uxtb	r2, r2
 8001c04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c06:	4b20      	ldr	r3, [pc, #128]	@ (8001c88 <HAL_RCC_ClockConfig+0x1b8>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 030f 	and.w	r3, r3, #15
 8001c0e:	683a      	ldr	r2, [r7, #0]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d001      	beq.n	8001c18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c14:	2301      	movs	r3, #1
 8001c16:	e032      	b.n	8001c7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0304 	and.w	r3, r3, #4
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d008      	beq.n	8001c36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c24:	4b19      	ldr	r3, [pc, #100]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	4916      	ldr	r1, [pc, #88]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c32:	4313      	orrs	r3, r2
 8001c34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 0308 	and.w	r3, r3, #8
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d009      	beq.n	8001c56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c42:	4b12      	ldr	r3, [pc, #72]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c44:	689b      	ldr	r3, [r3, #8]
 8001c46:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	691b      	ldr	r3, [r3, #16]
 8001c4e:	00db      	lsls	r3, r3, #3
 8001c50:	490e      	ldr	r1, [pc, #56]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c52:	4313      	orrs	r3, r2
 8001c54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c56:	f000 f855 	bl	8001d04 <HAL_RCC_GetSysClockFreq>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001c8c <HAL_RCC_ClockConfig+0x1bc>)
 8001c5e:	689b      	ldr	r3, [r3, #8]
 8001c60:	091b      	lsrs	r3, r3, #4
 8001c62:	f003 030f 	and.w	r3, r3, #15
 8001c66:	490a      	ldr	r1, [pc, #40]	@ (8001c90 <HAL_RCC_ClockConfig+0x1c0>)
 8001c68:	5ccb      	ldrb	r3, [r1, r3]
 8001c6a:	fa22 f303 	lsr.w	r3, r2, r3
 8001c6e:	4a09      	ldr	r2, [pc, #36]	@ (8001c94 <HAL_RCC_ClockConfig+0x1c4>)
 8001c70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001c72:	4b09      	ldr	r3, [pc, #36]	@ (8001c98 <HAL_RCC_ClockConfig+0x1c8>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff f846 	bl	8000d08 <HAL_InitTick>

  return HAL_OK;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	40023c00 	.word	0x40023c00
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	08003ab4 	.word	0x08003ab4
 8001c94:	20000000 	.word	0x20000000
 8001c98:	20000004 	.word	0x20000004

08001c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ca0:	4b03      	ldr	r3, [pc, #12]	@ (8001cb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	20000000 	.word	0x20000000

08001cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001cb8:	f7ff fff0 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	4b05      	ldr	r3, [pc, #20]	@ (8001cd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	0a9b      	lsrs	r3, r3, #10
 8001cc4:	f003 0307 	and.w	r3, r3, #7
 8001cc8:	4903      	ldr	r1, [pc, #12]	@ (8001cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cca:	5ccb      	ldrb	r3, [r1, r3]
 8001ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	08003ac4 	.word	0x08003ac4

08001cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ce0:	f7ff ffdc 	bl	8001c9c <HAL_RCC_GetHCLKFreq>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	4b05      	ldr	r3, [pc, #20]	@ (8001cfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	0b5b      	lsrs	r3, r3, #13
 8001cec:	f003 0307 	and.w	r3, r3, #7
 8001cf0:	4903      	ldr	r1, [pc, #12]	@ (8001d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cf2:	5ccb      	ldrb	r3, [r1, r3]
 8001cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40023800 	.word	0x40023800
 8001d00:	08003ac4 	.word	0x08003ac4

08001d04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001d08:	b0ae      	sub	sp, #184	@ 0xb8
 8001d0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001d12:	2300      	movs	r3, #0
 8001d14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001d24:	2300      	movs	r3, #0
 8001d26:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d2a:	4bcb      	ldr	r3, [pc, #812]	@ (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d2c:	689b      	ldr	r3, [r3, #8]
 8001d2e:	f003 030c 	and.w	r3, r3, #12
 8001d32:	2b0c      	cmp	r3, #12
 8001d34:	f200 8206 	bhi.w	8002144 <HAL_RCC_GetSysClockFreq+0x440>
 8001d38:	a201      	add	r2, pc, #4	@ (adr r2, 8001d40 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d3e:	bf00      	nop
 8001d40:	08001d75 	.word	0x08001d75
 8001d44:	08002145 	.word	0x08002145
 8001d48:	08002145 	.word	0x08002145
 8001d4c:	08002145 	.word	0x08002145
 8001d50:	08001d7d 	.word	0x08001d7d
 8001d54:	08002145 	.word	0x08002145
 8001d58:	08002145 	.word	0x08002145
 8001d5c:	08002145 	.word	0x08002145
 8001d60:	08001d85 	.word	0x08001d85
 8001d64:	08002145 	.word	0x08002145
 8001d68:	08002145 	.word	0x08002145
 8001d6c:	08002145 	.word	0x08002145
 8001d70:	08001f75 	.word	0x08001f75
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d74:	4bb9      	ldr	r3, [pc, #740]	@ (800205c <HAL_RCC_GetSysClockFreq+0x358>)
 8001d76:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001d7a:	e1e7      	b.n	800214c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d7c:	4bb8      	ldr	r3, [pc, #736]	@ (8002060 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001d7e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001d82:	e1e3      	b.n	800214c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d84:	4bb4      	ldr	r3, [pc, #720]	@ (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001d8c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d90:	4bb1      	ldr	r3, [pc, #708]	@ (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d071      	beq.n	8001e80 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d9c:	4bae      	ldr	r3, [pc, #696]	@ (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	099b      	lsrs	r3, r3, #6
 8001da2:	2200      	movs	r2, #0
 8001da4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001da8:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001dac:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001db0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001db4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8001db8:	2300      	movs	r3, #0
 8001dba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001dbe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001dc2:	4622      	mov	r2, r4
 8001dc4:	462b      	mov	r3, r5
 8001dc6:	f04f 0000 	mov.w	r0, #0
 8001dca:	f04f 0100 	mov.w	r1, #0
 8001dce:	0159      	lsls	r1, r3, #5
 8001dd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dd4:	0150      	lsls	r0, r2, #5
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	460b      	mov	r3, r1
 8001dda:	4621      	mov	r1, r4
 8001ddc:	1a51      	subs	r1, r2, r1
 8001dde:	6439      	str	r1, [r7, #64]	@ 0x40
 8001de0:	4629      	mov	r1, r5
 8001de2:	eb63 0301 	sbc.w	r3, r3, r1
 8001de6:	647b      	str	r3, [r7, #68]	@ 0x44
 8001de8:	f04f 0200 	mov.w	r2, #0
 8001dec:	f04f 0300 	mov.w	r3, #0
 8001df0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001df4:	4649      	mov	r1, r9
 8001df6:	018b      	lsls	r3, r1, #6
 8001df8:	4641      	mov	r1, r8
 8001dfa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001dfe:	4641      	mov	r1, r8
 8001e00:	018a      	lsls	r2, r1, #6
 8001e02:	4641      	mov	r1, r8
 8001e04:	1a51      	subs	r1, r2, r1
 8001e06:	63b9      	str	r1, [r7, #56]	@ 0x38
 8001e08:	4649      	mov	r1, r9
 8001e0a:	eb63 0301 	sbc.w	r3, r3, r1
 8001e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001e10:	f04f 0200 	mov.w	r2, #0
 8001e14:	f04f 0300 	mov.w	r3, #0
 8001e18:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001e1c:	4649      	mov	r1, r9
 8001e1e:	00cb      	lsls	r3, r1, #3
 8001e20:	4641      	mov	r1, r8
 8001e22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001e26:	4641      	mov	r1, r8
 8001e28:	00ca      	lsls	r2, r1, #3
 8001e2a:	4610      	mov	r0, r2
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	4603      	mov	r3, r0
 8001e30:	4622      	mov	r2, r4
 8001e32:	189b      	adds	r3, r3, r2
 8001e34:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e36:	462b      	mov	r3, r5
 8001e38:	460a      	mov	r2, r1
 8001e3a:	eb42 0303 	adc.w	r3, r2, r3
 8001e3e:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e40:	f04f 0200 	mov.w	r2, #0
 8001e44:	f04f 0300 	mov.w	r3, #0
 8001e48:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001e4c:	4629      	mov	r1, r5
 8001e4e:	024b      	lsls	r3, r1, #9
 8001e50:	4621      	mov	r1, r4
 8001e52:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001e56:	4621      	mov	r1, r4
 8001e58:	024a      	lsls	r2, r1, #9
 8001e5a:	4610      	mov	r0, r2
 8001e5c:	4619      	mov	r1, r3
 8001e5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e62:	2200      	movs	r2, #0
 8001e64:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8001e68:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001e6c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001e70:	f7fe fa1e 	bl	80002b0 <__aeabi_uldivmod>
 8001e74:	4602      	mov	r2, r0
 8001e76:	460b      	mov	r3, r1
 8001e78:	4613      	mov	r3, r2
 8001e7a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001e7e:	e067      	b.n	8001f50 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e80:	4b75      	ldr	r3, [pc, #468]	@ (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	099b      	lsrs	r3, r3, #6
 8001e86:	2200      	movs	r2, #0
 8001e88:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001e8c:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001e90:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001e94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e98:	67bb      	str	r3, [r7, #120]	@ 0x78
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001e9e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001ea2:	4622      	mov	r2, r4
 8001ea4:	462b      	mov	r3, r5
 8001ea6:	f04f 0000 	mov.w	r0, #0
 8001eaa:	f04f 0100 	mov.w	r1, #0
 8001eae:	0159      	lsls	r1, r3, #5
 8001eb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001eb4:	0150      	lsls	r0, r2, #5
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	460b      	mov	r3, r1
 8001eba:	4621      	mov	r1, r4
 8001ebc:	1a51      	subs	r1, r2, r1
 8001ebe:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001ec0:	4629      	mov	r1, r5
 8001ec2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ec8:	f04f 0200 	mov.w	r2, #0
 8001ecc:	f04f 0300 	mov.w	r3, #0
 8001ed0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001ed4:	4649      	mov	r1, r9
 8001ed6:	018b      	lsls	r3, r1, #6
 8001ed8:	4641      	mov	r1, r8
 8001eda:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001ede:	4641      	mov	r1, r8
 8001ee0:	018a      	lsls	r2, r1, #6
 8001ee2:	4641      	mov	r1, r8
 8001ee4:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ee8:	4649      	mov	r1, r9
 8001eea:	eb63 0b01 	sbc.w	fp, r3, r1
 8001eee:	f04f 0200 	mov.w	r2, #0
 8001ef2:	f04f 0300 	mov.w	r3, #0
 8001ef6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001efa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001efe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001f02:	4692      	mov	sl, r2
 8001f04:	469b      	mov	fp, r3
 8001f06:	4623      	mov	r3, r4
 8001f08:	eb1a 0303 	adds.w	r3, sl, r3
 8001f0c:	623b      	str	r3, [r7, #32]
 8001f0e:	462b      	mov	r3, r5
 8001f10:	eb4b 0303 	adc.w	r3, fp, r3
 8001f14:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f16:	f04f 0200 	mov.w	r2, #0
 8001f1a:	f04f 0300 	mov.w	r3, #0
 8001f1e:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001f22:	4629      	mov	r1, r5
 8001f24:	028b      	lsls	r3, r1, #10
 8001f26:	4621      	mov	r1, r4
 8001f28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001f2c:	4621      	mov	r1, r4
 8001f2e:	028a      	lsls	r2, r1, #10
 8001f30:	4610      	mov	r0, r2
 8001f32:	4619      	mov	r1, r3
 8001f34:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f38:	2200      	movs	r2, #0
 8001f3a:	673b      	str	r3, [r7, #112]	@ 0x70
 8001f3c:	677a      	str	r2, [r7, #116]	@ 0x74
 8001f3e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001f42:	f7fe f9b5 	bl	80002b0 <__aeabi_uldivmod>
 8001f46:	4602      	mov	r2, r0
 8001f48:	460b      	mov	r3, r1
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001f50:	4b41      	ldr	r3, [pc, #260]	@ (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	0c1b      	lsrs	r3, r3, #16
 8001f56:	f003 0303 	and.w	r3, r3, #3
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8001f62:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8001f66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f6e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001f72:	e0eb      	b.n	800214c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001f74:	4b38      	ldr	r3, [pc, #224]	@ (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f80:	4b35      	ldr	r3, [pc, #212]	@ (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d06b      	beq.n	8002064 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f8c:	4b32      	ldr	r3, [pc, #200]	@ (8002058 <HAL_RCC_GetSysClockFreq+0x354>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	099b      	lsrs	r3, r3, #6
 8001f92:	2200      	movs	r2, #0
 8001f94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001f96:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001f98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001f9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f9e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	667b      	str	r3, [r7, #100]	@ 0x64
 8001fa4:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8001fa8:	4622      	mov	r2, r4
 8001faa:	462b      	mov	r3, r5
 8001fac:	f04f 0000 	mov.w	r0, #0
 8001fb0:	f04f 0100 	mov.w	r1, #0
 8001fb4:	0159      	lsls	r1, r3, #5
 8001fb6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001fba:	0150      	lsls	r0, r2, #5
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	460b      	mov	r3, r1
 8001fc0:	4621      	mov	r1, r4
 8001fc2:	1a51      	subs	r1, r2, r1
 8001fc4:	61b9      	str	r1, [r7, #24]
 8001fc6:	4629      	mov	r1, r5
 8001fc8:	eb63 0301 	sbc.w	r3, r3, r1
 8001fcc:	61fb      	str	r3, [r7, #28]
 8001fce:	f04f 0200 	mov.w	r2, #0
 8001fd2:	f04f 0300 	mov.w	r3, #0
 8001fd6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001fda:	4659      	mov	r1, fp
 8001fdc:	018b      	lsls	r3, r1, #6
 8001fde:	4651      	mov	r1, sl
 8001fe0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001fe4:	4651      	mov	r1, sl
 8001fe6:	018a      	lsls	r2, r1, #6
 8001fe8:	4651      	mov	r1, sl
 8001fea:	ebb2 0801 	subs.w	r8, r2, r1
 8001fee:	4659      	mov	r1, fp
 8001ff0:	eb63 0901 	sbc.w	r9, r3, r1
 8001ff4:	f04f 0200 	mov.w	r2, #0
 8001ff8:	f04f 0300 	mov.w	r3, #0
 8001ffc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002000:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002004:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002008:	4690      	mov	r8, r2
 800200a:	4699      	mov	r9, r3
 800200c:	4623      	mov	r3, r4
 800200e:	eb18 0303 	adds.w	r3, r8, r3
 8002012:	613b      	str	r3, [r7, #16]
 8002014:	462b      	mov	r3, r5
 8002016:	eb49 0303 	adc.w	r3, r9, r3
 800201a:	617b      	str	r3, [r7, #20]
 800201c:	f04f 0200 	mov.w	r2, #0
 8002020:	f04f 0300 	mov.w	r3, #0
 8002024:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002028:	4629      	mov	r1, r5
 800202a:	024b      	lsls	r3, r1, #9
 800202c:	4621      	mov	r1, r4
 800202e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002032:	4621      	mov	r1, r4
 8002034:	024a      	lsls	r2, r1, #9
 8002036:	4610      	mov	r0, r2
 8002038:	4619      	mov	r1, r3
 800203a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800203e:	2200      	movs	r2, #0
 8002040:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002042:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002044:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002048:	f7fe f932 	bl	80002b0 <__aeabi_uldivmod>
 800204c:	4602      	mov	r2, r0
 800204e:	460b      	mov	r3, r1
 8002050:	4613      	mov	r3, r2
 8002052:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002056:	e065      	b.n	8002124 <HAL_RCC_GetSysClockFreq+0x420>
 8002058:	40023800 	.word	0x40023800
 800205c:	00f42400 	.word	0x00f42400
 8002060:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002064:	4b3d      	ldr	r3, [pc, #244]	@ (800215c <HAL_RCC_GetSysClockFreq+0x458>)
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	099b      	lsrs	r3, r3, #6
 800206a:	2200      	movs	r2, #0
 800206c:	4618      	mov	r0, r3
 800206e:	4611      	mov	r1, r2
 8002070:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002074:	653b      	str	r3, [r7, #80]	@ 0x50
 8002076:	2300      	movs	r3, #0
 8002078:	657b      	str	r3, [r7, #84]	@ 0x54
 800207a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800207e:	4642      	mov	r2, r8
 8002080:	464b      	mov	r3, r9
 8002082:	f04f 0000 	mov.w	r0, #0
 8002086:	f04f 0100 	mov.w	r1, #0
 800208a:	0159      	lsls	r1, r3, #5
 800208c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002090:	0150      	lsls	r0, r2, #5
 8002092:	4602      	mov	r2, r0
 8002094:	460b      	mov	r3, r1
 8002096:	4641      	mov	r1, r8
 8002098:	1a51      	subs	r1, r2, r1
 800209a:	60b9      	str	r1, [r7, #8]
 800209c:	4649      	mov	r1, r9
 800209e:	eb63 0301 	sbc.w	r3, r3, r1
 80020a2:	60fb      	str	r3, [r7, #12]
 80020a4:	f04f 0200 	mov.w	r2, #0
 80020a8:	f04f 0300 	mov.w	r3, #0
 80020ac:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80020b0:	4659      	mov	r1, fp
 80020b2:	018b      	lsls	r3, r1, #6
 80020b4:	4651      	mov	r1, sl
 80020b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80020ba:	4651      	mov	r1, sl
 80020bc:	018a      	lsls	r2, r1, #6
 80020be:	4651      	mov	r1, sl
 80020c0:	1a54      	subs	r4, r2, r1
 80020c2:	4659      	mov	r1, fp
 80020c4:	eb63 0501 	sbc.w	r5, r3, r1
 80020c8:	f04f 0200 	mov.w	r2, #0
 80020cc:	f04f 0300 	mov.w	r3, #0
 80020d0:	00eb      	lsls	r3, r5, #3
 80020d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80020d6:	00e2      	lsls	r2, r4, #3
 80020d8:	4614      	mov	r4, r2
 80020da:	461d      	mov	r5, r3
 80020dc:	4643      	mov	r3, r8
 80020de:	18e3      	adds	r3, r4, r3
 80020e0:	603b      	str	r3, [r7, #0]
 80020e2:	464b      	mov	r3, r9
 80020e4:	eb45 0303 	adc.w	r3, r5, r3
 80020e8:	607b      	str	r3, [r7, #4]
 80020ea:	f04f 0200 	mov.w	r2, #0
 80020ee:	f04f 0300 	mov.w	r3, #0
 80020f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80020f6:	4629      	mov	r1, r5
 80020f8:	028b      	lsls	r3, r1, #10
 80020fa:	4621      	mov	r1, r4
 80020fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002100:	4621      	mov	r1, r4
 8002102:	028a      	lsls	r2, r1, #10
 8002104:	4610      	mov	r0, r2
 8002106:	4619      	mov	r1, r3
 8002108:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800210c:	2200      	movs	r2, #0
 800210e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002110:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8002112:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002116:	f7fe f8cb 	bl	80002b0 <__aeabi_uldivmod>
 800211a:	4602      	mov	r2, r0
 800211c:	460b      	mov	r3, r1
 800211e:	4613      	mov	r3, r2
 8002120:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002124:	4b0d      	ldr	r3, [pc, #52]	@ (800215c <HAL_RCC_GetSysClockFreq+0x458>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	0f1b      	lsrs	r3, r3, #28
 800212a:	f003 0307 	and.w	r3, r3, #7
 800212e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8002132:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002136:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800213a:	fbb2 f3f3 	udiv	r3, r2, r3
 800213e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002142:	e003      	b.n	800214c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002144:	4b06      	ldr	r3, [pc, #24]	@ (8002160 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002146:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800214a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800214c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002150:	4618      	mov	r0, r3
 8002152:	37b8      	adds	r7, #184	@ 0xb8
 8002154:	46bd      	mov	sp, r7
 8002156:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800215a:	bf00      	nop
 800215c:	40023800 	.word	0x40023800
 8002160:	00f42400 	.word	0x00f42400

08002164 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b086      	sub	sp, #24
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d101      	bne.n	8002176 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e28d      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0301 	and.w	r3, r3, #1
 800217e:	2b00      	cmp	r3, #0
 8002180:	f000 8083 	beq.w	800228a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002184:	4b94      	ldr	r3, [pc, #592]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f003 030c 	and.w	r3, r3, #12
 800218c:	2b04      	cmp	r3, #4
 800218e:	d019      	beq.n	80021c4 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002190:	4b91      	ldr	r3, [pc, #580]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f003 030c 	and.w	r3, r3, #12
        || \
 8002198:	2b08      	cmp	r3, #8
 800219a:	d106      	bne.n	80021aa <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 800219c:	4b8e      	ldr	r3, [pc, #568]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021a8:	d00c      	beq.n	80021c4 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021aa:	4b8b      	ldr	r3, [pc, #556]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80021b2:	2b0c      	cmp	r3, #12
 80021b4:	d112      	bne.n	80021dc <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80021b6:	4b88      	ldr	r3, [pc, #544]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80021be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021c2:	d10b      	bne.n	80021dc <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021c4:	4b84      	ldr	r3, [pc, #528]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d05b      	beq.n	8002288 <HAL_RCC_OscConfig+0x124>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d157      	bne.n	8002288 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e25a      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80021e4:	d106      	bne.n	80021f4 <HAL_RCC_OscConfig+0x90>
 80021e6:	4b7c      	ldr	r3, [pc, #496]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4a7b      	ldr	r2, [pc, #492]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 80021ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021f0:	6013      	str	r3, [r2, #0]
 80021f2:	e01d      	b.n	8002230 <HAL_RCC_OscConfig+0xcc>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80021fc:	d10c      	bne.n	8002218 <HAL_RCC_OscConfig+0xb4>
 80021fe:	4b76      	ldr	r3, [pc, #472]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a75      	ldr	r2, [pc, #468]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002204:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002208:	6013      	str	r3, [r2, #0]
 800220a:	4b73      	ldr	r3, [pc, #460]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4a72      	ldr	r2, [pc, #456]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002210:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002214:	6013      	str	r3, [r2, #0]
 8002216:	e00b      	b.n	8002230 <HAL_RCC_OscConfig+0xcc>
 8002218:	4b6f      	ldr	r3, [pc, #444]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a6e      	ldr	r2, [pc, #440]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 800221e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002222:	6013      	str	r3, [r2, #0]
 8002224:	4b6c      	ldr	r3, [pc, #432]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a6b      	ldr	r2, [pc, #428]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 800222a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800222e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d013      	beq.n	8002260 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002238:	f7fe fdaa 	bl	8000d90 <HAL_GetTick>
 800223c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800223e:	e008      	b.n	8002252 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002240:	f7fe fda6 	bl	8000d90 <HAL_GetTick>
 8002244:	4602      	mov	r2, r0
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	1ad3      	subs	r3, r2, r3
 800224a:	2b64      	cmp	r3, #100	@ 0x64
 800224c:	d901      	bls.n	8002252 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e21f      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002252:	4b61      	ldr	r3, [pc, #388]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800225a:	2b00      	cmp	r3, #0
 800225c:	d0f0      	beq.n	8002240 <HAL_RCC_OscConfig+0xdc>
 800225e:	e014      	b.n	800228a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002260:	f7fe fd96 	bl	8000d90 <HAL_GetTick>
 8002264:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002266:	e008      	b.n	800227a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002268:	f7fe fd92 	bl	8000d90 <HAL_GetTick>
 800226c:	4602      	mov	r2, r0
 800226e:	693b      	ldr	r3, [r7, #16]
 8002270:	1ad3      	subs	r3, r2, r3
 8002272:	2b64      	cmp	r3, #100	@ 0x64
 8002274:	d901      	bls.n	800227a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002276:	2303      	movs	r3, #3
 8002278:	e20b      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800227a:	4b57      	ldr	r3, [pc, #348]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d1f0      	bne.n	8002268 <HAL_RCC_OscConfig+0x104>
 8002286:	e000      	b.n	800228a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002288:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d06f      	beq.n	8002376 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002296:	4b50      	ldr	r3, [pc, #320]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f003 030c 	and.w	r3, r3, #12
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d017      	beq.n	80022d2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80022a2:	4b4d      	ldr	r3, [pc, #308]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	f003 030c 	and.w	r3, r3, #12
        || \
 80022aa:	2b08      	cmp	r3, #8
 80022ac:	d105      	bne.n	80022ba <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80022ae:	4b4a      	ldr	r3, [pc, #296]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d00b      	beq.n	80022d2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022ba:	4b47      	ldr	r3, [pc, #284]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80022c2:	2b0c      	cmp	r3, #12
 80022c4:	d11c      	bne.n	8002300 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80022c6:	4b44      	ldr	r3, [pc, #272]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d116      	bne.n	8002300 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022d2:	4b41      	ldr	r3, [pc, #260]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0302 	and.w	r3, r3, #2
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d005      	beq.n	80022ea <HAL_RCC_OscConfig+0x186>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	68db      	ldr	r3, [r3, #12]
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d001      	beq.n	80022ea <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e1d3      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ea:	4b3b      	ldr	r3, [pc, #236]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	4937      	ldr	r1, [pc, #220]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 80022fa:	4313      	orrs	r3, r2
 80022fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022fe:	e03a      	b.n	8002376 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d020      	beq.n	800234a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002308:	4b34      	ldr	r3, [pc, #208]	@ (80023dc <HAL_RCC_OscConfig+0x278>)
 800230a:	2201      	movs	r2, #1
 800230c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230e:	f7fe fd3f 	bl	8000d90 <HAL_GetTick>
 8002312:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002314:	e008      	b.n	8002328 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002316:	f7fe fd3b 	bl	8000d90 <HAL_GetTick>
 800231a:	4602      	mov	r2, r0
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	1ad3      	subs	r3, r2, r3
 8002320:	2b02      	cmp	r3, #2
 8002322:	d901      	bls.n	8002328 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002324:	2303      	movs	r3, #3
 8002326:	e1b4      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002328:	4b2b      	ldr	r3, [pc, #172]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0302 	and.w	r3, r3, #2
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0f0      	beq.n	8002316 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002334:	4b28      	ldr	r3, [pc, #160]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	691b      	ldr	r3, [r3, #16]
 8002340:	00db      	lsls	r3, r3, #3
 8002342:	4925      	ldr	r1, [pc, #148]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 8002344:	4313      	orrs	r3, r2
 8002346:	600b      	str	r3, [r1, #0]
 8002348:	e015      	b.n	8002376 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800234a:	4b24      	ldr	r3, [pc, #144]	@ (80023dc <HAL_RCC_OscConfig+0x278>)
 800234c:	2200      	movs	r2, #0
 800234e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002350:	f7fe fd1e 	bl	8000d90 <HAL_GetTick>
 8002354:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002356:	e008      	b.n	800236a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002358:	f7fe fd1a 	bl	8000d90 <HAL_GetTick>
 800235c:	4602      	mov	r2, r0
 800235e:	693b      	ldr	r3, [r7, #16]
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b02      	cmp	r3, #2
 8002364:	d901      	bls.n	800236a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002366:	2303      	movs	r3, #3
 8002368:	e193      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800236a:	4b1b      	ldr	r3, [pc, #108]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d1f0      	bne.n	8002358 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0308 	and.w	r3, r3, #8
 800237e:	2b00      	cmp	r3, #0
 8002380:	d036      	beq.n	80023f0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d016      	beq.n	80023b8 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800238a:	4b15      	ldr	r3, [pc, #84]	@ (80023e0 <HAL_RCC_OscConfig+0x27c>)
 800238c:	2201      	movs	r2, #1
 800238e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002390:	f7fe fcfe 	bl	8000d90 <HAL_GetTick>
 8002394:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002396:	e008      	b.n	80023aa <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002398:	f7fe fcfa 	bl	8000d90 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	693b      	ldr	r3, [r7, #16]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d901      	bls.n	80023aa <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80023a6:	2303      	movs	r3, #3
 80023a8:	e173      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023aa:	4b0b      	ldr	r3, [pc, #44]	@ (80023d8 <HAL_RCC_OscConfig+0x274>)
 80023ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023ae:	f003 0302 	and.w	r3, r3, #2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d0f0      	beq.n	8002398 <HAL_RCC_OscConfig+0x234>
 80023b6:	e01b      	b.n	80023f0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023b8:	4b09      	ldr	r3, [pc, #36]	@ (80023e0 <HAL_RCC_OscConfig+0x27c>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023be:	f7fe fce7 	bl	8000d90 <HAL_GetTick>
 80023c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023c4:	e00e      	b.n	80023e4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023c6:	f7fe fce3 	bl	8000d90 <HAL_GetTick>
 80023ca:	4602      	mov	r2, r0
 80023cc:	693b      	ldr	r3, [r7, #16]
 80023ce:	1ad3      	subs	r3, r2, r3
 80023d0:	2b02      	cmp	r3, #2
 80023d2:	d907      	bls.n	80023e4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80023d4:	2303      	movs	r3, #3
 80023d6:	e15c      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
 80023d8:	40023800 	.word	0x40023800
 80023dc:	42470000 	.word	0x42470000
 80023e0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023e4:	4b8a      	ldr	r3, [pc, #552]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80023e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d1ea      	bne.n	80023c6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f000 8097 	beq.w	800252c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80023fe:	2300      	movs	r3, #0
 8002400:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002402:	4b83      	ldr	r3, [pc, #524]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002406:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d10f      	bne.n	800242e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800240e:	2300      	movs	r3, #0
 8002410:	60bb      	str	r3, [r7, #8]
 8002412:	4b7f      	ldr	r3, [pc, #508]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002416:	4a7e      	ldr	r2, [pc, #504]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002418:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800241c:	6413      	str	r3, [r2, #64]	@ 0x40
 800241e:	4b7c      	ldr	r3, [pc, #496]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002422:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002426:	60bb      	str	r3, [r7, #8]
 8002428:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800242a:	2301      	movs	r3, #1
 800242c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800242e:	4b79      	ldr	r3, [pc, #484]	@ (8002614 <HAL_RCC_OscConfig+0x4b0>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002436:	2b00      	cmp	r3, #0
 8002438:	d118      	bne.n	800246c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800243a:	4b76      	ldr	r3, [pc, #472]	@ (8002614 <HAL_RCC_OscConfig+0x4b0>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a75      	ldr	r2, [pc, #468]	@ (8002614 <HAL_RCC_OscConfig+0x4b0>)
 8002440:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002444:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002446:	f7fe fca3 	bl	8000d90 <HAL_GetTick>
 800244a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800244c:	e008      	b.n	8002460 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800244e:	f7fe fc9f 	bl	8000d90 <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	2b02      	cmp	r3, #2
 800245a:	d901      	bls.n	8002460 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e118      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002460:	4b6c      	ldr	r3, [pc, #432]	@ (8002614 <HAL_RCC_OscConfig+0x4b0>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002468:	2b00      	cmp	r3, #0
 800246a:	d0f0      	beq.n	800244e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	2b01      	cmp	r3, #1
 8002472:	d106      	bne.n	8002482 <HAL_RCC_OscConfig+0x31e>
 8002474:	4b66      	ldr	r3, [pc, #408]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002476:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002478:	4a65      	ldr	r2, [pc, #404]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 800247a:	f043 0301 	orr.w	r3, r3, #1
 800247e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002480:	e01c      	b.n	80024bc <HAL_RCC_OscConfig+0x358>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	2b05      	cmp	r3, #5
 8002488:	d10c      	bne.n	80024a4 <HAL_RCC_OscConfig+0x340>
 800248a:	4b61      	ldr	r3, [pc, #388]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 800248c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800248e:	4a60      	ldr	r2, [pc, #384]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002490:	f043 0304 	orr.w	r3, r3, #4
 8002494:	6713      	str	r3, [r2, #112]	@ 0x70
 8002496:	4b5e      	ldr	r3, [pc, #376]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002498:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800249a:	4a5d      	ldr	r2, [pc, #372]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80024a2:	e00b      	b.n	80024bc <HAL_RCC_OscConfig+0x358>
 80024a4:	4b5a      	ldr	r3, [pc, #360]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80024a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024a8:	4a59      	ldr	r2, [pc, #356]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80024aa:	f023 0301 	bic.w	r3, r3, #1
 80024ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80024b0:	4b57      	ldr	r3, [pc, #348]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80024b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024b4:	4a56      	ldr	r2, [pc, #344]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80024b6:	f023 0304 	bic.w	r3, r3, #4
 80024ba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d015      	beq.n	80024f0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024c4:	f7fe fc64 	bl	8000d90 <HAL_GetTick>
 80024c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024ca:	e00a      	b.n	80024e2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024cc:	f7fe fc60 	bl	8000d90 <HAL_GetTick>
 80024d0:	4602      	mov	r2, r0
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80024da:	4293      	cmp	r3, r2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e0d7      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024e2:	4b4b      	ldr	r3, [pc, #300]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80024e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d0ee      	beq.n	80024cc <HAL_RCC_OscConfig+0x368>
 80024ee:	e014      	b.n	800251a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024f0:	f7fe fc4e 	bl	8000d90 <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024f6:	e00a      	b.n	800250e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024f8:	f7fe fc4a 	bl	8000d90 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002506:	4293      	cmp	r3, r2
 8002508:	d901      	bls.n	800250e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800250a:	2303      	movs	r3, #3
 800250c:	e0c1      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800250e:	4b40      	ldr	r3, [pc, #256]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002510:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d1ee      	bne.n	80024f8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800251a:	7dfb      	ldrb	r3, [r7, #23]
 800251c:	2b01      	cmp	r3, #1
 800251e:	d105      	bne.n	800252c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002520:	4b3b      	ldr	r3, [pc, #236]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002522:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002524:	4a3a      	ldr	r2, [pc, #232]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002526:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800252a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	699b      	ldr	r3, [r3, #24]
 8002530:	2b00      	cmp	r3, #0
 8002532:	f000 80ad 	beq.w	8002690 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002536:	4b36      	ldr	r3, [pc, #216]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f003 030c 	and.w	r3, r3, #12
 800253e:	2b08      	cmp	r3, #8
 8002540:	d060      	beq.n	8002604 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	2b02      	cmp	r3, #2
 8002548:	d145      	bne.n	80025d6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800254a:	4b33      	ldr	r3, [pc, #204]	@ (8002618 <HAL_RCC_OscConfig+0x4b4>)
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002550:	f7fe fc1e 	bl	8000d90 <HAL_GetTick>
 8002554:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002556:	e008      	b.n	800256a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002558:	f7fe fc1a 	bl	8000d90 <HAL_GetTick>
 800255c:	4602      	mov	r2, r0
 800255e:	693b      	ldr	r3, [r7, #16]
 8002560:	1ad3      	subs	r3, r2, r3
 8002562:	2b02      	cmp	r3, #2
 8002564:	d901      	bls.n	800256a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002566:	2303      	movs	r3, #3
 8002568:	e093      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800256a:	4b29      	ldr	r3, [pc, #164]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d1f0      	bne.n	8002558 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	69da      	ldr	r2, [r3, #28]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a1b      	ldr	r3, [r3, #32]
 800257e:	431a      	orrs	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002584:	019b      	lsls	r3, r3, #6
 8002586:	431a      	orrs	r2, r3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800258c:	085b      	lsrs	r3, r3, #1
 800258e:	3b01      	subs	r3, #1
 8002590:	041b      	lsls	r3, r3, #16
 8002592:	431a      	orrs	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002598:	061b      	lsls	r3, r3, #24
 800259a:	431a      	orrs	r2, r3
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a0:	071b      	lsls	r3, r3, #28
 80025a2:	491b      	ldr	r1, [pc, #108]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80025a4:	4313      	orrs	r3, r2
 80025a6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025a8:	4b1b      	ldr	r3, [pc, #108]	@ (8002618 <HAL_RCC_OscConfig+0x4b4>)
 80025aa:	2201      	movs	r2, #1
 80025ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ae:	f7fe fbef 	bl	8000d90 <HAL_GetTick>
 80025b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025b4:	e008      	b.n	80025c8 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025b6:	f7fe fbeb 	bl	8000d90 <HAL_GetTick>
 80025ba:	4602      	mov	r2, r0
 80025bc:	693b      	ldr	r3, [r7, #16]
 80025be:	1ad3      	subs	r3, r2, r3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d901      	bls.n	80025c8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80025c4:	2303      	movs	r3, #3
 80025c6:	e064      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025c8:	4b11      	ldr	r3, [pc, #68]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d0f0      	beq.n	80025b6 <HAL_RCC_OscConfig+0x452>
 80025d4:	e05c      	b.n	8002690 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025d6:	4b10      	ldr	r3, [pc, #64]	@ (8002618 <HAL_RCC_OscConfig+0x4b4>)
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025dc:	f7fe fbd8 	bl	8000d90 <HAL_GetTick>
 80025e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025e4:	f7fe fbd4 	bl	8000d90 <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	693b      	ldr	r3, [r7, #16]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e04d      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025f6:	4b06      	ldr	r3, [pc, #24]	@ (8002610 <HAL_RCC_OscConfig+0x4ac>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d1f0      	bne.n	80025e4 <HAL_RCC_OscConfig+0x480>
 8002602:	e045      	b.n	8002690 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	699b      	ldr	r3, [r3, #24]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d107      	bne.n	800261c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e040      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
 8002610:	40023800 	.word	0x40023800
 8002614:	40007000 	.word	0x40007000
 8002618:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800261c:	4b1f      	ldr	r3, [pc, #124]	@ (800269c <HAL_RCC_OscConfig+0x538>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	2b01      	cmp	r3, #1
 8002628:	d030      	beq.n	800268c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002634:	429a      	cmp	r2, r3
 8002636:	d129      	bne.n	800268c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002642:	429a      	cmp	r2, r3
 8002644:	d122      	bne.n	800268c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002646:	68fa      	ldr	r2, [r7, #12]
 8002648:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800264c:	4013      	ands	r3, r2
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002652:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002654:	4293      	cmp	r3, r2
 8002656:	d119      	bne.n	800268c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002662:	085b      	lsrs	r3, r3, #1
 8002664:	3b01      	subs	r3, #1
 8002666:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002668:	429a      	cmp	r2, r3
 800266a:	d10f      	bne.n	800268c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002676:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002678:	429a      	cmp	r2, r3
 800267a:	d107      	bne.n	800268c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002686:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002688:	429a      	cmp	r2, r3
 800268a:	d001      	beq.n	8002690 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e000      	b.n	8002692 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002690:	2300      	movs	r3, #0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3718      	adds	r7, #24
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	40023800 	.word	0x40023800

080026a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d101      	bne.n	80026b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e042      	b.n	8002738 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d106      	bne.n	80026cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7fe f9c2 	bl	8000a50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2224      	movs	r2, #36	@ 0x24
 80026d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	68da      	ldr	r2, [r3, #12]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80026e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 f82b 	bl	8002740 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	691a      	ldr	r2, [r3, #16]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80026f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	695a      	ldr	r2, [r3, #20]
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002708:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	68da      	ldr	r2, [r3, #12]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002718:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2220      	movs	r2, #32
 8002724:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2220      	movs	r2, #32
 800272c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2200      	movs	r2, #0
 8002734:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3708      	adds	r7, #8
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002740:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002744:	b0c0      	sub	sp, #256	@ 0x100
 8002746:	af00      	add	r7, sp, #0
 8002748:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800274c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	691b      	ldr	r3, [r3, #16]
 8002754:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800275c:	68d9      	ldr	r1, [r3, #12]
 800275e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	ea40 0301 	orr.w	r3, r0, r1
 8002768:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800276a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800276e:	689a      	ldr	r2, [r3, #8]
 8002770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002774:	691b      	ldr	r3, [r3, #16]
 8002776:	431a      	orrs	r2, r3
 8002778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800277c:	695b      	ldr	r3, [r3, #20]
 800277e:	431a      	orrs	r2, r3
 8002780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002784:	69db      	ldr	r3, [r3, #28]
 8002786:	4313      	orrs	r3, r2
 8002788:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800278c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	68db      	ldr	r3, [r3, #12]
 8002794:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002798:	f021 010c 	bic.w	r1, r1, #12
 800279c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027a0:	681a      	ldr	r2, [r3, #0]
 80027a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80027a6:	430b      	orrs	r3, r1
 80027a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	695b      	ldr	r3, [r3, #20]
 80027b2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80027b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027ba:	6999      	ldr	r1, [r3, #24]
 80027bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	ea40 0301 	orr.w	r3, r0, r1
 80027c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80027c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	4b8f      	ldr	r3, [pc, #572]	@ (8002a0c <UART_SetConfig+0x2cc>)
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d005      	beq.n	80027e0 <UART_SetConfig+0xa0>
 80027d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	4b8d      	ldr	r3, [pc, #564]	@ (8002a10 <UART_SetConfig+0x2d0>)
 80027dc:	429a      	cmp	r2, r3
 80027de:	d104      	bne.n	80027ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80027e0:	f7ff fa7c 	bl	8001cdc <HAL_RCC_GetPCLK2Freq>
 80027e4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80027e8:	e003      	b.n	80027f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80027ea:	f7ff fa63 	bl	8001cb4 <HAL_RCC_GetPCLK1Freq>
 80027ee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80027f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027f6:	69db      	ldr	r3, [r3, #28]
 80027f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80027fc:	f040 810c 	bne.w	8002a18 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002800:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002804:	2200      	movs	r2, #0
 8002806:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800280a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800280e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002812:	4622      	mov	r2, r4
 8002814:	462b      	mov	r3, r5
 8002816:	1891      	adds	r1, r2, r2
 8002818:	65b9      	str	r1, [r7, #88]	@ 0x58
 800281a:	415b      	adcs	r3, r3
 800281c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800281e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002822:	4621      	mov	r1, r4
 8002824:	eb12 0801 	adds.w	r8, r2, r1
 8002828:	4629      	mov	r1, r5
 800282a:	eb43 0901 	adc.w	r9, r3, r1
 800282e:	f04f 0200 	mov.w	r2, #0
 8002832:	f04f 0300 	mov.w	r3, #0
 8002836:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800283a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800283e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002842:	4690      	mov	r8, r2
 8002844:	4699      	mov	r9, r3
 8002846:	4623      	mov	r3, r4
 8002848:	eb18 0303 	adds.w	r3, r8, r3
 800284c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002850:	462b      	mov	r3, r5
 8002852:	eb49 0303 	adc.w	r3, r9, r3
 8002856:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800285a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2200      	movs	r2, #0
 8002862:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002866:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800286a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800286e:	460b      	mov	r3, r1
 8002870:	18db      	adds	r3, r3, r3
 8002872:	653b      	str	r3, [r7, #80]	@ 0x50
 8002874:	4613      	mov	r3, r2
 8002876:	eb42 0303 	adc.w	r3, r2, r3
 800287a:	657b      	str	r3, [r7, #84]	@ 0x54
 800287c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002880:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002884:	f7fd fd14 	bl	80002b0 <__aeabi_uldivmod>
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	4b61      	ldr	r3, [pc, #388]	@ (8002a14 <UART_SetConfig+0x2d4>)
 800288e:	fba3 2302 	umull	r2, r3, r3, r2
 8002892:	095b      	lsrs	r3, r3, #5
 8002894:	011c      	lsls	r4, r3, #4
 8002896:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800289a:	2200      	movs	r2, #0
 800289c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80028a0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80028a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80028a8:	4642      	mov	r2, r8
 80028aa:	464b      	mov	r3, r9
 80028ac:	1891      	adds	r1, r2, r2
 80028ae:	64b9      	str	r1, [r7, #72]	@ 0x48
 80028b0:	415b      	adcs	r3, r3
 80028b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80028b8:	4641      	mov	r1, r8
 80028ba:	eb12 0a01 	adds.w	sl, r2, r1
 80028be:	4649      	mov	r1, r9
 80028c0:	eb43 0b01 	adc.w	fp, r3, r1
 80028c4:	f04f 0200 	mov.w	r2, #0
 80028c8:	f04f 0300 	mov.w	r3, #0
 80028cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80028d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80028d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80028d8:	4692      	mov	sl, r2
 80028da:	469b      	mov	fp, r3
 80028dc:	4643      	mov	r3, r8
 80028de:	eb1a 0303 	adds.w	r3, sl, r3
 80028e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80028e6:	464b      	mov	r3, r9
 80028e8:	eb4b 0303 	adc.w	r3, fp, r3
 80028ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80028f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80028fc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002900:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002904:	460b      	mov	r3, r1
 8002906:	18db      	adds	r3, r3, r3
 8002908:	643b      	str	r3, [r7, #64]	@ 0x40
 800290a:	4613      	mov	r3, r2
 800290c:	eb42 0303 	adc.w	r3, r2, r3
 8002910:	647b      	str	r3, [r7, #68]	@ 0x44
 8002912:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002916:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800291a:	f7fd fcc9 	bl	80002b0 <__aeabi_uldivmod>
 800291e:	4602      	mov	r2, r0
 8002920:	460b      	mov	r3, r1
 8002922:	4611      	mov	r1, r2
 8002924:	4b3b      	ldr	r3, [pc, #236]	@ (8002a14 <UART_SetConfig+0x2d4>)
 8002926:	fba3 2301 	umull	r2, r3, r3, r1
 800292a:	095b      	lsrs	r3, r3, #5
 800292c:	2264      	movs	r2, #100	@ 0x64
 800292e:	fb02 f303 	mul.w	r3, r2, r3
 8002932:	1acb      	subs	r3, r1, r3
 8002934:	00db      	lsls	r3, r3, #3
 8002936:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800293a:	4b36      	ldr	r3, [pc, #216]	@ (8002a14 <UART_SetConfig+0x2d4>)
 800293c:	fba3 2302 	umull	r2, r3, r3, r2
 8002940:	095b      	lsrs	r3, r3, #5
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002948:	441c      	add	r4, r3
 800294a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800294e:	2200      	movs	r2, #0
 8002950:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002954:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002958:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800295c:	4642      	mov	r2, r8
 800295e:	464b      	mov	r3, r9
 8002960:	1891      	adds	r1, r2, r2
 8002962:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002964:	415b      	adcs	r3, r3
 8002966:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002968:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800296c:	4641      	mov	r1, r8
 800296e:	1851      	adds	r1, r2, r1
 8002970:	6339      	str	r1, [r7, #48]	@ 0x30
 8002972:	4649      	mov	r1, r9
 8002974:	414b      	adcs	r3, r1
 8002976:	637b      	str	r3, [r7, #52]	@ 0x34
 8002978:	f04f 0200 	mov.w	r2, #0
 800297c:	f04f 0300 	mov.w	r3, #0
 8002980:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002984:	4659      	mov	r1, fp
 8002986:	00cb      	lsls	r3, r1, #3
 8002988:	4651      	mov	r1, sl
 800298a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800298e:	4651      	mov	r1, sl
 8002990:	00ca      	lsls	r2, r1, #3
 8002992:	4610      	mov	r0, r2
 8002994:	4619      	mov	r1, r3
 8002996:	4603      	mov	r3, r0
 8002998:	4642      	mov	r2, r8
 800299a:	189b      	adds	r3, r3, r2
 800299c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80029a0:	464b      	mov	r3, r9
 80029a2:	460a      	mov	r2, r1
 80029a4:	eb42 0303 	adc.w	r3, r2, r3
 80029a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80029ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80029b8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80029bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80029c0:	460b      	mov	r3, r1
 80029c2:	18db      	adds	r3, r3, r3
 80029c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80029c6:	4613      	mov	r3, r2
 80029c8:	eb42 0303 	adc.w	r3, r2, r3
 80029cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80029ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80029d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80029d6:	f7fd fc6b 	bl	80002b0 <__aeabi_uldivmod>
 80029da:	4602      	mov	r2, r0
 80029dc:	460b      	mov	r3, r1
 80029de:	4b0d      	ldr	r3, [pc, #52]	@ (8002a14 <UART_SetConfig+0x2d4>)
 80029e0:	fba3 1302 	umull	r1, r3, r3, r2
 80029e4:	095b      	lsrs	r3, r3, #5
 80029e6:	2164      	movs	r1, #100	@ 0x64
 80029e8:	fb01 f303 	mul.w	r3, r1, r3
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	00db      	lsls	r3, r3, #3
 80029f0:	3332      	adds	r3, #50	@ 0x32
 80029f2:	4a08      	ldr	r2, [pc, #32]	@ (8002a14 <UART_SetConfig+0x2d4>)
 80029f4:	fba2 2303 	umull	r2, r3, r2, r3
 80029f8:	095b      	lsrs	r3, r3, #5
 80029fa:	f003 0207 	and.w	r2, r3, #7
 80029fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4422      	add	r2, r4
 8002a06:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002a08:	e106      	b.n	8002c18 <UART_SetConfig+0x4d8>
 8002a0a:	bf00      	nop
 8002a0c:	40011000 	.word	0x40011000
 8002a10:	40011400 	.word	0x40011400
 8002a14:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002a18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002a22:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002a26:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002a2a:	4642      	mov	r2, r8
 8002a2c:	464b      	mov	r3, r9
 8002a2e:	1891      	adds	r1, r2, r2
 8002a30:	6239      	str	r1, [r7, #32]
 8002a32:	415b      	adcs	r3, r3
 8002a34:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a36:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a3a:	4641      	mov	r1, r8
 8002a3c:	1854      	adds	r4, r2, r1
 8002a3e:	4649      	mov	r1, r9
 8002a40:	eb43 0501 	adc.w	r5, r3, r1
 8002a44:	f04f 0200 	mov.w	r2, #0
 8002a48:	f04f 0300 	mov.w	r3, #0
 8002a4c:	00eb      	lsls	r3, r5, #3
 8002a4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a52:	00e2      	lsls	r2, r4, #3
 8002a54:	4614      	mov	r4, r2
 8002a56:	461d      	mov	r5, r3
 8002a58:	4643      	mov	r3, r8
 8002a5a:	18e3      	adds	r3, r4, r3
 8002a5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002a60:	464b      	mov	r3, r9
 8002a62:	eb45 0303 	adc.w	r3, r5, r3
 8002a66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002a6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002a76:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002a7a:	f04f 0200 	mov.w	r2, #0
 8002a7e:	f04f 0300 	mov.w	r3, #0
 8002a82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002a86:	4629      	mov	r1, r5
 8002a88:	008b      	lsls	r3, r1, #2
 8002a8a:	4621      	mov	r1, r4
 8002a8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a90:	4621      	mov	r1, r4
 8002a92:	008a      	lsls	r2, r1, #2
 8002a94:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002a98:	f7fd fc0a 	bl	80002b0 <__aeabi_uldivmod>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	460b      	mov	r3, r1
 8002aa0:	4b60      	ldr	r3, [pc, #384]	@ (8002c24 <UART_SetConfig+0x4e4>)
 8002aa2:	fba3 2302 	umull	r2, r3, r3, r2
 8002aa6:	095b      	lsrs	r3, r3, #5
 8002aa8:	011c      	lsls	r4, r3, #4
 8002aaa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002ab4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002ab8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002abc:	4642      	mov	r2, r8
 8002abe:	464b      	mov	r3, r9
 8002ac0:	1891      	adds	r1, r2, r2
 8002ac2:	61b9      	str	r1, [r7, #24]
 8002ac4:	415b      	adcs	r3, r3
 8002ac6:	61fb      	str	r3, [r7, #28]
 8002ac8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002acc:	4641      	mov	r1, r8
 8002ace:	1851      	adds	r1, r2, r1
 8002ad0:	6139      	str	r1, [r7, #16]
 8002ad2:	4649      	mov	r1, r9
 8002ad4:	414b      	adcs	r3, r1
 8002ad6:	617b      	str	r3, [r7, #20]
 8002ad8:	f04f 0200 	mov.w	r2, #0
 8002adc:	f04f 0300 	mov.w	r3, #0
 8002ae0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002ae4:	4659      	mov	r1, fp
 8002ae6:	00cb      	lsls	r3, r1, #3
 8002ae8:	4651      	mov	r1, sl
 8002aea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002aee:	4651      	mov	r1, sl
 8002af0:	00ca      	lsls	r2, r1, #3
 8002af2:	4610      	mov	r0, r2
 8002af4:	4619      	mov	r1, r3
 8002af6:	4603      	mov	r3, r0
 8002af8:	4642      	mov	r2, r8
 8002afa:	189b      	adds	r3, r3, r2
 8002afc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002b00:	464b      	mov	r3, r9
 8002b02:	460a      	mov	r2, r1
 8002b04:	eb42 0303 	adc.w	r3, r2, r3
 8002b08:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	2200      	movs	r2, #0
 8002b14:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002b16:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002b18:	f04f 0200 	mov.w	r2, #0
 8002b1c:	f04f 0300 	mov.w	r3, #0
 8002b20:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002b24:	4649      	mov	r1, r9
 8002b26:	008b      	lsls	r3, r1, #2
 8002b28:	4641      	mov	r1, r8
 8002b2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b2e:	4641      	mov	r1, r8
 8002b30:	008a      	lsls	r2, r1, #2
 8002b32:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002b36:	f7fd fbbb 	bl	80002b0 <__aeabi_uldivmod>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	4611      	mov	r1, r2
 8002b40:	4b38      	ldr	r3, [pc, #224]	@ (8002c24 <UART_SetConfig+0x4e4>)
 8002b42:	fba3 2301 	umull	r2, r3, r3, r1
 8002b46:	095b      	lsrs	r3, r3, #5
 8002b48:	2264      	movs	r2, #100	@ 0x64
 8002b4a:	fb02 f303 	mul.w	r3, r2, r3
 8002b4e:	1acb      	subs	r3, r1, r3
 8002b50:	011b      	lsls	r3, r3, #4
 8002b52:	3332      	adds	r3, #50	@ 0x32
 8002b54:	4a33      	ldr	r2, [pc, #204]	@ (8002c24 <UART_SetConfig+0x4e4>)
 8002b56:	fba2 2303 	umull	r2, r3, r2, r3
 8002b5a:	095b      	lsrs	r3, r3, #5
 8002b5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b60:	441c      	add	r4, r3
 8002b62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b66:	2200      	movs	r2, #0
 8002b68:	673b      	str	r3, [r7, #112]	@ 0x70
 8002b6a:	677a      	str	r2, [r7, #116]	@ 0x74
 8002b6c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002b70:	4642      	mov	r2, r8
 8002b72:	464b      	mov	r3, r9
 8002b74:	1891      	adds	r1, r2, r2
 8002b76:	60b9      	str	r1, [r7, #8]
 8002b78:	415b      	adcs	r3, r3
 8002b7a:	60fb      	str	r3, [r7, #12]
 8002b7c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b80:	4641      	mov	r1, r8
 8002b82:	1851      	adds	r1, r2, r1
 8002b84:	6039      	str	r1, [r7, #0]
 8002b86:	4649      	mov	r1, r9
 8002b88:	414b      	adcs	r3, r1
 8002b8a:	607b      	str	r3, [r7, #4]
 8002b8c:	f04f 0200 	mov.w	r2, #0
 8002b90:	f04f 0300 	mov.w	r3, #0
 8002b94:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002b98:	4659      	mov	r1, fp
 8002b9a:	00cb      	lsls	r3, r1, #3
 8002b9c:	4651      	mov	r1, sl
 8002b9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ba2:	4651      	mov	r1, sl
 8002ba4:	00ca      	lsls	r2, r1, #3
 8002ba6:	4610      	mov	r0, r2
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4603      	mov	r3, r0
 8002bac:	4642      	mov	r2, r8
 8002bae:	189b      	adds	r3, r3, r2
 8002bb0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002bb2:	464b      	mov	r3, r9
 8002bb4:	460a      	mov	r2, r1
 8002bb6:	eb42 0303 	adc.w	r3, r2, r3
 8002bba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	663b      	str	r3, [r7, #96]	@ 0x60
 8002bc6:	667a      	str	r2, [r7, #100]	@ 0x64
 8002bc8:	f04f 0200 	mov.w	r2, #0
 8002bcc:	f04f 0300 	mov.w	r3, #0
 8002bd0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002bd4:	4649      	mov	r1, r9
 8002bd6:	008b      	lsls	r3, r1, #2
 8002bd8:	4641      	mov	r1, r8
 8002bda:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002bde:	4641      	mov	r1, r8
 8002be0:	008a      	lsls	r2, r1, #2
 8002be2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002be6:	f7fd fb63 	bl	80002b0 <__aeabi_uldivmod>
 8002bea:	4602      	mov	r2, r0
 8002bec:	460b      	mov	r3, r1
 8002bee:	4b0d      	ldr	r3, [pc, #52]	@ (8002c24 <UART_SetConfig+0x4e4>)
 8002bf0:	fba3 1302 	umull	r1, r3, r3, r2
 8002bf4:	095b      	lsrs	r3, r3, #5
 8002bf6:	2164      	movs	r1, #100	@ 0x64
 8002bf8:	fb01 f303 	mul.w	r3, r1, r3
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	011b      	lsls	r3, r3, #4
 8002c00:	3332      	adds	r3, #50	@ 0x32
 8002c02:	4a08      	ldr	r2, [pc, #32]	@ (8002c24 <UART_SetConfig+0x4e4>)
 8002c04:	fba2 2303 	umull	r2, r3, r2, r3
 8002c08:	095b      	lsrs	r3, r3, #5
 8002c0a:	f003 020f 	and.w	r2, r3, #15
 8002c0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4422      	add	r2, r4
 8002c16:	609a      	str	r2, [r3, #8]
}
 8002c18:	bf00      	nop
 8002c1a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c24:	51eb851f 	.word	0x51eb851f

08002c28 <std>:
 8002c28:	2300      	movs	r3, #0
 8002c2a:	b510      	push	{r4, lr}
 8002c2c:	4604      	mov	r4, r0
 8002c2e:	e9c0 3300 	strd	r3, r3, [r0]
 8002c32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002c36:	6083      	str	r3, [r0, #8]
 8002c38:	8181      	strh	r1, [r0, #12]
 8002c3a:	6643      	str	r3, [r0, #100]	@ 0x64
 8002c3c:	81c2      	strh	r2, [r0, #14]
 8002c3e:	6183      	str	r3, [r0, #24]
 8002c40:	4619      	mov	r1, r3
 8002c42:	2208      	movs	r2, #8
 8002c44:	305c      	adds	r0, #92	@ 0x5c
 8002c46:	f000 f906 	bl	8002e56 <memset>
 8002c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c80 <std+0x58>)
 8002c4c:	6263      	str	r3, [r4, #36]	@ 0x24
 8002c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002c84 <std+0x5c>)
 8002c50:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002c52:	4b0d      	ldr	r3, [pc, #52]	@ (8002c88 <std+0x60>)
 8002c54:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002c56:	4b0d      	ldr	r3, [pc, #52]	@ (8002c8c <std+0x64>)
 8002c58:	6323      	str	r3, [r4, #48]	@ 0x30
 8002c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c90 <std+0x68>)
 8002c5c:	6224      	str	r4, [r4, #32]
 8002c5e:	429c      	cmp	r4, r3
 8002c60:	d006      	beq.n	8002c70 <std+0x48>
 8002c62:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002c66:	4294      	cmp	r4, r2
 8002c68:	d002      	beq.n	8002c70 <std+0x48>
 8002c6a:	33d0      	adds	r3, #208	@ 0xd0
 8002c6c:	429c      	cmp	r4, r3
 8002c6e:	d105      	bne.n	8002c7c <std+0x54>
 8002c70:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002c74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c78:	f000 b966 	b.w	8002f48 <__retarget_lock_init_recursive>
 8002c7c:	bd10      	pop	{r4, pc}
 8002c7e:	bf00      	nop
 8002c80:	08002dd1 	.word	0x08002dd1
 8002c84:	08002df3 	.word	0x08002df3
 8002c88:	08002e2b 	.word	0x08002e2b
 8002c8c:	08002e4f 	.word	0x08002e4f
 8002c90:	20000120 	.word	0x20000120

08002c94 <stdio_exit_handler>:
 8002c94:	4a02      	ldr	r2, [pc, #8]	@ (8002ca0 <stdio_exit_handler+0xc>)
 8002c96:	4903      	ldr	r1, [pc, #12]	@ (8002ca4 <stdio_exit_handler+0x10>)
 8002c98:	4803      	ldr	r0, [pc, #12]	@ (8002ca8 <stdio_exit_handler+0x14>)
 8002c9a:	f000 b869 	b.w	8002d70 <_fwalk_sglue>
 8002c9e:	bf00      	nop
 8002ca0:	2000000c 	.word	0x2000000c
 8002ca4:	080037e5 	.word	0x080037e5
 8002ca8:	2000001c 	.word	0x2000001c

08002cac <cleanup_stdio>:
 8002cac:	6841      	ldr	r1, [r0, #4]
 8002cae:	4b0c      	ldr	r3, [pc, #48]	@ (8002ce0 <cleanup_stdio+0x34>)
 8002cb0:	4299      	cmp	r1, r3
 8002cb2:	b510      	push	{r4, lr}
 8002cb4:	4604      	mov	r4, r0
 8002cb6:	d001      	beq.n	8002cbc <cleanup_stdio+0x10>
 8002cb8:	f000 fd94 	bl	80037e4 <_fflush_r>
 8002cbc:	68a1      	ldr	r1, [r4, #8]
 8002cbe:	4b09      	ldr	r3, [pc, #36]	@ (8002ce4 <cleanup_stdio+0x38>)
 8002cc0:	4299      	cmp	r1, r3
 8002cc2:	d002      	beq.n	8002cca <cleanup_stdio+0x1e>
 8002cc4:	4620      	mov	r0, r4
 8002cc6:	f000 fd8d 	bl	80037e4 <_fflush_r>
 8002cca:	68e1      	ldr	r1, [r4, #12]
 8002ccc:	4b06      	ldr	r3, [pc, #24]	@ (8002ce8 <cleanup_stdio+0x3c>)
 8002cce:	4299      	cmp	r1, r3
 8002cd0:	d004      	beq.n	8002cdc <cleanup_stdio+0x30>
 8002cd2:	4620      	mov	r0, r4
 8002cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002cd8:	f000 bd84 	b.w	80037e4 <_fflush_r>
 8002cdc:	bd10      	pop	{r4, pc}
 8002cde:	bf00      	nop
 8002ce0:	20000120 	.word	0x20000120
 8002ce4:	20000188 	.word	0x20000188
 8002ce8:	200001f0 	.word	0x200001f0

08002cec <global_stdio_init.part.0>:
 8002cec:	b510      	push	{r4, lr}
 8002cee:	4b0b      	ldr	r3, [pc, #44]	@ (8002d1c <global_stdio_init.part.0+0x30>)
 8002cf0:	4c0b      	ldr	r4, [pc, #44]	@ (8002d20 <global_stdio_init.part.0+0x34>)
 8002cf2:	4a0c      	ldr	r2, [pc, #48]	@ (8002d24 <global_stdio_init.part.0+0x38>)
 8002cf4:	601a      	str	r2, [r3, #0]
 8002cf6:	4620      	mov	r0, r4
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	2104      	movs	r1, #4
 8002cfc:	f7ff ff94 	bl	8002c28 <std>
 8002d00:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002d04:	2201      	movs	r2, #1
 8002d06:	2109      	movs	r1, #9
 8002d08:	f7ff ff8e 	bl	8002c28 <std>
 8002d0c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002d10:	2202      	movs	r2, #2
 8002d12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d16:	2112      	movs	r1, #18
 8002d18:	f7ff bf86 	b.w	8002c28 <std>
 8002d1c:	20000258 	.word	0x20000258
 8002d20:	20000120 	.word	0x20000120
 8002d24:	08002c95 	.word	0x08002c95

08002d28 <__sfp_lock_acquire>:
 8002d28:	4801      	ldr	r0, [pc, #4]	@ (8002d30 <__sfp_lock_acquire+0x8>)
 8002d2a:	f000 b90e 	b.w	8002f4a <__retarget_lock_acquire_recursive>
 8002d2e:	bf00      	nop
 8002d30:	20000261 	.word	0x20000261

08002d34 <__sfp_lock_release>:
 8002d34:	4801      	ldr	r0, [pc, #4]	@ (8002d3c <__sfp_lock_release+0x8>)
 8002d36:	f000 b909 	b.w	8002f4c <__retarget_lock_release_recursive>
 8002d3a:	bf00      	nop
 8002d3c:	20000261 	.word	0x20000261

08002d40 <__sinit>:
 8002d40:	b510      	push	{r4, lr}
 8002d42:	4604      	mov	r4, r0
 8002d44:	f7ff fff0 	bl	8002d28 <__sfp_lock_acquire>
 8002d48:	6a23      	ldr	r3, [r4, #32]
 8002d4a:	b11b      	cbz	r3, 8002d54 <__sinit+0x14>
 8002d4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d50:	f7ff bff0 	b.w	8002d34 <__sfp_lock_release>
 8002d54:	4b04      	ldr	r3, [pc, #16]	@ (8002d68 <__sinit+0x28>)
 8002d56:	6223      	str	r3, [r4, #32]
 8002d58:	4b04      	ldr	r3, [pc, #16]	@ (8002d6c <__sinit+0x2c>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d1f5      	bne.n	8002d4c <__sinit+0xc>
 8002d60:	f7ff ffc4 	bl	8002cec <global_stdio_init.part.0>
 8002d64:	e7f2      	b.n	8002d4c <__sinit+0xc>
 8002d66:	bf00      	nop
 8002d68:	08002cad 	.word	0x08002cad
 8002d6c:	20000258 	.word	0x20000258

08002d70 <_fwalk_sglue>:
 8002d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d74:	4607      	mov	r7, r0
 8002d76:	4688      	mov	r8, r1
 8002d78:	4614      	mov	r4, r2
 8002d7a:	2600      	movs	r6, #0
 8002d7c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002d80:	f1b9 0901 	subs.w	r9, r9, #1
 8002d84:	d505      	bpl.n	8002d92 <_fwalk_sglue+0x22>
 8002d86:	6824      	ldr	r4, [r4, #0]
 8002d88:	2c00      	cmp	r4, #0
 8002d8a:	d1f7      	bne.n	8002d7c <_fwalk_sglue+0xc>
 8002d8c:	4630      	mov	r0, r6
 8002d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002d92:	89ab      	ldrh	r3, [r5, #12]
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d907      	bls.n	8002da8 <_fwalk_sglue+0x38>
 8002d98:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002d9c:	3301      	adds	r3, #1
 8002d9e:	d003      	beq.n	8002da8 <_fwalk_sglue+0x38>
 8002da0:	4629      	mov	r1, r5
 8002da2:	4638      	mov	r0, r7
 8002da4:	47c0      	blx	r8
 8002da6:	4306      	orrs	r6, r0
 8002da8:	3568      	adds	r5, #104	@ 0x68
 8002daa:	e7e9      	b.n	8002d80 <_fwalk_sglue+0x10>

08002dac <iprintf>:
 8002dac:	b40f      	push	{r0, r1, r2, r3}
 8002dae:	b507      	push	{r0, r1, r2, lr}
 8002db0:	4906      	ldr	r1, [pc, #24]	@ (8002dcc <iprintf+0x20>)
 8002db2:	ab04      	add	r3, sp, #16
 8002db4:	6808      	ldr	r0, [r1, #0]
 8002db6:	f853 2b04 	ldr.w	r2, [r3], #4
 8002dba:	6881      	ldr	r1, [r0, #8]
 8002dbc:	9301      	str	r3, [sp, #4]
 8002dbe:	f000 f9e9 	bl	8003194 <_vfiprintf_r>
 8002dc2:	b003      	add	sp, #12
 8002dc4:	f85d eb04 	ldr.w	lr, [sp], #4
 8002dc8:	b004      	add	sp, #16
 8002dca:	4770      	bx	lr
 8002dcc:	20000018 	.word	0x20000018

08002dd0 <__sread>:
 8002dd0:	b510      	push	{r4, lr}
 8002dd2:	460c      	mov	r4, r1
 8002dd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002dd8:	f000 f868 	bl	8002eac <_read_r>
 8002ddc:	2800      	cmp	r0, #0
 8002dde:	bfab      	itete	ge
 8002de0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002de2:	89a3      	ldrhlt	r3, [r4, #12]
 8002de4:	181b      	addge	r3, r3, r0
 8002de6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002dea:	bfac      	ite	ge
 8002dec:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002dee:	81a3      	strhlt	r3, [r4, #12]
 8002df0:	bd10      	pop	{r4, pc}

08002df2 <__swrite>:
 8002df2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002df6:	461f      	mov	r7, r3
 8002df8:	898b      	ldrh	r3, [r1, #12]
 8002dfa:	05db      	lsls	r3, r3, #23
 8002dfc:	4605      	mov	r5, r0
 8002dfe:	460c      	mov	r4, r1
 8002e00:	4616      	mov	r6, r2
 8002e02:	d505      	bpl.n	8002e10 <__swrite+0x1e>
 8002e04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e08:	2302      	movs	r3, #2
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	f000 f83c 	bl	8002e88 <_lseek_r>
 8002e10:	89a3      	ldrh	r3, [r4, #12]
 8002e12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002e16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002e1a:	81a3      	strh	r3, [r4, #12]
 8002e1c:	4632      	mov	r2, r6
 8002e1e:	463b      	mov	r3, r7
 8002e20:	4628      	mov	r0, r5
 8002e22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002e26:	f000 b853 	b.w	8002ed0 <_write_r>

08002e2a <__sseek>:
 8002e2a:	b510      	push	{r4, lr}
 8002e2c:	460c      	mov	r4, r1
 8002e2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e32:	f000 f829 	bl	8002e88 <_lseek_r>
 8002e36:	1c43      	adds	r3, r0, #1
 8002e38:	89a3      	ldrh	r3, [r4, #12]
 8002e3a:	bf15      	itete	ne
 8002e3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002e3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002e42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002e46:	81a3      	strheq	r3, [r4, #12]
 8002e48:	bf18      	it	ne
 8002e4a:	81a3      	strhne	r3, [r4, #12]
 8002e4c:	bd10      	pop	{r4, pc}

08002e4e <__sclose>:
 8002e4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002e52:	f000 b809 	b.w	8002e68 <_close_r>

08002e56 <memset>:
 8002e56:	4402      	add	r2, r0
 8002e58:	4603      	mov	r3, r0
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d100      	bne.n	8002e60 <memset+0xa>
 8002e5e:	4770      	bx	lr
 8002e60:	f803 1b01 	strb.w	r1, [r3], #1
 8002e64:	e7f9      	b.n	8002e5a <memset+0x4>
	...

08002e68 <_close_r>:
 8002e68:	b538      	push	{r3, r4, r5, lr}
 8002e6a:	4d06      	ldr	r5, [pc, #24]	@ (8002e84 <_close_r+0x1c>)
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	4604      	mov	r4, r0
 8002e70:	4608      	mov	r0, r1
 8002e72:	602b      	str	r3, [r5, #0]
 8002e74:	f7fd fe80 	bl	8000b78 <_close>
 8002e78:	1c43      	adds	r3, r0, #1
 8002e7a:	d102      	bne.n	8002e82 <_close_r+0x1a>
 8002e7c:	682b      	ldr	r3, [r5, #0]
 8002e7e:	b103      	cbz	r3, 8002e82 <_close_r+0x1a>
 8002e80:	6023      	str	r3, [r4, #0]
 8002e82:	bd38      	pop	{r3, r4, r5, pc}
 8002e84:	2000025c 	.word	0x2000025c

08002e88 <_lseek_r>:
 8002e88:	b538      	push	{r3, r4, r5, lr}
 8002e8a:	4d07      	ldr	r5, [pc, #28]	@ (8002ea8 <_lseek_r+0x20>)
 8002e8c:	4604      	mov	r4, r0
 8002e8e:	4608      	mov	r0, r1
 8002e90:	4611      	mov	r1, r2
 8002e92:	2200      	movs	r2, #0
 8002e94:	602a      	str	r2, [r5, #0]
 8002e96:	461a      	mov	r2, r3
 8002e98:	f7fd fe95 	bl	8000bc6 <_lseek>
 8002e9c:	1c43      	adds	r3, r0, #1
 8002e9e:	d102      	bne.n	8002ea6 <_lseek_r+0x1e>
 8002ea0:	682b      	ldr	r3, [r5, #0]
 8002ea2:	b103      	cbz	r3, 8002ea6 <_lseek_r+0x1e>
 8002ea4:	6023      	str	r3, [r4, #0]
 8002ea6:	bd38      	pop	{r3, r4, r5, pc}
 8002ea8:	2000025c 	.word	0x2000025c

08002eac <_read_r>:
 8002eac:	b538      	push	{r3, r4, r5, lr}
 8002eae:	4d07      	ldr	r5, [pc, #28]	@ (8002ecc <_read_r+0x20>)
 8002eb0:	4604      	mov	r4, r0
 8002eb2:	4608      	mov	r0, r1
 8002eb4:	4611      	mov	r1, r2
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	602a      	str	r2, [r5, #0]
 8002eba:	461a      	mov	r2, r3
 8002ebc:	f7fd fe3f 	bl	8000b3e <_read>
 8002ec0:	1c43      	adds	r3, r0, #1
 8002ec2:	d102      	bne.n	8002eca <_read_r+0x1e>
 8002ec4:	682b      	ldr	r3, [r5, #0]
 8002ec6:	b103      	cbz	r3, 8002eca <_read_r+0x1e>
 8002ec8:	6023      	str	r3, [r4, #0]
 8002eca:	bd38      	pop	{r3, r4, r5, pc}
 8002ecc:	2000025c 	.word	0x2000025c

08002ed0 <_write_r>:
 8002ed0:	b538      	push	{r3, r4, r5, lr}
 8002ed2:	4d07      	ldr	r5, [pc, #28]	@ (8002ef0 <_write_r+0x20>)
 8002ed4:	4604      	mov	r4, r0
 8002ed6:	4608      	mov	r0, r1
 8002ed8:	4611      	mov	r1, r2
 8002eda:	2200      	movs	r2, #0
 8002edc:	602a      	str	r2, [r5, #0]
 8002ede:	461a      	mov	r2, r3
 8002ee0:	f7fd fba3 	bl	800062a <_write>
 8002ee4:	1c43      	adds	r3, r0, #1
 8002ee6:	d102      	bne.n	8002eee <_write_r+0x1e>
 8002ee8:	682b      	ldr	r3, [r5, #0]
 8002eea:	b103      	cbz	r3, 8002eee <_write_r+0x1e>
 8002eec:	6023      	str	r3, [r4, #0]
 8002eee:	bd38      	pop	{r3, r4, r5, pc}
 8002ef0:	2000025c 	.word	0x2000025c

08002ef4 <__errno>:
 8002ef4:	4b01      	ldr	r3, [pc, #4]	@ (8002efc <__errno+0x8>)
 8002ef6:	6818      	ldr	r0, [r3, #0]
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	20000018 	.word	0x20000018

08002f00 <__libc_init_array>:
 8002f00:	b570      	push	{r4, r5, r6, lr}
 8002f02:	4d0d      	ldr	r5, [pc, #52]	@ (8002f38 <__libc_init_array+0x38>)
 8002f04:	4c0d      	ldr	r4, [pc, #52]	@ (8002f3c <__libc_init_array+0x3c>)
 8002f06:	1b64      	subs	r4, r4, r5
 8002f08:	10a4      	asrs	r4, r4, #2
 8002f0a:	2600      	movs	r6, #0
 8002f0c:	42a6      	cmp	r6, r4
 8002f0e:	d109      	bne.n	8002f24 <__libc_init_array+0x24>
 8002f10:	4d0b      	ldr	r5, [pc, #44]	@ (8002f40 <__libc_init_array+0x40>)
 8002f12:	4c0c      	ldr	r4, [pc, #48]	@ (8002f44 <__libc_init_array+0x44>)
 8002f14:	f000 fdb6 	bl	8003a84 <_init>
 8002f18:	1b64      	subs	r4, r4, r5
 8002f1a:	10a4      	asrs	r4, r4, #2
 8002f1c:	2600      	movs	r6, #0
 8002f1e:	42a6      	cmp	r6, r4
 8002f20:	d105      	bne.n	8002f2e <__libc_init_array+0x2e>
 8002f22:	bd70      	pop	{r4, r5, r6, pc}
 8002f24:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f28:	4798      	blx	r3
 8002f2a:	3601      	adds	r6, #1
 8002f2c:	e7ee      	b.n	8002f0c <__libc_init_array+0xc>
 8002f2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f32:	4798      	blx	r3
 8002f34:	3601      	adds	r6, #1
 8002f36:	e7f2      	b.n	8002f1e <__libc_init_array+0x1e>
 8002f38:	08003b08 	.word	0x08003b08
 8002f3c:	08003b08 	.word	0x08003b08
 8002f40:	08003b08 	.word	0x08003b08
 8002f44:	08003b0c 	.word	0x08003b0c

08002f48 <__retarget_lock_init_recursive>:
 8002f48:	4770      	bx	lr

08002f4a <__retarget_lock_acquire_recursive>:
 8002f4a:	4770      	bx	lr

08002f4c <__retarget_lock_release_recursive>:
 8002f4c:	4770      	bx	lr
	...

08002f50 <_free_r>:
 8002f50:	b538      	push	{r3, r4, r5, lr}
 8002f52:	4605      	mov	r5, r0
 8002f54:	2900      	cmp	r1, #0
 8002f56:	d041      	beq.n	8002fdc <_free_r+0x8c>
 8002f58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f5c:	1f0c      	subs	r4, r1, #4
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	bfb8      	it	lt
 8002f62:	18e4      	addlt	r4, r4, r3
 8002f64:	f000 f8e0 	bl	8003128 <__malloc_lock>
 8002f68:	4a1d      	ldr	r2, [pc, #116]	@ (8002fe0 <_free_r+0x90>)
 8002f6a:	6813      	ldr	r3, [r2, #0]
 8002f6c:	b933      	cbnz	r3, 8002f7c <_free_r+0x2c>
 8002f6e:	6063      	str	r3, [r4, #4]
 8002f70:	6014      	str	r4, [r2, #0]
 8002f72:	4628      	mov	r0, r5
 8002f74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f78:	f000 b8dc 	b.w	8003134 <__malloc_unlock>
 8002f7c:	42a3      	cmp	r3, r4
 8002f7e:	d908      	bls.n	8002f92 <_free_r+0x42>
 8002f80:	6820      	ldr	r0, [r4, #0]
 8002f82:	1821      	adds	r1, r4, r0
 8002f84:	428b      	cmp	r3, r1
 8002f86:	bf01      	itttt	eq
 8002f88:	6819      	ldreq	r1, [r3, #0]
 8002f8a:	685b      	ldreq	r3, [r3, #4]
 8002f8c:	1809      	addeq	r1, r1, r0
 8002f8e:	6021      	streq	r1, [r4, #0]
 8002f90:	e7ed      	b.n	8002f6e <_free_r+0x1e>
 8002f92:	461a      	mov	r2, r3
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	b10b      	cbz	r3, 8002f9c <_free_r+0x4c>
 8002f98:	42a3      	cmp	r3, r4
 8002f9a:	d9fa      	bls.n	8002f92 <_free_r+0x42>
 8002f9c:	6811      	ldr	r1, [r2, #0]
 8002f9e:	1850      	adds	r0, r2, r1
 8002fa0:	42a0      	cmp	r0, r4
 8002fa2:	d10b      	bne.n	8002fbc <_free_r+0x6c>
 8002fa4:	6820      	ldr	r0, [r4, #0]
 8002fa6:	4401      	add	r1, r0
 8002fa8:	1850      	adds	r0, r2, r1
 8002faa:	4283      	cmp	r3, r0
 8002fac:	6011      	str	r1, [r2, #0]
 8002fae:	d1e0      	bne.n	8002f72 <_free_r+0x22>
 8002fb0:	6818      	ldr	r0, [r3, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	6053      	str	r3, [r2, #4]
 8002fb6:	4408      	add	r0, r1
 8002fb8:	6010      	str	r0, [r2, #0]
 8002fba:	e7da      	b.n	8002f72 <_free_r+0x22>
 8002fbc:	d902      	bls.n	8002fc4 <_free_r+0x74>
 8002fbe:	230c      	movs	r3, #12
 8002fc0:	602b      	str	r3, [r5, #0]
 8002fc2:	e7d6      	b.n	8002f72 <_free_r+0x22>
 8002fc4:	6820      	ldr	r0, [r4, #0]
 8002fc6:	1821      	adds	r1, r4, r0
 8002fc8:	428b      	cmp	r3, r1
 8002fca:	bf04      	itt	eq
 8002fcc:	6819      	ldreq	r1, [r3, #0]
 8002fce:	685b      	ldreq	r3, [r3, #4]
 8002fd0:	6063      	str	r3, [r4, #4]
 8002fd2:	bf04      	itt	eq
 8002fd4:	1809      	addeq	r1, r1, r0
 8002fd6:	6021      	streq	r1, [r4, #0]
 8002fd8:	6054      	str	r4, [r2, #4]
 8002fda:	e7ca      	b.n	8002f72 <_free_r+0x22>
 8002fdc:	bd38      	pop	{r3, r4, r5, pc}
 8002fde:	bf00      	nop
 8002fe0:	20000268 	.word	0x20000268

08002fe4 <sbrk_aligned>:
 8002fe4:	b570      	push	{r4, r5, r6, lr}
 8002fe6:	4e0f      	ldr	r6, [pc, #60]	@ (8003024 <sbrk_aligned+0x40>)
 8002fe8:	460c      	mov	r4, r1
 8002fea:	6831      	ldr	r1, [r6, #0]
 8002fec:	4605      	mov	r5, r0
 8002fee:	b911      	cbnz	r1, 8002ff6 <sbrk_aligned+0x12>
 8002ff0:	f000 fcb4 	bl	800395c <_sbrk_r>
 8002ff4:	6030      	str	r0, [r6, #0]
 8002ff6:	4621      	mov	r1, r4
 8002ff8:	4628      	mov	r0, r5
 8002ffa:	f000 fcaf 	bl	800395c <_sbrk_r>
 8002ffe:	1c43      	adds	r3, r0, #1
 8003000:	d103      	bne.n	800300a <sbrk_aligned+0x26>
 8003002:	f04f 34ff 	mov.w	r4, #4294967295
 8003006:	4620      	mov	r0, r4
 8003008:	bd70      	pop	{r4, r5, r6, pc}
 800300a:	1cc4      	adds	r4, r0, #3
 800300c:	f024 0403 	bic.w	r4, r4, #3
 8003010:	42a0      	cmp	r0, r4
 8003012:	d0f8      	beq.n	8003006 <sbrk_aligned+0x22>
 8003014:	1a21      	subs	r1, r4, r0
 8003016:	4628      	mov	r0, r5
 8003018:	f000 fca0 	bl	800395c <_sbrk_r>
 800301c:	3001      	adds	r0, #1
 800301e:	d1f2      	bne.n	8003006 <sbrk_aligned+0x22>
 8003020:	e7ef      	b.n	8003002 <sbrk_aligned+0x1e>
 8003022:	bf00      	nop
 8003024:	20000264 	.word	0x20000264

08003028 <_malloc_r>:
 8003028:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800302c:	1ccd      	adds	r5, r1, #3
 800302e:	f025 0503 	bic.w	r5, r5, #3
 8003032:	3508      	adds	r5, #8
 8003034:	2d0c      	cmp	r5, #12
 8003036:	bf38      	it	cc
 8003038:	250c      	movcc	r5, #12
 800303a:	2d00      	cmp	r5, #0
 800303c:	4606      	mov	r6, r0
 800303e:	db01      	blt.n	8003044 <_malloc_r+0x1c>
 8003040:	42a9      	cmp	r1, r5
 8003042:	d904      	bls.n	800304e <_malloc_r+0x26>
 8003044:	230c      	movs	r3, #12
 8003046:	6033      	str	r3, [r6, #0]
 8003048:	2000      	movs	r0, #0
 800304a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800304e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003124 <_malloc_r+0xfc>
 8003052:	f000 f869 	bl	8003128 <__malloc_lock>
 8003056:	f8d8 3000 	ldr.w	r3, [r8]
 800305a:	461c      	mov	r4, r3
 800305c:	bb44      	cbnz	r4, 80030b0 <_malloc_r+0x88>
 800305e:	4629      	mov	r1, r5
 8003060:	4630      	mov	r0, r6
 8003062:	f7ff ffbf 	bl	8002fe4 <sbrk_aligned>
 8003066:	1c43      	adds	r3, r0, #1
 8003068:	4604      	mov	r4, r0
 800306a:	d158      	bne.n	800311e <_malloc_r+0xf6>
 800306c:	f8d8 4000 	ldr.w	r4, [r8]
 8003070:	4627      	mov	r7, r4
 8003072:	2f00      	cmp	r7, #0
 8003074:	d143      	bne.n	80030fe <_malloc_r+0xd6>
 8003076:	2c00      	cmp	r4, #0
 8003078:	d04b      	beq.n	8003112 <_malloc_r+0xea>
 800307a:	6823      	ldr	r3, [r4, #0]
 800307c:	4639      	mov	r1, r7
 800307e:	4630      	mov	r0, r6
 8003080:	eb04 0903 	add.w	r9, r4, r3
 8003084:	f000 fc6a 	bl	800395c <_sbrk_r>
 8003088:	4581      	cmp	r9, r0
 800308a:	d142      	bne.n	8003112 <_malloc_r+0xea>
 800308c:	6821      	ldr	r1, [r4, #0]
 800308e:	1a6d      	subs	r5, r5, r1
 8003090:	4629      	mov	r1, r5
 8003092:	4630      	mov	r0, r6
 8003094:	f7ff ffa6 	bl	8002fe4 <sbrk_aligned>
 8003098:	3001      	adds	r0, #1
 800309a:	d03a      	beq.n	8003112 <_malloc_r+0xea>
 800309c:	6823      	ldr	r3, [r4, #0]
 800309e:	442b      	add	r3, r5
 80030a0:	6023      	str	r3, [r4, #0]
 80030a2:	f8d8 3000 	ldr.w	r3, [r8]
 80030a6:	685a      	ldr	r2, [r3, #4]
 80030a8:	bb62      	cbnz	r2, 8003104 <_malloc_r+0xdc>
 80030aa:	f8c8 7000 	str.w	r7, [r8]
 80030ae:	e00f      	b.n	80030d0 <_malloc_r+0xa8>
 80030b0:	6822      	ldr	r2, [r4, #0]
 80030b2:	1b52      	subs	r2, r2, r5
 80030b4:	d420      	bmi.n	80030f8 <_malloc_r+0xd0>
 80030b6:	2a0b      	cmp	r2, #11
 80030b8:	d917      	bls.n	80030ea <_malloc_r+0xc2>
 80030ba:	1961      	adds	r1, r4, r5
 80030bc:	42a3      	cmp	r3, r4
 80030be:	6025      	str	r5, [r4, #0]
 80030c0:	bf18      	it	ne
 80030c2:	6059      	strne	r1, [r3, #4]
 80030c4:	6863      	ldr	r3, [r4, #4]
 80030c6:	bf08      	it	eq
 80030c8:	f8c8 1000 	streq.w	r1, [r8]
 80030cc:	5162      	str	r2, [r4, r5]
 80030ce:	604b      	str	r3, [r1, #4]
 80030d0:	4630      	mov	r0, r6
 80030d2:	f000 f82f 	bl	8003134 <__malloc_unlock>
 80030d6:	f104 000b 	add.w	r0, r4, #11
 80030da:	1d23      	adds	r3, r4, #4
 80030dc:	f020 0007 	bic.w	r0, r0, #7
 80030e0:	1ac2      	subs	r2, r0, r3
 80030e2:	bf1c      	itt	ne
 80030e4:	1a1b      	subne	r3, r3, r0
 80030e6:	50a3      	strne	r3, [r4, r2]
 80030e8:	e7af      	b.n	800304a <_malloc_r+0x22>
 80030ea:	6862      	ldr	r2, [r4, #4]
 80030ec:	42a3      	cmp	r3, r4
 80030ee:	bf0c      	ite	eq
 80030f0:	f8c8 2000 	streq.w	r2, [r8]
 80030f4:	605a      	strne	r2, [r3, #4]
 80030f6:	e7eb      	b.n	80030d0 <_malloc_r+0xa8>
 80030f8:	4623      	mov	r3, r4
 80030fa:	6864      	ldr	r4, [r4, #4]
 80030fc:	e7ae      	b.n	800305c <_malloc_r+0x34>
 80030fe:	463c      	mov	r4, r7
 8003100:	687f      	ldr	r7, [r7, #4]
 8003102:	e7b6      	b.n	8003072 <_malloc_r+0x4a>
 8003104:	461a      	mov	r2, r3
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	42a3      	cmp	r3, r4
 800310a:	d1fb      	bne.n	8003104 <_malloc_r+0xdc>
 800310c:	2300      	movs	r3, #0
 800310e:	6053      	str	r3, [r2, #4]
 8003110:	e7de      	b.n	80030d0 <_malloc_r+0xa8>
 8003112:	230c      	movs	r3, #12
 8003114:	6033      	str	r3, [r6, #0]
 8003116:	4630      	mov	r0, r6
 8003118:	f000 f80c 	bl	8003134 <__malloc_unlock>
 800311c:	e794      	b.n	8003048 <_malloc_r+0x20>
 800311e:	6005      	str	r5, [r0, #0]
 8003120:	e7d6      	b.n	80030d0 <_malloc_r+0xa8>
 8003122:	bf00      	nop
 8003124:	20000268 	.word	0x20000268

08003128 <__malloc_lock>:
 8003128:	4801      	ldr	r0, [pc, #4]	@ (8003130 <__malloc_lock+0x8>)
 800312a:	f7ff bf0e 	b.w	8002f4a <__retarget_lock_acquire_recursive>
 800312e:	bf00      	nop
 8003130:	20000260 	.word	0x20000260

08003134 <__malloc_unlock>:
 8003134:	4801      	ldr	r0, [pc, #4]	@ (800313c <__malloc_unlock+0x8>)
 8003136:	f7ff bf09 	b.w	8002f4c <__retarget_lock_release_recursive>
 800313a:	bf00      	nop
 800313c:	20000260 	.word	0x20000260

08003140 <__sfputc_r>:
 8003140:	6893      	ldr	r3, [r2, #8]
 8003142:	3b01      	subs	r3, #1
 8003144:	2b00      	cmp	r3, #0
 8003146:	b410      	push	{r4}
 8003148:	6093      	str	r3, [r2, #8]
 800314a:	da08      	bge.n	800315e <__sfputc_r+0x1e>
 800314c:	6994      	ldr	r4, [r2, #24]
 800314e:	42a3      	cmp	r3, r4
 8003150:	db01      	blt.n	8003156 <__sfputc_r+0x16>
 8003152:	290a      	cmp	r1, #10
 8003154:	d103      	bne.n	800315e <__sfputc_r+0x1e>
 8003156:	f85d 4b04 	ldr.w	r4, [sp], #4
 800315a:	f000 bb6b 	b.w	8003834 <__swbuf_r>
 800315e:	6813      	ldr	r3, [r2, #0]
 8003160:	1c58      	adds	r0, r3, #1
 8003162:	6010      	str	r0, [r2, #0]
 8003164:	7019      	strb	r1, [r3, #0]
 8003166:	4608      	mov	r0, r1
 8003168:	f85d 4b04 	ldr.w	r4, [sp], #4
 800316c:	4770      	bx	lr

0800316e <__sfputs_r>:
 800316e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003170:	4606      	mov	r6, r0
 8003172:	460f      	mov	r7, r1
 8003174:	4614      	mov	r4, r2
 8003176:	18d5      	adds	r5, r2, r3
 8003178:	42ac      	cmp	r4, r5
 800317a:	d101      	bne.n	8003180 <__sfputs_r+0x12>
 800317c:	2000      	movs	r0, #0
 800317e:	e007      	b.n	8003190 <__sfputs_r+0x22>
 8003180:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003184:	463a      	mov	r2, r7
 8003186:	4630      	mov	r0, r6
 8003188:	f7ff ffda 	bl	8003140 <__sfputc_r>
 800318c:	1c43      	adds	r3, r0, #1
 800318e:	d1f3      	bne.n	8003178 <__sfputs_r+0xa>
 8003190:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003194 <_vfiprintf_r>:
 8003194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003198:	460d      	mov	r5, r1
 800319a:	b09d      	sub	sp, #116	@ 0x74
 800319c:	4614      	mov	r4, r2
 800319e:	4698      	mov	r8, r3
 80031a0:	4606      	mov	r6, r0
 80031a2:	b118      	cbz	r0, 80031ac <_vfiprintf_r+0x18>
 80031a4:	6a03      	ldr	r3, [r0, #32]
 80031a6:	b90b      	cbnz	r3, 80031ac <_vfiprintf_r+0x18>
 80031a8:	f7ff fdca 	bl	8002d40 <__sinit>
 80031ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80031ae:	07d9      	lsls	r1, r3, #31
 80031b0:	d405      	bmi.n	80031be <_vfiprintf_r+0x2a>
 80031b2:	89ab      	ldrh	r3, [r5, #12]
 80031b4:	059a      	lsls	r2, r3, #22
 80031b6:	d402      	bmi.n	80031be <_vfiprintf_r+0x2a>
 80031b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80031ba:	f7ff fec6 	bl	8002f4a <__retarget_lock_acquire_recursive>
 80031be:	89ab      	ldrh	r3, [r5, #12]
 80031c0:	071b      	lsls	r3, r3, #28
 80031c2:	d501      	bpl.n	80031c8 <_vfiprintf_r+0x34>
 80031c4:	692b      	ldr	r3, [r5, #16]
 80031c6:	b99b      	cbnz	r3, 80031f0 <_vfiprintf_r+0x5c>
 80031c8:	4629      	mov	r1, r5
 80031ca:	4630      	mov	r0, r6
 80031cc:	f000 fb70 	bl	80038b0 <__swsetup_r>
 80031d0:	b170      	cbz	r0, 80031f0 <_vfiprintf_r+0x5c>
 80031d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80031d4:	07dc      	lsls	r4, r3, #31
 80031d6:	d504      	bpl.n	80031e2 <_vfiprintf_r+0x4e>
 80031d8:	f04f 30ff 	mov.w	r0, #4294967295
 80031dc:	b01d      	add	sp, #116	@ 0x74
 80031de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80031e2:	89ab      	ldrh	r3, [r5, #12]
 80031e4:	0598      	lsls	r0, r3, #22
 80031e6:	d4f7      	bmi.n	80031d8 <_vfiprintf_r+0x44>
 80031e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80031ea:	f7ff feaf 	bl	8002f4c <__retarget_lock_release_recursive>
 80031ee:	e7f3      	b.n	80031d8 <_vfiprintf_r+0x44>
 80031f0:	2300      	movs	r3, #0
 80031f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80031f4:	2320      	movs	r3, #32
 80031f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80031fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80031fe:	2330      	movs	r3, #48	@ 0x30
 8003200:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80033b0 <_vfiprintf_r+0x21c>
 8003204:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003208:	f04f 0901 	mov.w	r9, #1
 800320c:	4623      	mov	r3, r4
 800320e:	469a      	mov	sl, r3
 8003210:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003214:	b10a      	cbz	r2, 800321a <_vfiprintf_r+0x86>
 8003216:	2a25      	cmp	r2, #37	@ 0x25
 8003218:	d1f9      	bne.n	800320e <_vfiprintf_r+0x7a>
 800321a:	ebba 0b04 	subs.w	fp, sl, r4
 800321e:	d00b      	beq.n	8003238 <_vfiprintf_r+0xa4>
 8003220:	465b      	mov	r3, fp
 8003222:	4622      	mov	r2, r4
 8003224:	4629      	mov	r1, r5
 8003226:	4630      	mov	r0, r6
 8003228:	f7ff ffa1 	bl	800316e <__sfputs_r>
 800322c:	3001      	adds	r0, #1
 800322e:	f000 80a7 	beq.w	8003380 <_vfiprintf_r+0x1ec>
 8003232:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003234:	445a      	add	r2, fp
 8003236:	9209      	str	r2, [sp, #36]	@ 0x24
 8003238:	f89a 3000 	ldrb.w	r3, [sl]
 800323c:	2b00      	cmp	r3, #0
 800323e:	f000 809f 	beq.w	8003380 <_vfiprintf_r+0x1ec>
 8003242:	2300      	movs	r3, #0
 8003244:	f04f 32ff 	mov.w	r2, #4294967295
 8003248:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800324c:	f10a 0a01 	add.w	sl, sl, #1
 8003250:	9304      	str	r3, [sp, #16]
 8003252:	9307      	str	r3, [sp, #28]
 8003254:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003258:	931a      	str	r3, [sp, #104]	@ 0x68
 800325a:	4654      	mov	r4, sl
 800325c:	2205      	movs	r2, #5
 800325e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003262:	4853      	ldr	r0, [pc, #332]	@ (80033b0 <_vfiprintf_r+0x21c>)
 8003264:	f7fc ffd4 	bl	8000210 <memchr>
 8003268:	9a04      	ldr	r2, [sp, #16]
 800326a:	b9d8      	cbnz	r0, 80032a4 <_vfiprintf_r+0x110>
 800326c:	06d1      	lsls	r1, r2, #27
 800326e:	bf44      	itt	mi
 8003270:	2320      	movmi	r3, #32
 8003272:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003276:	0713      	lsls	r3, r2, #28
 8003278:	bf44      	itt	mi
 800327a:	232b      	movmi	r3, #43	@ 0x2b
 800327c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003280:	f89a 3000 	ldrb.w	r3, [sl]
 8003284:	2b2a      	cmp	r3, #42	@ 0x2a
 8003286:	d015      	beq.n	80032b4 <_vfiprintf_r+0x120>
 8003288:	9a07      	ldr	r2, [sp, #28]
 800328a:	4654      	mov	r4, sl
 800328c:	2000      	movs	r0, #0
 800328e:	f04f 0c0a 	mov.w	ip, #10
 8003292:	4621      	mov	r1, r4
 8003294:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003298:	3b30      	subs	r3, #48	@ 0x30
 800329a:	2b09      	cmp	r3, #9
 800329c:	d94b      	bls.n	8003336 <_vfiprintf_r+0x1a2>
 800329e:	b1b0      	cbz	r0, 80032ce <_vfiprintf_r+0x13a>
 80032a0:	9207      	str	r2, [sp, #28]
 80032a2:	e014      	b.n	80032ce <_vfiprintf_r+0x13a>
 80032a4:	eba0 0308 	sub.w	r3, r0, r8
 80032a8:	fa09 f303 	lsl.w	r3, r9, r3
 80032ac:	4313      	orrs	r3, r2
 80032ae:	9304      	str	r3, [sp, #16]
 80032b0:	46a2      	mov	sl, r4
 80032b2:	e7d2      	b.n	800325a <_vfiprintf_r+0xc6>
 80032b4:	9b03      	ldr	r3, [sp, #12]
 80032b6:	1d19      	adds	r1, r3, #4
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	9103      	str	r1, [sp, #12]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	bfbb      	ittet	lt
 80032c0:	425b      	neglt	r3, r3
 80032c2:	f042 0202 	orrlt.w	r2, r2, #2
 80032c6:	9307      	strge	r3, [sp, #28]
 80032c8:	9307      	strlt	r3, [sp, #28]
 80032ca:	bfb8      	it	lt
 80032cc:	9204      	strlt	r2, [sp, #16]
 80032ce:	7823      	ldrb	r3, [r4, #0]
 80032d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80032d2:	d10a      	bne.n	80032ea <_vfiprintf_r+0x156>
 80032d4:	7863      	ldrb	r3, [r4, #1]
 80032d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80032d8:	d132      	bne.n	8003340 <_vfiprintf_r+0x1ac>
 80032da:	9b03      	ldr	r3, [sp, #12]
 80032dc:	1d1a      	adds	r2, r3, #4
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	9203      	str	r2, [sp, #12]
 80032e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80032e6:	3402      	adds	r4, #2
 80032e8:	9305      	str	r3, [sp, #20]
 80032ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80033c0 <_vfiprintf_r+0x22c>
 80032ee:	7821      	ldrb	r1, [r4, #0]
 80032f0:	2203      	movs	r2, #3
 80032f2:	4650      	mov	r0, sl
 80032f4:	f7fc ff8c 	bl	8000210 <memchr>
 80032f8:	b138      	cbz	r0, 800330a <_vfiprintf_r+0x176>
 80032fa:	9b04      	ldr	r3, [sp, #16]
 80032fc:	eba0 000a 	sub.w	r0, r0, sl
 8003300:	2240      	movs	r2, #64	@ 0x40
 8003302:	4082      	lsls	r2, r0
 8003304:	4313      	orrs	r3, r2
 8003306:	3401      	adds	r4, #1
 8003308:	9304      	str	r3, [sp, #16]
 800330a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800330e:	4829      	ldr	r0, [pc, #164]	@ (80033b4 <_vfiprintf_r+0x220>)
 8003310:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003314:	2206      	movs	r2, #6
 8003316:	f7fc ff7b 	bl	8000210 <memchr>
 800331a:	2800      	cmp	r0, #0
 800331c:	d03f      	beq.n	800339e <_vfiprintf_r+0x20a>
 800331e:	4b26      	ldr	r3, [pc, #152]	@ (80033b8 <_vfiprintf_r+0x224>)
 8003320:	bb1b      	cbnz	r3, 800336a <_vfiprintf_r+0x1d6>
 8003322:	9b03      	ldr	r3, [sp, #12]
 8003324:	3307      	adds	r3, #7
 8003326:	f023 0307 	bic.w	r3, r3, #7
 800332a:	3308      	adds	r3, #8
 800332c:	9303      	str	r3, [sp, #12]
 800332e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003330:	443b      	add	r3, r7
 8003332:	9309      	str	r3, [sp, #36]	@ 0x24
 8003334:	e76a      	b.n	800320c <_vfiprintf_r+0x78>
 8003336:	fb0c 3202 	mla	r2, ip, r2, r3
 800333a:	460c      	mov	r4, r1
 800333c:	2001      	movs	r0, #1
 800333e:	e7a8      	b.n	8003292 <_vfiprintf_r+0xfe>
 8003340:	2300      	movs	r3, #0
 8003342:	3401      	adds	r4, #1
 8003344:	9305      	str	r3, [sp, #20]
 8003346:	4619      	mov	r1, r3
 8003348:	f04f 0c0a 	mov.w	ip, #10
 800334c:	4620      	mov	r0, r4
 800334e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003352:	3a30      	subs	r2, #48	@ 0x30
 8003354:	2a09      	cmp	r2, #9
 8003356:	d903      	bls.n	8003360 <_vfiprintf_r+0x1cc>
 8003358:	2b00      	cmp	r3, #0
 800335a:	d0c6      	beq.n	80032ea <_vfiprintf_r+0x156>
 800335c:	9105      	str	r1, [sp, #20]
 800335e:	e7c4      	b.n	80032ea <_vfiprintf_r+0x156>
 8003360:	fb0c 2101 	mla	r1, ip, r1, r2
 8003364:	4604      	mov	r4, r0
 8003366:	2301      	movs	r3, #1
 8003368:	e7f0      	b.n	800334c <_vfiprintf_r+0x1b8>
 800336a:	ab03      	add	r3, sp, #12
 800336c:	9300      	str	r3, [sp, #0]
 800336e:	462a      	mov	r2, r5
 8003370:	4b12      	ldr	r3, [pc, #72]	@ (80033bc <_vfiprintf_r+0x228>)
 8003372:	a904      	add	r1, sp, #16
 8003374:	4630      	mov	r0, r6
 8003376:	f3af 8000 	nop.w
 800337a:	4607      	mov	r7, r0
 800337c:	1c78      	adds	r0, r7, #1
 800337e:	d1d6      	bne.n	800332e <_vfiprintf_r+0x19a>
 8003380:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003382:	07d9      	lsls	r1, r3, #31
 8003384:	d405      	bmi.n	8003392 <_vfiprintf_r+0x1fe>
 8003386:	89ab      	ldrh	r3, [r5, #12]
 8003388:	059a      	lsls	r2, r3, #22
 800338a:	d402      	bmi.n	8003392 <_vfiprintf_r+0x1fe>
 800338c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800338e:	f7ff fddd 	bl	8002f4c <__retarget_lock_release_recursive>
 8003392:	89ab      	ldrh	r3, [r5, #12]
 8003394:	065b      	lsls	r3, r3, #25
 8003396:	f53f af1f 	bmi.w	80031d8 <_vfiprintf_r+0x44>
 800339a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800339c:	e71e      	b.n	80031dc <_vfiprintf_r+0x48>
 800339e:	ab03      	add	r3, sp, #12
 80033a0:	9300      	str	r3, [sp, #0]
 80033a2:	462a      	mov	r2, r5
 80033a4:	4b05      	ldr	r3, [pc, #20]	@ (80033bc <_vfiprintf_r+0x228>)
 80033a6:	a904      	add	r1, sp, #16
 80033a8:	4630      	mov	r0, r6
 80033aa:	f000 f879 	bl	80034a0 <_printf_i>
 80033ae:	e7e4      	b.n	800337a <_vfiprintf_r+0x1e6>
 80033b0:	08003acc 	.word	0x08003acc
 80033b4:	08003ad6 	.word	0x08003ad6
 80033b8:	00000000 	.word	0x00000000
 80033bc:	0800316f 	.word	0x0800316f
 80033c0:	08003ad2 	.word	0x08003ad2

080033c4 <_printf_common>:
 80033c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033c8:	4616      	mov	r6, r2
 80033ca:	4698      	mov	r8, r3
 80033cc:	688a      	ldr	r2, [r1, #8]
 80033ce:	690b      	ldr	r3, [r1, #16]
 80033d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80033d4:	4293      	cmp	r3, r2
 80033d6:	bfb8      	it	lt
 80033d8:	4613      	movlt	r3, r2
 80033da:	6033      	str	r3, [r6, #0]
 80033dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80033e0:	4607      	mov	r7, r0
 80033e2:	460c      	mov	r4, r1
 80033e4:	b10a      	cbz	r2, 80033ea <_printf_common+0x26>
 80033e6:	3301      	adds	r3, #1
 80033e8:	6033      	str	r3, [r6, #0]
 80033ea:	6823      	ldr	r3, [r4, #0]
 80033ec:	0699      	lsls	r1, r3, #26
 80033ee:	bf42      	ittt	mi
 80033f0:	6833      	ldrmi	r3, [r6, #0]
 80033f2:	3302      	addmi	r3, #2
 80033f4:	6033      	strmi	r3, [r6, #0]
 80033f6:	6825      	ldr	r5, [r4, #0]
 80033f8:	f015 0506 	ands.w	r5, r5, #6
 80033fc:	d106      	bne.n	800340c <_printf_common+0x48>
 80033fe:	f104 0a19 	add.w	sl, r4, #25
 8003402:	68e3      	ldr	r3, [r4, #12]
 8003404:	6832      	ldr	r2, [r6, #0]
 8003406:	1a9b      	subs	r3, r3, r2
 8003408:	42ab      	cmp	r3, r5
 800340a:	dc26      	bgt.n	800345a <_printf_common+0x96>
 800340c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003410:	6822      	ldr	r2, [r4, #0]
 8003412:	3b00      	subs	r3, #0
 8003414:	bf18      	it	ne
 8003416:	2301      	movne	r3, #1
 8003418:	0692      	lsls	r2, r2, #26
 800341a:	d42b      	bmi.n	8003474 <_printf_common+0xb0>
 800341c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003420:	4641      	mov	r1, r8
 8003422:	4638      	mov	r0, r7
 8003424:	47c8      	blx	r9
 8003426:	3001      	adds	r0, #1
 8003428:	d01e      	beq.n	8003468 <_printf_common+0xa4>
 800342a:	6823      	ldr	r3, [r4, #0]
 800342c:	6922      	ldr	r2, [r4, #16]
 800342e:	f003 0306 	and.w	r3, r3, #6
 8003432:	2b04      	cmp	r3, #4
 8003434:	bf02      	ittt	eq
 8003436:	68e5      	ldreq	r5, [r4, #12]
 8003438:	6833      	ldreq	r3, [r6, #0]
 800343a:	1aed      	subeq	r5, r5, r3
 800343c:	68a3      	ldr	r3, [r4, #8]
 800343e:	bf0c      	ite	eq
 8003440:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003444:	2500      	movne	r5, #0
 8003446:	4293      	cmp	r3, r2
 8003448:	bfc4      	itt	gt
 800344a:	1a9b      	subgt	r3, r3, r2
 800344c:	18ed      	addgt	r5, r5, r3
 800344e:	2600      	movs	r6, #0
 8003450:	341a      	adds	r4, #26
 8003452:	42b5      	cmp	r5, r6
 8003454:	d11a      	bne.n	800348c <_printf_common+0xc8>
 8003456:	2000      	movs	r0, #0
 8003458:	e008      	b.n	800346c <_printf_common+0xa8>
 800345a:	2301      	movs	r3, #1
 800345c:	4652      	mov	r2, sl
 800345e:	4641      	mov	r1, r8
 8003460:	4638      	mov	r0, r7
 8003462:	47c8      	blx	r9
 8003464:	3001      	adds	r0, #1
 8003466:	d103      	bne.n	8003470 <_printf_common+0xac>
 8003468:	f04f 30ff 	mov.w	r0, #4294967295
 800346c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003470:	3501      	adds	r5, #1
 8003472:	e7c6      	b.n	8003402 <_printf_common+0x3e>
 8003474:	18e1      	adds	r1, r4, r3
 8003476:	1c5a      	adds	r2, r3, #1
 8003478:	2030      	movs	r0, #48	@ 0x30
 800347a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800347e:	4422      	add	r2, r4
 8003480:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003484:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003488:	3302      	adds	r3, #2
 800348a:	e7c7      	b.n	800341c <_printf_common+0x58>
 800348c:	2301      	movs	r3, #1
 800348e:	4622      	mov	r2, r4
 8003490:	4641      	mov	r1, r8
 8003492:	4638      	mov	r0, r7
 8003494:	47c8      	blx	r9
 8003496:	3001      	adds	r0, #1
 8003498:	d0e6      	beq.n	8003468 <_printf_common+0xa4>
 800349a:	3601      	adds	r6, #1
 800349c:	e7d9      	b.n	8003452 <_printf_common+0x8e>
	...

080034a0 <_printf_i>:
 80034a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034a4:	7e0f      	ldrb	r7, [r1, #24]
 80034a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80034a8:	2f78      	cmp	r7, #120	@ 0x78
 80034aa:	4691      	mov	r9, r2
 80034ac:	4680      	mov	r8, r0
 80034ae:	460c      	mov	r4, r1
 80034b0:	469a      	mov	sl, r3
 80034b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80034b6:	d807      	bhi.n	80034c8 <_printf_i+0x28>
 80034b8:	2f62      	cmp	r7, #98	@ 0x62
 80034ba:	d80a      	bhi.n	80034d2 <_printf_i+0x32>
 80034bc:	2f00      	cmp	r7, #0
 80034be:	f000 80d1 	beq.w	8003664 <_printf_i+0x1c4>
 80034c2:	2f58      	cmp	r7, #88	@ 0x58
 80034c4:	f000 80b8 	beq.w	8003638 <_printf_i+0x198>
 80034c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80034cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80034d0:	e03a      	b.n	8003548 <_printf_i+0xa8>
 80034d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80034d6:	2b15      	cmp	r3, #21
 80034d8:	d8f6      	bhi.n	80034c8 <_printf_i+0x28>
 80034da:	a101      	add	r1, pc, #4	@ (adr r1, 80034e0 <_printf_i+0x40>)
 80034dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80034e0:	08003539 	.word	0x08003539
 80034e4:	0800354d 	.word	0x0800354d
 80034e8:	080034c9 	.word	0x080034c9
 80034ec:	080034c9 	.word	0x080034c9
 80034f0:	080034c9 	.word	0x080034c9
 80034f4:	080034c9 	.word	0x080034c9
 80034f8:	0800354d 	.word	0x0800354d
 80034fc:	080034c9 	.word	0x080034c9
 8003500:	080034c9 	.word	0x080034c9
 8003504:	080034c9 	.word	0x080034c9
 8003508:	080034c9 	.word	0x080034c9
 800350c:	0800364b 	.word	0x0800364b
 8003510:	08003577 	.word	0x08003577
 8003514:	08003605 	.word	0x08003605
 8003518:	080034c9 	.word	0x080034c9
 800351c:	080034c9 	.word	0x080034c9
 8003520:	0800366d 	.word	0x0800366d
 8003524:	080034c9 	.word	0x080034c9
 8003528:	08003577 	.word	0x08003577
 800352c:	080034c9 	.word	0x080034c9
 8003530:	080034c9 	.word	0x080034c9
 8003534:	0800360d 	.word	0x0800360d
 8003538:	6833      	ldr	r3, [r6, #0]
 800353a:	1d1a      	adds	r2, r3, #4
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	6032      	str	r2, [r6, #0]
 8003540:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003544:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003548:	2301      	movs	r3, #1
 800354a:	e09c      	b.n	8003686 <_printf_i+0x1e6>
 800354c:	6833      	ldr	r3, [r6, #0]
 800354e:	6820      	ldr	r0, [r4, #0]
 8003550:	1d19      	adds	r1, r3, #4
 8003552:	6031      	str	r1, [r6, #0]
 8003554:	0606      	lsls	r6, r0, #24
 8003556:	d501      	bpl.n	800355c <_printf_i+0xbc>
 8003558:	681d      	ldr	r5, [r3, #0]
 800355a:	e003      	b.n	8003564 <_printf_i+0xc4>
 800355c:	0645      	lsls	r5, r0, #25
 800355e:	d5fb      	bpl.n	8003558 <_printf_i+0xb8>
 8003560:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003564:	2d00      	cmp	r5, #0
 8003566:	da03      	bge.n	8003570 <_printf_i+0xd0>
 8003568:	232d      	movs	r3, #45	@ 0x2d
 800356a:	426d      	negs	r5, r5
 800356c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003570:	4858      	ldr	r0, [pc, #352]	@ (80036d4 <_printf_i+0x234>)
 8003572:	230a      	movs	r3, #10
 8003574:	e011      	b.n	800359a <_printf_i+0xfa>
 8003576:	6821      	ldr	r1, [r4, #0]
 8003578:	6833      	ldr	r3, [r6, #0]
 800357a:	0608      	lsls	r0, r1, #24
 800357c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003580:	d402      	bmi.n	8003588 <_printf_i+0xe8>
 8003582:	0649      	lsls	r1, r1, #25
 8003584:	bf48      	it	mi
 8003586:	b2ad      	uxthmi	r5, r5
 8003588:	2f6f      	cmp	r7, #111	@ 0x6f
 800358a:	4852      	ldr	r0, [pc, #328]	@ (80036d4 <_printf_i+0x234>)
 800358c:	6033      	str	r3, [r6, #0]
 800358e:	bf14      	ite	ne
 8003590:	230a      	movne	r3, #10
 8003592:	2308      	moveq	r3, #8
 8003594:	2100      	movs	r1, #0
 8003596:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800359a:	6866      	ldr	r6, [r4, #4]
 800359c:	60a6      	str	r6, [r4, #8]
 800359e:	2e00      	cmp	r6, #0
 80035a0:	db05      	blt.n	80035ae <_printf_i+0x10e>
 80035a2:	6821      	ldr	r1, [r4, #0]
 80035a4:	432e      	orrs	r6, r5
 80035a6:	f021 0104 	bic.w	r1, r1, #4
 80035aa:	6021      	str	r1, [r4, #0]
 80035ac:	d04b      	beq.n	8003646 <_printf_i+0x1a6>
 80035ae:	4616      	mov	r6, r2
 80035b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80035b4:	fb03 5711 	mls	r7, r3, r1, r5
 80035b8:	5dc7      	ldrb	r7, [r0, r7]
 80035ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80035be:	462f      	mov	r7, r5
 80035c0:	42bb      	cmp	r3, r7
 80035c2:	460d      	mov	r5, r1
 80035c4:	d9f4      	bls.n	80035b0 <_printf_i+0x110>
 80035c6:	2b08      	cmp	r3, #8
 80035c8:	d10b      	bne.n	80035e2 <_printf_i+0x142>
 80035ca:	6823      	ldr	r3, [r4, #0]
 80035cc:	07df      	lsls	r7, r3, #31
 80035ce:	d508      	bpl.n	80035e2 <_printf_i+0x142>
 80035d0:	6923      	ldr	r3, [r4, #16]
 80035d2:	6861      	ldr	r1, [r4, #4]
 80035d4:	4299      	cmp	r1, r3
 80035d6:	bfde      	ittt	le
 80035d8:	2330      	movle	r3, #48	@ 0x30
 80035da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80035de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80035e2:	1b92      	subs	r2, r2, r6
 80035e4:	6122      	str	r2, [r4, #16]
 80035e6:	f8cd a000 	str.w	sl, [sp]
 80035ea:	464b      	mov	r3, r9
 80035ec:	aa03      	add	r2, sp, #12
 80035ee:	4621      	mov	r1, r4
 80035f0:	4640      	mov	r0, r8
 80035f2:	f7ff fee7 	bl	80033c4 <_printf_common>
 80035f6:	3001      	adds	r0, #1
 80035f8:	d14a      	bne.n	8003690 <_printf_i+0x1f0>
 80035fa:	f04f 30ff 	mov.w	r0, #4294967295
 80035fe:	b004      	add	sp, #16
 8003600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003604:	6823      	ldr	r3, [r4, #0]
 8003606:	f043 0320 	orr.w	r3, r3, #32
 800360a:	6023      	str	r3, [r4, #0]
 800360c:	4832      	ldr	r0, [pc, #200]	@ (80036d8 <_printf_i+0x238>)
 800360e:	2778      	movs	r7, #120	@ 0x78
 8003610:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003614:	6823      	ldr	r3, [r4, #0]
 8003616:	6831      	ldr	r1, [r6, #0]
 8003618:	061f      	lsls	r7, r3, #24
 800361a:	f851 5b04 	ldr.w	r5, [r1], #4
 800361e:	d402      	bmi.n	8003626 <_printf_i+0x186>
 8003620:	065f      	lsls	r7, r3, #25
 8003622:	bf48      	it	mi
 8003624:	b2ad      	uxthmi	r5, r5
 8003626:	6031      	str	r1, [r6, #0]
 8003628:	07d9      	lsls	r1, r3, #31
 800362a:	bf44      	itt	mi
 800362c:	f043 0320 	orrmi.w	r3, r3, #32
 8003630:	6023      	strmi	r3, [r4, #0]
 8003632:	b11d      	cbz	r5, 800363c <_printf_i+0x19c>
 8003634:	2310      	movs	r3, #16
 8003636:	e7ad      	b.n	8003594 <_printf_i+0xf4>
 8003638:	4826      	ldr	r0, [pc, #152]	@ (80036d4 <_printf_i+0x234>)
 800363a:	e7e9      	b.n	8003610 <_printf_i+0x170>
 800363c:	6823      	ldr	r3, [r4, #0]
 800363e:	f023 0320 	bic.w	r3, r3, #32
 8003642:	6023      	str	r3, [r4, #0]
 8003644:	e7f6      	b.n	8003634 <_printf_i+0x194>
 8003646:	4616      	mov	r6, r2
 8003648:	e7bd      	b.n	80035c6 <_printf_i+0x126>
 800364a:	6833      	ldr	r3, [r6, #0]
 800364c:	6825      	ldr	r5, [r4, #0]
 800364e:	6961      	ldr	r1, [r4, #20]
 8003650:	1d18      	adds	r0, r3, #4
 8003652:	6030      	str	r0, [r6, #0]
 8003654:	062e      	lsls	r6, r5, #24
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	d501      	bpl.n	800365e <_printf_i+0x1be>
 800365a:	6019      	str	r1, [r3, #0]
 800365c:	e002      	b.n	8003664 <_printf_i+0x1c4>
 800365e:	0668      	lsls	r0, r5, #25
 8003660:	d5fb      	bpl.n	800365a <_printf_i+0x1ba>
 8003662:	8019      	strh	r1, [r3, #0]
 8003664:	2300      	movs	r3, #0
 8003666:	6123      	str	r3, [r4, #16]
 8003668:	4616      	mov	r6, r2
 800366a:	e7bc      	b.n	80035e6 <_printf_i+0x146>
 800366c:	6833      	ldr	r3, [r6, #0]
 800366e:	1d1a      	adds	r2, r3, #4
 8003670:	6032      	str	r2, [r6, #0]
 8003672:	681e      	ldr	r6, [r3, #0]
 8003674:	6862      	ldr	r2, [r4, #4]
 8003676:	2100      	movs	r1, #0
 8003678:	4630      	mov	r0, r6
 800367a:	f7fc fdc9 	bl	8000210 <memchr>
 800367e:	b108      	cbz	r0, 8003684 <_printf_i+0x1e4>
 8003680:	1b80      	subs	r0, r0, r6
 8003682:	6060      	str	r0, [r4, #4]
 8003684:	6863      	ldr	r3, [r4, #4]
 8003686:	6123      	str	r3, [r4, #16]
 8003688:	2300      	movs	r3, #0
 800368a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800368e:	e7aa      	b.n	80035e6 <_printf_i+0x146>
 8003690:	6923      	ldr	r3, [r4, #16]
 8003692:	4632      	mov	r2, r6
 8003694:	4649      	mov	r1, r9
 8003696:	4640      	mov	r0, r8
 8003698:	47d0      	blx	sl
 800369a:	3001      	adds	r0, #1
 800369c:	d0ad      	beq.n	80035fa <_printf_i+0x15a>
 800369e:	6823      	ldr	r3, [r4, #0]
 80036a0:	079b      	lsls	r3, r3, #30
 80036a2:	d413      	bmi.n	80036cc <_printf_i+0x22c>
 80036a4:	68e0      	ldr	r0, [r4, #12]
 80036a6:	9b03      	ldr	r3, [sp, #12]
 80036a8:	4298      	cmp	r0, r3
 80036aa:	bfb8      	it	lt
 80036ac:	4618      	movlt	r0, r3
 80036ae:	e7a6      	b.n	80035fe <_printf_i+0x15e>
 80036b0:	2301      	movs	r3, #1
 80036b2:	4632      	mov	r2, r6
 80036b4:	4649      	mov	r1, r9
 80036b6:	4640      	mov	r0, r8
 80036b8:	47d0      	blx	sl
 80036ba:	3001      	adds	r0, #1
 80036bc:	d09d      	beq.n	80035fa <_printf_i+0x15a>
 80036be:	3501      	adds	r5, #1
 80036c0:	68e3      	ldr	r3, [r4, #12]
 80036c2:	9903      	ldr	r1, [sp, #12]
 80036c4:	1a5b      	subs	r3, r3, r1
 80036c6:	42ab      	cmp	r3, r5
 80036c8:	dcf2      	bgt.n	80036b0 <_printf_i+0x210>
 80036ca:	e7eb      	b.n	80036a4 <_printf_i+0x204>
 80036cc:	2500      	movs	r5, #0
 80036ce:	f104 0619 	add.w	r6, r4, #25
 80036d2:	e7f5      	b.n	80036c0 <_printf_i+0x220>
 80036d4:	08003add 	.word	0x08003add
 80036d8:	08003aee 	.word	0x08003aee

080036dc <__sflush_r>:
 80036dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80036e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036e4:	0716      	lsls	r6, r2, #28
 80036e6:	4605      	mov	r5, r0
 80036e8:	460c      	mov	r4, r1
 80036ea:	d454      	bmi.n	8003796 <__sflush_r+0xba>
 80036ec:	684b      	ldr	r3, [r1, #4]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	dc02      	bgt.n	80036f8 <__sflush_r+0x1c>
 80036f2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	dd48      	ble.n	800378a <__sflush_r+0xae>
 80036f8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80036fa:	2e00      	cmp	r6, #0
 80036fc:	d045      	beq.n	800378a <__sflush_r+0xae>
 80036fe:	2300      	movs	r3, #0
 8003700:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003704:	682f      	ldr	r7, [r5, #0]
 8003706:	6a21      	ldr	r1, [r4, #32]
 8003708:	602b      	str	r3, [r5, #0]
 800370a:	d030      	beq.n	800376e <__sflush_r+0x92>
 800370c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800370e:	89a3      	ldrh	r3, [r4, #12]
 8003710:	0759      	lsls	r1, r3, #29
 8003712:	d505      	bpl.n	8003720 <__sflush_r+0x44>
 8003714:	6863      	ldr	r3, [r4, #4]
 8003716:	1ad2      	subs	r2, r2, r3
 8003718:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800371a:	b10b      	cbz	r3, 8003720 <__sflush_r+0x44>
 800371c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800371e:	1ad2      	subs	r2, r2, r3
 8003720:	2300      	movs	r3, #0
 8003722:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003724:	6a21      	ldr	r1, [r4, #32]
 8003726:	4628      	mov	r0, r5
 8003728:	47b0      	blx	r6
 800372a:	1c43      	adds	r3, r0, #1
 800372c:	89a3      	ldrh	r3, [r4, #12]
 800372e:	d106      	bne.n	800373e <__sflush_r+0x62>
 8003730:	6829      	ldr	r1, [r5, #0]
 8003732:	291d      	cmp	r1, #29
 8003734:	d82b      	bhi.n	800378e <__sflush_r+0xb2>
 8003736:	4a2a      	ldr	r2, [pc, #168]	@ (80037e0 <__sflush_r+0x104>)
 8003738:	40ca      	lsrs	r2, r1
 800373a:	07d6      	lsls	r6, r2, #31
 800373c:	d527      	bpl.n	800378e <__sflush_r+0xb2>
 800373e:	2200      	movs	r2, #0
 8003740:	6062      	str	r2, [r4, #4]
 8003742:	04d9      	lsls	r1, r3, #19
 8003744:	6922      	ldr	r2, [r4, #16]
 8003746:	6022      	str	r2, [r4, #0]
 8003748:	d504      	bpl.n	8003754 <__sflush_r+0x78>
 800374a:	1c42      	adds	r2, r0, #1
 800374c:	d101      	bne.n	8003752 <__sflush_r+0x76>
 800374e:	682b      	ldr	r3, [r5, #0]
 8003750:	b903      	cbnz	r3, 8003754 <__sflush_r+0x78>
 8003752:	6560      	str	r0, [r4, #84]	@ 0x54
 8003754:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003756:	602f      	str	r7, [r5, #0]
 8003758:	b1b9      	cbz	r1, 800378a <__sflush_r+0xae>
 800375a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800375e:	4299      	cmp	r1, r3
 8003760:	d002      	beq.n	8003768 <__sflush_r+0x8c>
 8003762:	4628      	mov	r0, r5
 8003764:	f7ff fbf4 	bl	8002f50 <_free_r>
 8003768:	2300      	movs	r3, #0
 800376a:	6363      	str	r3, [r4, #52]	@ 0x34
 800376c:	e00d      	b.n	800378a <__sflush_r+0xae>
 800376e:	2301      	movs	r3, #1
 8003770:	4628      	mov	r0, r5
 8003772:	47b0      	blx	r6
 8003774:	4602      	mov	r2, r0
 8003776:	1c50      	adds	r0, r2, #1
 8003778:	d1c9      	bne.n	800370e <__sflush_r+0x32>
 800377a:	682b      	ldr	r3, [r5, #0]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d0c6      	beq.n	800370e <__sflush_r+0x32>
 8003780:	2b1d      	cmp	r3, #29
 8003782:	d001      	beq.n	8003788 <__sflush_r+0xac>
 8003784:	2b16      	cmp	r3, #22
 8003786:	d11e      	bne.n	80037c6 <__sflush_r+0xea>
 8003788:	602f      	str	r7, [r5, #0]
 800378a:	2000      	movs	r0, #0
 800378c:	e022      	b.n	80037d4 <__sflush_r+0xf8>
 800378e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003792:	b21b      	sxth	r3, r3
 8003794:	e01b      	b.n	80037ce <__sflush_r+0xf2>
 8003796:	690f      	ldr	r7, [r1, #16]
 8003798:	2f00      	cmp	r7, #0
 800379a:	d0f6      	beq.n	800378a <__sflush_r+0xae>
 800379c:	0793      	lsls	r3, r2, #30
 800379e:	680e      	ldr	r6, [r1, #0]
 80037a0:	bf08      	it	eq
 80037a2:	694b      	ldreq	r3, [r1, #20]
 80037a4:	600f      	str	r7, [r1, #0]
 80037a6:	bf18      	it	ne
 80037a8:	2300      	movne	r3, #0
 80037aa:	eba6 0807 	sub.w	r8, r6, r7
 80037ae:	608b      	str	r3, [r1, #8]
 80037b0:	f1b8 0f00 	cmp.w	r8, #0
 80037b4:	dde9      	ble.n	800378a <__sflush_r+0xae>
 80037b6:	6a21      	ldr	r1, [r4, #32]
 80037b8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80037ba:	4643      	mov	r3, r8
 80037bc:	463a      	mov	r2, r7
 80037be:	4628      	mov	r0, r5
 80037c0:	47b0      	blx	r6
 80037c2:	2800      	cmp	r0, #0
 80037c4:	dc08      	bgt.n	80037d8 <__sflush_r+0xfc>
 80037c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037ce:	81a3      	strh	r3, [r4, #12]
 80037d0:	f04f 30ff 	mov.w	r0, #4294967295
 80037d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80037d8:	4407      	add	r7, r0
 80037da:	eba8 0800 	sub.w	r8, r8, r0
 80037de:	e7e7      	b.n	80037b0 <__sflush_r+0xd4>
 80037e0:	20400001 	.word	0x20400001

080037e4 <_fflush_r>:
 80037e4:	b538      	push	{r3, r4, r5, lr}
 80037e6:	690b      	ldr	r3, [r1, #16]
 80037e8:	4605      	mov	r5, r0
 80037ea:	460c      	mov	r4, r1
 80037ec:	b913      	cbnz	r3, 80037f4 <_fflush_r+0x10>
 80037ee:	2500      	movs	r5, #0
 80037f0:	4628      	mov	r0, r5
 80037f2:	bd38      	pop	{r3, r4, r5, pc}
 80037f4:	b118      	cbz	r0, 80037fe <_fflush_r+0x1a>
 80037f6:	6a03      	ldr	r3, [r0, #32]
 80037f8:	b90b      	cbnz	r3, 80037fe <_fflush_r+0x1a>
 80037fa:	f7ff faa1 	bl	8002d40 <__sinit>
 80037fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d0f3      	beq.n	80037ee <_fflush_r+0xa>
 8003806:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003808:	07d0      	lsls	r0, r2, #31
 800380a:	d404      	bmi.n	8003816 <_fflush_r+0x32>
 800380c:	0599      	lsls	r1, r3, #22
 800380e:	d402      	bmi.n	8003816 <_fflush_r+0x32>
 8003810:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003812:	f7ff fb9a 	bl	8002f4a <__retarget_lock_acquire_recursive>
 8003816:	4628      	mov	r0, r5
 8003818:	4621      	mov	r1, r4
 800381a:	f7ff ff5f 	bl	80036dc <__sflush_r>
 800381e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003820:	07da      	lsls	r2, r3, #31
 8003822:	4605      	mov	r5, r0
 8003824:	d4e4      	bmi.n	80037f0 <_fflush_r+0xc>
 8003826:	89a3      	ldrh	r3, [r4, #12]
 8003828:	059b      	lsls	r3, r3, #22
 800382a:	d4e1      	bmi.n	80037f0 <_fflush_r+0xc>
 800382c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800382e:	f7ff fb8d 	bl	8002f4c <__retarget_lock_release_recursive>
 8003832:	e7dd      	b.n	80037f0 <_fflush_r+0xc>

08003834 <__swbuf_r>:
 8003834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003836:	460e      	mov	r6, r1
 8003838:	4614      	mov	r4, r2
 800383a:	4605      	mov	r5, r0
 800383c:	b118      	cbz	r0, 8003846 <__swbuf_r+0x12>
 800383e:	6a03      	ldr	r3, [r0, #32]
 8003840:	b90b      	cbnz	r3, 8003846 <__swbuf_r+0x12>
 8003842:	f7ff fa7d 	bl	8002d40 <__sinit>
 8003846:	69a3      	ldr	r3, [r4, #24]
 8003848:	60a3      	str	r3, [r4, #8]
 800384a:	89a3      	ldrh	r3, [r4, #12]
 800384c:	071a      	lsls	r2, r3, #28
 800384e:	d501      	bpl.n	8003854 <__swbuf_r+0x20>
 8003850:	6923      	ldr	r3, [r4, #16]
 8003852:	b943      	cbnz	r3, 8003866 <__swbuf_r+0x32>
 8003854:	4621      	mov	r1, r4
 8003856:	4628      	mov	r0, r5
 8003858:	f000 f82a 	bl	80038b0 <__swsetup_r>
 800385c:	b118      	cbz	r0, 8003866 <__swbuf_r+0x32>
 800385e:	f04f 37ff 	mov.w	r7, #4294967295
 8003862:	4638      	mov	r0, r7
 8003864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003866:	6823      	ldr	r3, [r4, #0]
 8003868:	6922      	ldr	r2, [r4, #16]
 800386a:	1a98      	subs	r0, r3, r2
 800386c:	6963      	ldr	r3, [r4, #20]
 800386e:	b2f6      	uxtb	r6, r6
 8003870:	4283      	cmp	r3, r0
 8003872:	4637      	mov	r7, r6
 8003874:	dc05      	bgt.n	8003882 <__swbuf_r+0x4e>
 8003876:	4621      	mov	r1, r4
 8003878:	4628      	mov	r0, r5
 800387a:	f7ff ffb3 	bl	80037e4 <_fflush_r>
 800387e:	2800      	cmp	r0, #0
 8003880:	d1ed      	bne.n	800385e <__swbuf_r+0x2a>
 8003882:	68a3      	ldr	r3, [r4, #8]
 8003884:	3b01      	subs	r3, #1
 8003886:	60a3      	str	r3, [r4, #8]
 8003888:	6823      	ldr	r3, [r4, #0]
 800388a:	1c5a      	adds	r2, r3, #1
 800388c:	6022      	str	r2, [r4, #0]
 800388e:	701e      	strb	r6, [r3, #0]
 8003890:	6962      	ldr	r2, [r4, #20]
 8003892:	1c43      	adds	r3, r0, #1
 8003894:	429a      	cmp	r2, r3
 8003896:	d004      	beq.n	80038a2 <__swbuf_r+0x6e>
 8003898:	89a3      	ldrh	r3, [r4, #12]
 800389a:	07db      	lsls	r3, r3, #31
 800389c:	d5e1      	bpl.n	8003862 <__swbuf_r+0x2e>
 800389e:	2e0a      	cmp	r6, #10
 80038a0:	d1df      	bne.n	8003862 <__swbuf_r+0x2e>
 80038a2:	4621      	mov	r1, r4
 80038a4:	4628      	mov	r0, r5
 80038a6:	f7ff ff9d 	bl	80037e4 <_fflush_r>
 80038aa:	2800      	cmp	r0, #0
 80038ac:	d0d9      	beq.n	8003862 <__swbuf_r+0x2e>
 80038ae:	e7d6      	b.n	800385e <__swbuf_r+0x2a>

080038b0 <__swsetup_r>:
 80038b0:	b538      	push	{r3, r4, r5, lr}
 80038b2:	4b29      	ldr	r3, [pc, #164]	@ (8003958 <__swsetup_r+0xa8>)
 80038b4:	4605      	mov	r5, r0
 80038b6:	6818      	ldr	r0, [r3, #0]
 80038b8:	460c      	mov	r4, r1
 80038ba:	b118      	cbz	r0, 80038c4 <__swsetup_r+0x14>
 80038bc:	6a03      	ldr	r3, [r0, #32]
 80038be:	b90b      	cbnz	r3, 80038c4 <__swsetup_r+0x14>
 80038c0:	f7ff fa3e 	bl	8002d40 <__sinit>
 80038c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80038c8:	0719      	lsls	r1, r3, #28
 80038ca:	d422      	bmi.n	8003912 <__swsetup_r+0x62>
 80038cc:	06da      	lsls	r2, r3, #27
 80038ce:	d407      	bmi.n	80038e0 <__swsetup_r+0x30>
 80038d0:	2209      	movs	r2, #9
 80038d2:	602a      	str	r2, [r5, #0]
 80038d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80038d8:	81a3      	strh	r3, [r4, #12]
 80038da:	f04f 30ff 	mov.w	r0, #4294967295
 80038de:	e033      	b.n	8003948 <__swsetup_r+0x98>
 80038e0:	0758      	lsls	r0, r3, #29
 80038e2:	d512      	bpl.n	800390a <__swsetup_r+0x5a>
 80038e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80038e6:	b141      	cbz	r1, 80038fa <__swsetup_r+0x4a>
 80038e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80038ec:	4299      	cmp	r1, r3
 80038ee:	d002      	beq.n	80038f6 <__swsetup_r+0x46>
 80038f0:	4628      	mov	r0, r5
 80038f2:	f7ff fb2d 	bl	8002f50 <_free_r>
 80038f6:	2300      	movs	r3, #0
 80038f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80038fa:	89a3      	ldrh	r3, [r4, #12]
 80038fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003900:	81a3      	strh	r3, [r4, #12]
 8003902:	2300      	movs	r3, #0
 8003904:	6063      	str	r3, [r4, #4]
 8003906:	6923      	ldr	r3, [r4, #16]
 8003908:	6023      	str	r3, [r4, #0]
 800390a:	89a3      	ldrh	r3, [r4, #12]
 800390c:	f043 0308 	orr.w	r3, r3, #8
 8003910:	81a3      	strh	r3, [r4, #12]
 8003912:	6923      	ldr	r3, [r4, #16]
 8003914:	b94b      	cbnz	r3, 800392a <__swsetup_r+0x7a>
 8003916:	89a3      	ldrh	r3, [r4, #12]
 8003918:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800391c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003920:	d003      	beq.n	800392a <__swsetup_r+0x7a>
 8003922:	4621      	mov	r1, r4
 8003924:	4628      	mov	r0, r5
 8003926:	f000 f84f 	bl	80039c8 <__smakebuf_r>
 800392a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800392e:	f013 0201 	ands.w	r2, r3, #1
 8003932:	d00a      	beq.n	800394a <__swsetup_r+0x9a>
 8003934:	2200      	movs	r2, #0
 8003936:	60a2      	str	r2, [r4, #8]
 8003938:	6962      	ldr	r2, [r4, #20]
 800393a:	4252      	negs	r2, r2
 800393c:	61a2      	str	r2, [r4, #24]
 800393e:	6922      	ldr	r2, [r4, #16]
 8003940:	b942      	cbnz	r2, 8003954 <__swsetup_r+0xa4>
 8003942:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003946:	d1c5      	bne.n	80038d4 <__swsetup_r+0x24>
 8003948:	bd38      	pop	{r3, r4, r5, pc}
 800394a:	0799      	lsls	r1, r3, #30
 800394c:	bf58      	it	pl
 800394e:	6962      	ldrpl	r2, [r4, #20]
 8003950:	60a2      	str	r2, [r4, #8]
 8003952:	e7f4      	b.n	800393e <__swsetup_r+0x8e>
 8003954:	2000      	movs	r0, #0
 8003956:	e7f7      	b.n	8003948 <__swsetup_r+0x98>
 8003958:	20000018 	.word	0x20000018

0800395c <_sbrk_r>:
 800395c:	b538      	push	{r3, r4, r5, lr}
 800395e:	4d06      	ldr	r5, [pc, #24]	@ (8003978 <_sbrk_r+0x1c>)
 8003960:	2300      	movs	r3, #0
 8003962:	4604      	mov	r4, r0
 8003964:	4608      	mov	r0, r1
 8003966:	602b      	str	r3, [r5, #0]
 8003968:	f7fd f93a 	bl	8000be0 <_sbrk>
 800396c:	1c43      	adds	r3, r0, #1
 800396e:	d102      	bne.n	8003976 <_sbrk_r+0x1a>
 8003970:	682b      	ldr	r3, [r5, #0]
 8003972:	b103      	cbz	r3, 8003976 <_sbrk_r+0x1a>
 8003974:	6023      	str	r3, [r4, #0]
 8003976:	bd38      	pop	{r3, r4, r5, pc}
 8003978:	2000025c 	.word	0x2000025c

0800397c <__swhatbuf_r>:
 800397c:	b570      	push	{r4, r5, r6, lr}
 800397e:	460c      	mov	r4, r1
 8003980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003984:	2900      	cmp	r1, #0
 8003986:	b096      	sub	sp, #88	@ 0x58
 8003988:	4615      	mov	r5, r2
 800398a:	461e      	mov	r6, r3
 800398c:	da0d      	bge.n	80039aa <__swhatbuf_r+0x2e>
 800398e:	89a3      	ldrh	r3, [r4, #12]
 8003990:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003994:	f04f 0100 	mov.w	r1, #0
 8003998:	bf14      	ite	ne
 800399a:	2340      	movne	r3, #64	@ 0x40
 800399c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80039a0:	2000      	movs	r0, #0
 80039a2:	6031      	str	r1, [r6, #0]
 80039a4:	602b      	str	r3, [r5, #0]
 80039a6:	b016      	add	sp, #88	@ 0x58
 80039a8:	bd70      	pop	{r4, r5, r6, pc}
 80039aa:	466a      	mov	r2, sp
 80039ac:	f000 f848 	bl	8003a40 <_fstat_r>
 80039b0:	2800      	cmp	r0, #0
 80039b2:	dbec      	blt.n	800398e <__swhatbuf_r+0x12>
 80039b4:	9901      	ldr	r1, [sp, #4]
 80039b6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80039ba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80039be:	4259      	negs	r1, r3
 80039c0:	4159      	adcs	r1, r3
 80039c2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80039c6:	e7eb      	b.n	80039a0 <__swhatbuf_r+0x24>

080039c8 <__smakebuf_r>:
 80039c8:	898b      	ldrh	r3, [r1, #12]
 80039ca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80039cc:	079d      	lsls	r5, r3, #30
 80039ce:	4606      	mov	r6, r0
 80039d0:	460c      	mov	r4, r1
 80039d2:	d507      	bpl.n	80039e4 <__smakebuf_r+0x1c>
 80039d4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80039d8:	6023      	str	r3, [r4, #0]
 80039da:	6123      	str	r3, [r4, #16]
 80039dc:	2301      	movs	r3, #1
 80039de:	6163      	str	r3, [r4, #20]
 80039e0:	b003      	add	sp, #12
 80039e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039e4:	ab01      	add	r3, sp, #4
 80039e6:	466a      	mov	r2, sp
 80039e8:	f7ff ffc8 	bl	800397c <__swhatbuf_r>
 80039ec:	9f00      	ldr	r7, [sp, #0]
 80039ee:	4605      	mov	r5, r0
 80039f0:	4639      	mov	r1, r7
 80039f2:	4630      	mov	r0, r6
 80039f4:	f7ff fb18 	bl	8003028 <_malloc_r>
 80039f8:	b948      	cbnz	r0, 8003a0e <__smakebuf_r+0x46>
 80039fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039fe:	059a      	lsls	r2, r3, #22
 8003a00:	d4ee      	bmi.n	80039e0 <__smakebuf_r+0x18>
 8003a02:	f023 0303 	bic.w	r3, r3, #3
 8003a06:	f043 0302 	orr.w	r3, r3, #2
 8003a0a:	81a3      	strh	r3, [r4, #12]
 8003a0c:	e7e2      	b.n	80039d4 <__smakebuf_r+0xc>
 8003a0e:	89a3      	ldrh	r3, [r4, #12]
 8003a10:	6020      	str	r0, [r4, #0]
 8003a12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a16:	81a3      	strh	r3, [r4, #12]
 8003a18:	9b01      	ldr	r3, [sp, #4]
 8003a1a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003a1e:	b15b      	cbz	r3, 8003a38 <__smakebuf_r+0x70>
 8003a20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a24:	4630      	mov	r0, r6
 8003a26:	f000 f81d 	bl	8003a64 <_isatty_r>
 8003a2a:	b128      	cbz	r0, 8003a38 <__smakebuf_r+0x70>
 8003a2c:	89a3      	ldrh	r3, [r4, #12]
 8003a2e:	f023 0303 	bic.w	r3, r3, #3
 8003a32:	f043 0301 	orr.w	r3, r3, #1
 8003a36:	81a3      	strh	r3, [r4, #12]
 8003a38:	89a3      	ldrh	r3, [r4, #12]
 8003a3a:	431d      	orrs	r5, r3
 8003a3c:	81a5      	strh	r5, [r4, #12]
 8003a3e:	e7cf      	b.n	80039e0 <__smakebuf_r+0x18>

08003a40 <_fstat_r>:
 8003a40:	b538      	push	{r3, r4, r5, lr}
 8003a42:	4d07      	ldr	r5, [pc, #28]	@ (8003a60 <_fstat_r+0x20>)
 8003a44:	2300      	movs	r3, #0
 8003a46:	4604      	mov	r4, r0
 8003a48:	4608      	mov	r0, r1
 8003a4a:	4611      	mov	r1, r2
 8003a4c:	602b      	str	r3, [r5, #0]
 8003a4e:	f7fd f89f 	bl	8000b90 <_fstat>
 8003a52:	1c43      	adds	r3, r0, #1
 8003a54:	d102      	bne.n	8003a5c <_fstat_r+0x1c>
 8003a56:	682b      	ldr	r3, [r5, #0]
 8003a58:	b103      	cbz	r3, 8003a5c <_fstat_r+0x1c>
 8003a5a:	6023      	str	r3, [r4, #0]
 8003a5c:	bd38      	pop	{r3, r4, r5, pc}
 8003a5e:	bf00      	nop
 8003a60:	2000025c 	.word	0x2000025c

08003a64 <_isatty_r>:
 8003a64:	b538      	push	{r3, r4, r5, lr}
 8003a66:	4d06      	ldr	r5, [pc, #24]	@ (8003a80 <_isatty_r+0x1c>)
 8003a68:	2300      	movs	r3, #0
 8003a6a:	4604      	mov	r4, r0
 8003a6c:	4608      	mov	r0, r1
 8003a6e:	602b      	str	r3, [r5, #0]
 8003a70:	f7fd f89e 	bl	8000bb0 <_isatty>
 8003a74:	1c43      	adds	r3, r0, #1
 8003a76:	d102      	bne.n	8003a7e <_isatty_r+0x1a>
 8003a78:	682b      	ldr	r3, [r5, #0]
 8003a7a:	b103      	cbz	r3, 8003a7e <_isatty_r+0x1a>
 8003a7c:	6023      	str	r3, [r4, #0]
 8003a7e:	bd38      	pop	{r3, r4, r5, pc}
 8003a80:	2000025c 	.word	0x2000025c

08003a84 <_init>:
 8003a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a86:	bf00      	nop
 8003a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a8a:	bc08      	pop	{r3}
 8003a8c:	469e      	mov	lr, r3
 8003a8e:	4770      	bx	lr

08003a90 <_fini>:
 8003a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a92:	bf00      	nop
 8003a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a96:	bc08      	pop	{r3}
 8003a98:	469e      	mov	lr, r3
 8003a9a:	4770      	bx	lr
