// Seed: 1398622816
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign module_1.id_4 = 0;
  reg id_4, id_5, id_6, id_7;
  initial begin : LABEL_0
    id_5 = id_6;
  end
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input wire id_2,
    output tri id_3,
    output tri1 id_4,
    input tri1 id_5,
    input wand id_6,
    input tri id_7,
    input supply0 id_8,
    input tri id_9
);
  wire  id_11;
  logic id_12;
  wire  id_13 = id_8;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13
  );
  wire [(  1  )  == "" : -1] id_14;
endmodule
