
AVRASM ver. 2.2.8  C:\Users\Schinzii\Desktop\UVG\Semestre 10\Design 2\AVR_vs_PIC\ASM\ATMega\RELOJ\main.asm Tue Jan 03 03:38:22 2023

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
                                 
                                 ;/////////////////////////////////////
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; PROYECTO RELOJ
                                 ;/////////////////////////////////////
                                 
                                 ; Inicio
                                 .ORG	0x00
000000 940c 0022                 	JMP	setup
                                 
                                 ; Vector interrupcion del Timer0
                                 .ORG	0x20
000020 940c 0232                 	JMP	tmr0_isr
                                 
                                 ; Configuracion
                                 setup:
                                 	;/////////////////////////
                                 	;VARIABLES
000022 e011                      	LDI		R17,	0B00000001	;Estado
000023 e020                      	LDI		R18,	0B00000000	;Contador1
000024 e030                      	LDI		R19,	0B00000000	;Segundos1
000025 e040                      	LDI		R20,	0B00000000	;Segundos2
000026 e050                      	LDI		R21,	0B00000000	;Minutos1
000027 e060                      	LDI		R22,	0B00000000	;Minutos2
000028 e070                      	LDI		R23,	0B00000000	;Horas1
000029 e080                      	LDI		R24,	0B00000000	;Horas2
00002a e090                      	LDI		R25,	0B00000000	;Alamin1
00002b e0a0                      	LDI		R26,	0B00000000	;Alamin2
00002c e0b0                      	LDI		R27,	0B00000000	;Alahor1
00002d e0c0                      	LDI		R28,	0B00000000	;Alahor2
00002e e0d0                      	LDI		R29,	0B00000000	;SREG
00002f e0e0                      	LDI		R30,	0B00000000	;CasoTabla
                                 	;/////////////////////////
                                 	
                                 	;0 -> Entrada
                                 	;1 -> Salida
                                 	;Pines D0, D1, D2, D3 y D4 como entradas para los botones
                                 	;Pines D5, D6 y D7 como salidas
000030 ee00                      	LDI		R16,	0B11100000
000031 b90a                      	OUT		DDRD,	R16
                                 
                                 	;Puertos B y C como salidas para LEDs, 7 segmentos y transistores
000032 ef0f                      	LDI		R16,	0B11111111
000033 b904                      	OUT		DDRB,	R16
000034 b907                      	OUT		DDRC,	R16
                                 
                                 	;Se limpian los puertos
000035 e000                      	LDI		R16,	0B00000000
000036 b90b                      	OUT		PORTD,	R16
000037 b905                      	OUT		PORTB,	R16
000038 b908                      	OUT		PORTC,	R16
                                 
                                 	;Se realiza la configuracion del Timer0
000039 940e 003f                 	CALL	tmr0_set
                                 
                                 	;Se activan las interrupciones del microcontrolador
00003b 9478                      	SEI
00003c ea03                      	LDI		R16,	0B10100011		;Se mueve 163 a R16
00003d bd06                      	OUT		TCNT0,	R16
                                 
00003e c066                          RJMP	loop
                                 
                                 tmr0_set:
00003f e000                      	LDI		R16,	0B00000000		;Operacion normal del temporizador
000040 bd04                      	OUT		TCCR0A,	R16
                                 	;LDI		R16,	0B00000101		;Prescaler de 1024 en los bits TCCR0B[2:0]
000041 e002                      	LDI		R16,	0B00000010		;Prescaler de 1 en los bits TCCR0B[2:0]
000042 bd05                      	OUT		TCCR0B,	R16
000043 e001                      	LDI		R16,	0B00000001
000044 9300 006e                 	STS		TIMSK0,	R16				;Se habilita la interrupcion del Timer0
000046 9508                      	RET
                                 
                                 table:
000047 e000                      	LDI		R16,	0B00000000		;0
000048 1b0e                      	SUB		R16,	R30				;R16 = R16 - R30 (numero de contador)
000049 b7df                      	IN		R29,	SREG			;R29 = SREG
00004a fdd1                      	SBRC	R29,	1				;Se verifica SREG Z
                                 	;Si Z = 1, entonces el numero es 0 y se configura en los pines correspondientes para el 7 segmentos
00004b c001                      	RJMP	PC+2
                                 	;De lo contrario, comprueba el siguiente numero
00004c c004                      	RJMP	PC+5
00004d e30d                      	LDI		R16,	0B00111101		;0
00004e b908                      	OUT		PORTC,	R16
00004f 9a5f                      	SBI		PORTD,	7
000050 9508                      	RET
                                 
000051 e001                      	LDI		R16,	0B00000001		;1
000052 1b0e                      	SUB		R16,	R30				;R16 = R16 - R30 (numero de contador)
000053 b7df                      	IN		R29,	SREG			;R29 = SREG
000054 fdd1                      	SBRC	R29,	1				;Se verifica SREG Z
                                 	;Si Z = 1, entonces el numero es 1 y se configura en los pines correspondientes para el 7 segmentos
000055 c001                      	RJMP	PC+2
                                 	;De lo contrario, comprueba el siguiente numero
000056 c004                      	RJMP	PC+5
000057 e104                      	LDI		R16,	0B00010100		;1
000058 b908                      	OUT		PORTC,	R16
000059 985f                      	CBI		PORTD,	7
00005a 9508                      	RET
                                 	
00005b e002                      	LDI		R16,	0B00000010		;2
00005c 1b0e                      	SUB		R16,	R30				;R16 = R16 - R30 (numero de contador)
00005d b7df                      	IN		R29,	SREG			;R29 = SREG
00005e fdd1                      	SBRC	R29,	1				;Se verifica SREG Z
                                 	;Si Z = 1, entonces el numero es 2 y se configura en los pines correspondientes para el 7 segmentos
00005f c001                      	RJMP	PC+2
                                 	;De lo contrario, comprueba el siguiente numero
000060 c004                      	RJMP	PC+5
000061 e20e                      	LDI		R16,	0B00101110		;2
000062 b908                      	OUT		PORTC,	R16
000063 9a5f                      	SBI		PORTD,	7
000064 9508                      	RET
                                 
000065 e003                      	LDI		R16,	0B00000011		;3
000066 1b0e                      	SUB		R16,	R30				;R16 = R16 - R30 (numero de contador)
000067 b7df                      	IN		R29,	SREG			;R29 = SREG
000068 fdd1                      	SBRC	R29,	1				;Se verifica SREG Z
                                 	;Si Z = 1, entonces el numero es 3 y se configura en los pines correspondientes para el 7 segmentos
000069 c001                      	RJMP	PC+2
                                 	;De lo contrario, comprueba el siguiente numero
00006a c004                      	RJMP	PC+5
00006b e30e                      	LDI		R16,	0B00111110		;3
00006c b908                      	OUT		PORTC,	R16
00006d 985f                      	CBI		PORTD,	7
00006e 9508                      	RET
                                 
00006f e004                      	LDI		R16,	0B00000100		;4
000070 1b0e                      	SUB		R16,	R30				;R16 = R16 - R30 (numero de contador)
000071 b7df                      	IN		R29,	SREG			;R29 = SREG
000072 fdd1                      	SBRC	R29,	1				;Se verifica SREG Z
                                 	;Si Z = 1, entonces el numero es 4 y se configura en los pines correspondientes para el 7 segmentos
000073 c001                      	RJMP	PC+2
                                 	;De lo contrario, comprueba el siguiente numero
000074 c004                      	RJMP	PC+5
000075 e107                      	LDI		R16,	0B00010111		;4
000076 b908                      	OUT		PORTC,	R16
000077 985f                      	CBI		PORTD,	7
000078 9508                      	RET
                                 
000079 e005                      	LDI		R16,	0B00000101		;5
00007a 1b0e                      	SUB		R16,	R30				;R16 = R16 - R30 (numero de contador)
00007b b7df                      	IN		R29,	SREG			;R29 = SREG
00007c fdd1                      	SBRC	R29,	1				;Se verifica SREG Z
                                 	;Si Z = 1, entonces el numero es 5 y se configura en los pines correspondientes para el 7 segmentos
00007d c001                      	RJMP	PC+2
                                 	;De lo contrario, comprueba el siguiente numero
00007e c004                      	RJMP	PC+5
00007f e30b                      	LDI		R16,	0B00111011		;5
000080 b908                      	OUT		PORTC,	R16
000081 985f                      	CBI		PORTD,	7
000082 9508                      	RET
                                 
000083 e006                      	LDI		R16,	0B00000110		;6
000084 1b0e                      	SUB		R16,	R30				;R16 = R16 - R30 (numero de contador)
000085 b7df                      	IN		R29,	SREG			;R29 = SREG
000086 fdd1                      	SBRC	R29,	1				;Se verifica SREG Z
                                 	;Si Z = 1, entonces el numero es 6 y se configura en los pines correspondientes para el 7 segmentos
000087 c001                      	RJMP	PC+2
                                 	;De lo contrario, comprueba el siguiente numero
000088 c004                      	RJMP	PC+5
000089 e30b                      	LDI		R16,	0B00111011		;6
00008a b908                      	OUT		PORTC,	R16
00008b 9a5f                      	SBI		PORTD,	7
00008c 9508                      	RET
                                 
00008d e007                      	LDI		R16,	0B00000111		;7
00008e 1b0e                      	SUB		R16,	R30				;R16 = R16 - R30 (numero de contador)
00008f b7df                      	IN		R29,	SREG			;R29 = SREG
000090 fdd1                      	SBRC	R29,	1				;Se verifica SREG Z
                                 	;Si Z = 1, entonces el numero es 7 y se configura en los pines correspondientes para el 7 segmentos
000091 c001                      	RJMP	PC+2
                                 	;De lo contrario, comprueba el siguiente numero
000092 c004                      	RJMP	PC+5
000093 e10c                      	LDI		R16,	0B00011100		;7
000094 b908                      	OUT		PORTC,	R16
000095 985f                      	CBI		PORTD,	7
000096 9508                      	RET
                                 
000097 e008                      	LDI		R16,	0B00001000		;8
000098 1b0e                      	SUB		R16,	R30				;R16 = R16 - R30 (numero de contador)
000099 b7df                      	IN		R29,	SREG			;R29 = SREG
00009a fdd1                      	SBRC	R29,	1				;Se verifica SREG Z
                                 	;Si Z = 1, entonces el numero es 8 y se configura en los pines correspondientes para el 7 segmentos
00009b c001                      	RJMP	PC+2
                                 	;De lo contrario, el numero es 9
00009c c004                      	RJMP	PC+5
00009d e30f                      	LDI		R16,	0B00111111		;8
00009e b908                      	OUT		PORTC,	R16
00009f 9a5f                      	SBI		PORTD,	7
0000a0 9508                      	RET
                                 
0000a1 e10f                      	LDI		R16,	0B00011111		;9
0000a2 b908                      	OUT		PORTC,	R16
0000a3 985f                      	CBI		PORTD,	7
0000a4 9508                      	RET
                                 
                                 loop:
                                 	;Boton RD0
0000a5 9948                      	SBIC	PIND,	0
0000a6 940e 00b2                 	CALL	cambio_estado
                                 
                                 	;Estado 1 - Mostrar hora
0000a8 fd10                      	SBRC	R17,	0
0000a9 940e 00b9                 	CALL	hora
                                 
                                 	;Estado 2 - Configurar la hora
0000ab fd11                      	SBRC	R17,	1
0000ac 940e 011e                 	CALL	hora_conf
                                 
                                 	;Estado 3 - Mostrar y configurar la alarma
0000ae fd12                      	SBRC	R17,	2
0000af 940e 01a8                 	CALL	alarma
                                 
0000b1 cff3                      	RJMP	loop
                                 
                                 cambio_estado:
0000b2 1f11                      	ROL		R17
0000b3 ff13                      	SBRS	R17,	3
0000b4 c001                      	RJMP	PC+2
0000b5 e011                      	LDI		R17,	0B00000001
                                 
0000b6 9948                      	SBIC	PIND,	0
0000b7 cffe                      	RJMP	PC-1
                                 
0000b8 9508                      	RET
                                 
                                 hora:
0000b9 e000                      	LDI		R16,	0B00000000
0000ba b908                      	OUT		PORTC,	R16
0000bb 985f                      	CBI		PORTD,	7
                                 
0000bc 9828                      	CBI		PORTB,	0
0000bd 9829                      	CBI		PORTB,	1
0000be 982a                      	CBI		PORTB,	2
0000bf 982b                      	CBI		PORTB,	3
                                 
0000c0 9a2c                      	SBI		PORTB,	4
0000c1 982d                      	CBI		PORTB,	5
0000c2 982e                      	CBI		PORTB,	6
                                 
0000c3 9949                      	SBIC	PIND,	1
0000c4 940e 00ea                 	CALL	ee_write
                                 
0000c6 994a                      	SBIC	PIND,	2
0000c7 940e 010a                 	CALL	ee_read
                                 
                                 	;Mostrar minutos1
0000c9 2fe5                      	MOV		R30,	R21
0000ca 940e 0047                 	CALL	table
0000cc 9a29                      	SBI		PORTB,	1
0000cd 9829                      	CBI		PORTB,	1
0000ce e000                      	LDI		R16,	0B00000000
0000cf b908                      	OUT		PORTC,	R16
0000d0 985f                      	CBI		PORTD,	7
                                 
                                 	;Mostrar minutos2
0000d1 2fe6                      	MOV		R30,	R22
0000d2 940e 0047                 	CALL	table
0000d4 9a28                      	SBI		PORTB,	0
0000d5 9828                      	CBI		PORTB,	0
0000d6 e000                      	LDI		R16,	0B00000000
0000d7 b908                      	OUT		PORTC,	R16
0000d8 985f                      	CBI		PORTD,	7
                                 
                                 	;Mostrar horas1
0000d9 2fe7                      	MOV		R30,	R23
0000da 940e 0047                 	CALL	table
0000dc 9a2a                      	SBI		PORTB,	2
0000dd 982a                      	CBI		PORTB,	2
0000de e000                      	LDI		R16,	0B00000000
0000df b908                      	OUT		PORTC,	R16
0000e0 985f                      	CBI		PORTD,	7
                                 
                                 	;Mostrar horas2
0000e1 2fe8                      	MOV		R30,	R24
0000e2 940e 0047                 	CALL	table
0000e4 9a2b                      	SBI		PORTB,	3
0000e5 982b                      	CBI		PORTB,	3
0000e6 e000                      	LDI		R16,	0B00000000
0000e7 b908                      	OUT		PORTC,	R16
0000e8 985f                      	CBI		PORTD,	7
                                 
0000e9 9508                      	RET
                                 
                                 ee_write:
                                 	;Se escribe a la memoria EEPROM de la siguiente forma
                                 	;Localidad 0000   -   alamin1 -> R25
                                 	;Localidad 0001   -   alamin2 -> R26
                                 	;Localidad 0002   -   alahor1 -> R27
                                 	;Localidad 0003   -   alahor2 -> R28
                                 	
                                 	;Se deshabilitan las interrupciones del microcontrolador
0000ea 94f8                      	CLI
                                 
                                 	;Se guardan los valores actuales de la alarma
0000eb e000                      	LDI		R16,	0B00000000
0000ec bd01                      	OUT		EEARL,	R16
0000ed bd02                      	OUT		EEARH,	R16
0000ee bd90                      	OUT		EEDR,	R25
0000ef 9afa                      	SBI		EECR,	EEMPE
0000f0 9af9                      	SBI		EECR,	EEPE
                                 
                                 	;Se espera a completar la escritura
0000f1 99f9                      	SBIC	EECR,	EEPE
0000f2 cffe                      	RJMP	PC-1
                                 
0000f3 e001                      	LDI		R16,	0B00000001
0000f4 bd01                      	OUT		EEARL,	R16
0000f5 bda0                      	OUT		EEDR,	R26
0000f6 9afa                      	SBI		EECR,	EEMPE
0000f7 9af9                      	SBI		EECR,	EEPE
                                 
                                 	;Se espera a completar la escritura
0000f8 99f9                      	SBIC	EECR,	EEPE
0000f9 cffe                      	RJMP	PC-1
                                 
0000fa e002                      	LDI		R16,	0B00000010
0000fb bd01                      	OUT		EEARL,	R16
0000fc bdb0                      	OUT		EEDR,	R27
0000fd 9afa                      	SBI		EECR,	EEMPE
0000fe 9af9                      	SBI		EECR,	EEPE
                                 
                                 	;Se espera a completar la escritura
0000ff 99f9                      	SBIC	EECR,	EEPE
000100 cffe                      	RJMP	PC-1
                                 
000101 e003                      	LDI		R16,	0B00000011
000102 bd01                      	OUT		EEARL,	R16
000103 bdc0                      	OUT		EEDR,	R28
000104 9afa                      	SBI		EECR,	EEMPE
000105 9af9                      	SBI		EECR,	EEPE
                                 
                                 	;Se espera a completar la escritura
000106 99f9                      	SBIC	EECR,	EEPE
000107 cffe                      	RJMP	PC-1
                                 
                                 	;Se rehabilitan las interrupciones
000108 9478                      	SEI
                                 
000109 9508                      	RET
                                 
                                 ee_read:
                                 	;Se deshabilitan las interrupciones del microcontrolador
00010a 94f8                      	CLI
                                 
00010b e000                      	LDI		R16,	0B00000000
00010c bd01                      	OUT		EEARL,	R16
00010d bd02                      	OUT		EEARH,	R16
00010e 9af8                      	SBI		EECR,	EERE
00010f b590                      	IN		R25,	EEDR
                                 
000110 e001                      	LDI		R16,	0B00000001
000111 bd01                      	OUT		EEARL,	R16
000112 9af8                      	SBI		EECR,	EERE
000113 b5a0                      	IN		R26,	EEDR
                                 
000114 e002                      	LDI		R16,	0B00000010
000115 bd01                      	OUT		EEARL,	R16
000116 9af8                      	SBI		EECR,	EERE
000117 b5b0                      	IN		R27,	EEDR
                                 
000118 e003                      	LDI		R16,	0B00000011
000119 bd01                      	OUT		EEARL,	R16
00011a 9af8                      	SBI		EECR,	EERE
00011b b5c0                      	IN		R28,	EEDR
                                 
                                 	;Se rehabilitan las interrupciones
00011c 9478                      	SEI
                                 	
00011d 9508                      	RET
                                 
                                 hora_conf:
00011e 982c                      	CBI		PORTB,	4
00011f 9a2d                      	SBI		PORTB,	5
000120 982e                      	CBI		PORTB,	6
                                 
                                 	;Incrementar unidades de minutos
000121 9949                      	SBIC	PIND,	1
000122 940e 0155                 	CALL	min_inc
                                 
                                 	;Decrementar unidades de minutos
000124 994a                      	SBIC	PIND,	2
000125 940e 0166                 	CALL	min_dec
                                 
                                 	;Incrementar unidades de horas
000127 994b                      	SBIC	PIND,	3
000128 940e 017a                 	CALL	hor_inc
                                 
                                 	;Decrementar unidades de horas
00012a 994c                      	SBIC	PIND,	4
00012b 940e 0194                 	CALL	hor_dec
                                 
00012d e000                      	LDI		R16,	0B00000000
00012e b908                      	OUT		PORTC,	R16
00012f 985f                      	CBI		PORTD,	7
                                 
000130 9828                      	CBI		PORTB,	0
000131 9829                      	CBI		PORTB,	1
000132 982a                      	CBI		PORTB,	2
000133 982b                      	CBI		PORTB,	3
                                 
                                 	;Mostrar minutos1
000134 2fe5                      	MOV		R30,	R21
000135 940e 0047                 	CALL	table
000137 9a29                      	SBI		PORTB,	1
000138 9829                      	CBI		PORTB,	1
000139 e000                      	LDI		R16,	0B00000000
00013a b908                      	OUT		PORTC,	R16
00013b 985f                      	CBI		PORTD,	7
                                 
                                 	;Mostrar minutos2
00013c 2fe6                      	MOV		R30,	R22
00013d 940e 0047                 	CALL	table
00013f 9a28                      	SBI		PORTB,	0
000140 9828                      	CBI		PORTB,	0
000141 e000                      	LDI		R16,	0B00000000
000142 b908                      	OUT		PORTC,	R16
000143 985f                      	CBI		PORTD,	7
                                 
                                 	;Mostrar horas1
000144 2fe7                      	MOV		R30,	R23
000145 940e 0047                 	CALL	table
000147 9a2a                      	SBI		PORTB,	2
000148 982a                      	CBI		PORTB,	2
000149 e000                      	LDI		R16,	0B00000000
00014a b908                      	OUT		PORTC,	R16
00014b 985f                      	CBI		PORTD,	7
                                 
                                 	;Mostrar horas2
00014c 2fe8                      	MOV		R30,	R24
00014d 940e 0047                 	CALL	table
00014f 9a2b                      	SBI		PORTB,	3
000150 982b                      	CBI		PORTB,	3
000151 e000                      	LDI		R16,	0B00000000
000152 b908                      	OUT		PORTC,	R16
000153 985f                      	CBI		PORTD,	7
                                 
000154 9508                      	RET
                                 
                                 min_inc:
000155 9949                      	SBIC	PIND,	1
000156 cffe                      	RJMP	PC-1
000157 9553                      	INC		R21
                                 
000158 e00a                      	LDI		R16,	0B00001010	;10
000159 1b05                      	SUB		R16,	R21			;R16 = R16 - R21
00015a b7df                      	IN		R29,	SREG		;R29 = SREG
00015b fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado 10 minutos
00015c c001                      	RJMP	PC+2
00015d c002                      	RJMP	PC+3
00015e e050                      	LDI		R21,	0B00000000
00015f 9563                      	INC		R22
                                 	;De lo contrario, revisa las decenas
000160 e006                      	LDI		R16,	0B00000110	;6
000161 1b06                      	SUB		R16,	R22			;R16 = R16 - R22
000162 b7df                      	IN		R29,	SREG		;R29 = SREG
000163 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado 60 minutos
000164 e060                      	LDI		R22,	0B00000000
                                 	;De lo contrario, retorna
000165 9508                      	RET
                                 
                                 min_dec:
000166 994a                      	SBIC	PIND,	2
000167 cffe                      	RJMP	PC-1
000168 955a                      	DEC		R21
                                 
000169 ef0f                      	LDI		R16,	0B11111111	;255
00016a 1b05                      	SUB		R16,	R21			;R16 = R16 - R21
00016b b7df                      	IN		R29,	SREG		;R29 = SREG
00016c fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, minutos1 hizo underflow
00016d c001                      	RJMP	PC+2
                                 	;De lo contrario, retorna
00016e 9508                      	RET
00016f e059                      	LDI		R21,	0B00001001	;9
                                 
000170 956a                      	DEC		R22
000171 ef0f                      	LDI		R16,	0B11111111	;255
000172 1b06                      	SUB		R16,	R22			;R16 = R16 - R22
000173 b7df                      	IN		R29,	SREG		;R29 = SREG
000174 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, minutos2 hizo underflow
000175 c001                      	RJMP	PC+2
                                 	;De lo contrario, retorna
000176 9508                      	RET
000177 e059                      	LDI		R21,	0B00001001	;9
000178 e065                      	LDI		R22,	0B00000101	;5
000179 9508                      	RET
                                 
                                 hor_inc:
00017a 994b                      	SBIC	PIND,	3
00017b cffe                      	RJMP	PC-1
00017c 9573                      	INC		R23
                                 
00017d e00a                      	LDI		R16,	0B00001010	;10
00017e 1b07                      	SUB		R16,	R23			;R16 = R16 - R23
00017f b7df                      	IN		R29,	SREG		;R29 = SREG
000180 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado 10 horas
000181 c001                      	RJMP	PC+2
000182 c002                      	RJMP	PC+3
000183 e070                      	LDI		R23,	0B00000000
000184 9583                      	INC		R24
                                 	;De lo contrario, revisa las decenas
000185 e002                      	LDI		R16,	0B00000010	;2
000186 1b08                      	SUB		R16,	R24			;R16 = R16 - R24
000187 b7df                      	IN		R29,	SREG		;R29 = SREG
000188 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado 20 horas
000189 c001                      	RJMP	PC+2
                                 	;De lo contrario, retorna
00018a 9508                      	RET
00018b e004                      	LDI		R16,	0B00000100	;4
00018c 1b07                      	SUB		R16,	R23			;R16 = R16 - R23
00018d b7df                      	IN		R29,	SREG		;R29 = SREG
00018e fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion es 0, han pasado las 24 horas
00018f c001                      	RJMP	PC+2
                                 	;De lo contrario, retorna
000190 9508                      	RET
000191 e070                      	LDI		R23,	0B00000000
000192 e080                      	LDI		R24,	0B00000000
000193 9508                      	RET
                                 
                                 hor_dec:
000194 994c                      	SBIC	PIND,	4
000195 cffe                      	RJMP	PC-1
000196 957a                      	DEC		R23
                                 
000197 ef0f                      	LDI		R16,	0B11111111
000198 1b07                      	SUB		R16,	R23			;R16 = R16 - R23
000199 b7df                      	IN		R29,	SREG		;R29 = SREG
00019a fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, horas1 hizo underflow
00019b c001                      	RJMP	PC+2
                                 	;De lo contrario, retorna
00019c 9508                      	RET
00019d e079                      	LDI		R23,	0B00001001	;9
                                 
00019e 958a                      	DEC		R24
00019f ef0f                      	LDI		R16,	0B11111111
0001a0 1b08                      	SUB		R16,	R24			;R16 = R16 - R24
0001a1 b7df                      	IN		R29,	SREG		;R29 = SREG
0001a2 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, horas2 hizo underflow
0001a3 c001                      	RJMP	PC+2
                                 	;De lo contrario, retorna
0001a4 9508                      	RET
0001a5 e073                      	LDI		R23,	0B00000011	;3
0001a6 e082                      	LDI		R24,	0B00000010	;2
0001a7 9508                      	RET
                                 
                                 alarma:
0001a8 982c                      	CBI		PORTB,	4
0001a9 982d                      	CBI		PORTB,	5
0001aa 9a2e                      	SBI		PORTB,	6
                                 
                                 	;Incrementar unidades de minutos en alarma
0001ab 9949                      	SBIC	PIND,	1
0001ac 940e 01df                 	CALL	alamin_inc
                                 
                                 	;Decrementar unidades de minutos en alarma
0001ae 994a                      	SBIC	PIND,	2
0001af 940e 01f0                 	CALL	alamin_dec
                                 
                                 	;Incrementar unidades de horas en alarma
0001b1 994b                      	SBIC	PIND,	3
0001b2 940e 0204                 	CALL	alahor_inc
                                 
                                 	;Decrementar unidades de horas en alarma
0001b4 994c                      	SBIC	PIND,	4
0001b5 940e 021e                 	CALL	alahor_dec
                                 
0001b7 e000                      	LDI		R16,	0B00000000
0001b8 b908                      	OUT		PORTC,	R16
0001b9 985f                      	CBI		PORTD,	7
                                 
0001ba 9828                      	CBI		PORTB,	0
0001bb 9829                      	CBI		PORTB,	1
0001bc 982a                      	CBI		PORTB,	2
0001bd 982b                      	CBI		PORTB,	3
                                 
                                 	;Mostrar alamin1
0001be 2fe9                      	MOV		R30,	R25
0001bf 940e 0047                 	CALL	table
0001c1 9a29                      	SBI		PORTB,	1
0001c2 9829                      	CBI		PORTB,	1
0001c3 e000                      	LDI		R16,	0B00000000
0001c4 b908                      	OUT		PORTC,	R16
0001c5 985f                      	CBI		PORTD,	7
                                 
                                 	;Mostrar alamin2
0001c6 2fea                      	MOV		R30,	R26
0001c7 940e 0047                 	CALL	table
0001c9 9a28                      	SBI		PORTB,	0
0001ca 9828                      	CBI		PORTB,	0
0001cb e000                      	LDI		R16,	0B00000000
0001cc b908                      	OUT		PORTC,	R16
0001cd 985f                      	CBI		PORTD,	7
                                 
                                 	;Mostrar alahor1
0001ce 2feb                      	MOV		R30,	R27
0001cf 940e 0047                 	CALL	table
0001d1 9a2a                      	SBI		PORTB,	2
0001d2 982a                      	CBI		PORTB,	2
0001d3 e000                      	LDI		R16,	0B00000000
0001d4 b908                      	OUT		PORTC,	R16
0001d5 985f                      	CBI		PORTD,	7
                                 
                                 	;Mostrar alahor2
0001d6 2fec                      	MOV		R30,	R28
0001d7 940e 0047                 	CALL	table
0001d9 9a2b                      	SBI		PORTB,	3
0001da 982b                      	CBI		PORTB,	3
0001db e000                      	LDI		R16,	0B00000000
0001dc b908                      	OUT		PORTC,	R16
0001dd 985f                      	CBI		PORTD,	7
                                 
0001de 9508                      	RET
                                 
                                 alamin_inc:
0001df 9949                      	SBIC	PIND,	1
0001e0 cffe                      	RJMP	PC-1
0001e1 9593                      	INC		R25
                                 
0001e2 e00a                      	LDI		R16,	0B00001010	;10
0001e3 1b09                      	SUB		R16,	R25			;R16 = R16 - R25
0001e4 b7df                      	IN		R29,	SREG		;R29 = SREG
0001e5 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado 10 minutos
0001e6 c001                      	RJMP	PC+2
0001e7 c002                      	RJMP	PC+3
0001e8 e090                      	LDI		R25,	0B00000000
0001e9 95a3                      	INC		R26
                                 	;De lo contrario, revisa las decenas
0001ea e006                      	LDI		R16,	0B00000110	;6
0001eb 1b0a                      	SUB		R16,	R26			;R16 = R16 - R26
0001ec b7df                      	IN		R29,	SREG		;R29 = SREG
0001ed fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado 60 minutos
0001ee e0a0                      	LDI		R26,	0B00000000
                                 	;De lo contrario, retorna
0001ef 9508                      	RET
                                 
                                 alamin_dec:
0001f0 994a                      	SBIC	PIND,	2
0001f1 cffe                      	RJMP	PC-1
0001f2 959a                      	DEC		R25
                                 
0001f3 ef0f                      	LDI		R16,	0B11111111	;255
0001f4 1b09                      	SUB		R16,	R25			;R16 = R16 - R25
0001f5 b7df                      	IN		R29,	SREG		;R29 = SREG
0001f6 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, alamin1 hizo underflow
0001f7 c001                      	RJMP	PC+2
                                 	;De lo contrario, retorna
0001f8 9508                      	RET
0001f9 e099                      	LDI		R25,	0B00001001	;9
                                 
0001fa 95aa                      	DEC		R26
0001fb ef0f                      	LDI		R16,	0B11111111	;255
0001fc 1b0a                      	SUB		R16,	R26			;R16 = R16 - R26
0001fd b7df                      	IN		R29,	SREG		;R29 = SREG
0001fe fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, alamin2 hizo underflow
0001ff c001                      	RJMP	PC+2
                                 	;De lo contrario, retorna
000200 9508                      	RET
000201 e099                      	LDI		R25,	0B00001001	;9
000202 e0a5                      	LDI		R26,	0B00000101	;5
000203 9508                      	RET
                                 
                                 alahor_inc:
000204 994b                      	SBIC	PIND,	3
000205 cffe                      	RJMP	PC-1
000206 95b3                      	INC		R27
                                 
000207 e00a                      	LDI		R16,	0B00001010	;10
000208 1b0b                      	SUB		R16,	R27			;R16 = R16 - R27
000209 b7df                      	IN		R29,	SREG		;R29 = SREG
00020a fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado 10 horas
00020b c001                      	RJMP	PC+2
00020c c002                      	RJMP	PC+3
00020d e0b0                      	LDI		R27,	0B00000000
00020e 95c3                      	INC		R28
                                 	;De lo contrario, revisa las decenas
00020f e002                      	LDI		R16,	0B00000010	;2
000210 1b0c                      	SUB		R16,	R28			;R16 = R16 - R28
000211 b7df                      	IN		R29,	SREG		;R29 = SREG
000212 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado 20 horas
000213 c001                      	RJMP	PC+2
                                 	;De lo contrario, retorna
000214 9508                      	RET
000215 e004                      	LDI		R16,	0B00000100	;4
000216 1b0b                      	SUB		R16,	R27			;R16 = R16 - R27
000217 b7df                      	IN		R29,	SREG		;R29 = SREG
000218 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion es 0, han pasado las 24 horas
000219 c001                      	RJMP	PC+2
                                 	;De lo contrario, retorna
00021a 9508                      	RET
00021b e0b0                      	LDI		R27,	0B00000000
00021c e0c0                      	LDI		R28,	0B00000000
00021d 9508                      	RET
                                 
                                 alahor_dec:
00021e 994c                      	SBIC	PIND,	4
00021f cffe                      	RJMP	PC-1
000220 95ba                      	DEC		R27
                                 
000221 ef0f                      	LDI		R16,	0B11111111
000222 1b0b                      	SUB		R16,	R27			;R16 = R16 - R27
000223 b7df                      	IN		R29,	SREG		;R29 = SREG
000224 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, alahor1 hizo underflow
000225 c001                      	RJMP	PC+2
                                 	;De lo contrario, retorna
000226 9508                      	RET
000227 e0b9                      	LDI		R27,	0B00001001	;9
                                 
000228 95ca                      	DEC		R28
000229 ef0f                      	LDI		R16,	0B11111111
00022a 1b0c                      	SUB		R16,	R28			;R16 = R16 - R28
00022b b7df                      	IN		R29,	SREG		;R29 = SREG
00022c fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, alahor2 hizo underflow
00022d c001                      	RJMP	PC+2
                                 	;De lo contrario, retorna
00022e 9508                      	RET
00022f e0b3                      	LDI		R27,	0B00000011	;3
000230 e0c2                      	LDI		R28,	0B00000010	;2
000231 9508                      	RET
                                 
                                 tmr0_isr:
000232 2f09                      	MOV		R16,	R25			;R16 = R25
000233 1b05                      	SUB		R16,	R21			;R16 = R16 - R21
000234 b7df                      	IN		R29,	SREG		;R29 = SREG
000235 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, se verifica otro contador
000236 c001                      	RJMP	PC+2
                                 	;De lo contrario, no se comprueban mas contadores
000237 c014                      	RJMP	PC+21
                                 
000238 2f0a                      	MOV		R16,	R26			;R16 = R26
000239 1b06                      	SUB		R16,	R22			;R16 = R16 - R22
00023a b7df                      	IN		R29,	SREG		;R29 = SREG
00023b fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, se verifica otro contador
00023c c001                      	RJMP	PC+2
                                 	;De lo contrario, no se comprueban mas contadores
00023d c00e                      	RJMP	PC+15
                                 
00023e 2f0b                      	MOV		R16,	R27			;R16 = R27
00023f 1b07                      	SUB		R16,	R23			;R16 = R16 - R23
000240 b7df                      	IN		R29,	SREG		;R29 = SREG
000241 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, se verifica otro contador
000242 c001                      	RJMP	PC+2
                                 	;De lo contrario, no se comprueban mas contadores
000243 c008                      	RJMP	PC+9
                                 
000244 2f0c                      	MOV		R16,	R28			;R16 = R28
000245 1b08                      	SUB		R16,	R24			;R16 = R16 - R24
000246 b7df                      	IN		R29,	SREG		;R29 = SREG
000247 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, se enciende la alarma
000248 c001                      	RJMP	PC+2
                                 	;De lo contrario, se sigue con la interrupcion de forma normal
000249 c002                      	RJMP	PC+3
00024a 9a2f                      	SBI		PORTB,	7
00024b c001                      	RJMP	PC+2
00024c 982f                      	CBI		PORTB,	7
                                 
                                 
                                 
00024d 9523                      	INC		R18					;Incrementar R18
00024e e504                      	LDI		R16,	0B01010100	;84
                                 	;LDI		R16,	0B00000110	;6
00024f 1b02                      	SUB		R16,	R18			;R16 = R16 - R18
000250 b7df                      	IN		R29,	SREG		;R29 = SREG
000251 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, ha pasado un segundo
000252 c001                      	RJMP	PC+2
                                 	;De lo contrario, termina la interrupcion
000253 c038                      	RJMP	PC+57
                                 
000254 2722                      	CLR		R18
000255 9533                      	INC		R19
000256 e00a                      	LDI		R16,	0B00001010	;10
000257 1b03                      	SUB		R16,	R19			;R16 = R16 - R19
000258 b7df                      	IN		R29,	SREG		;R29 = SREG
000259 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado 10 segundos
00025a c001                      	RJMP	PC+2
                                 	;De lo contrario, termina la interrupcion
00025b c030                      	RJMP	PC+49
                                 
00025c 2733                      	CLR		R19
00025d 9543                      	INC		R20
00025e e006                      	LDI		R16,	0B00000110	;6
00025f 1b04                      	SUB		R16,	R20			;R16 = R16 - R20
000260 b7df                      	IN		R29,	SREG		;R29 = SREG
000261 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado 6 veces 10 segundos (60 segundos)
000262 c001                      	RJMP	PC+2
                                 	;De lo contrario, termina la interrupcion
000263 c028                      	RJMP	PC+41
                                 
000264 2744                      	CLR		R20
000265 9553                      	INC		R21
000266 e00a                      	LDI		R16,	0B00001010	;10
000267 1b05                      	SUB		R16,	R21			;R16 = R16 - R21
000268 b7df                      	IN		R29,	SREG		;R29 = SREG
000269 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado 10 minutos
00026a c001                      	RJMP	PC+2
                                 	;De lo contrario, termina la interrupcion
00026b c020                      	RJMP	PC+33
                                 
00026c 2755                      	CLR		R21
00026d 9563                      	INC		R22
00026e e006                      	LDI		R16,	0B00000110	;6
00026f 1b06                      	SUB		R16,	R22			;R16 = R16 - R22
000270 b7df                      	IN		R29,	SREG		;R29 = SREG
000271 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado 6 veces 10 minutos (60 minutos)
000272 c001                      	RJMP	PC+2
                                 	;De lo contrario, termina la interrupcion
000273 c018                      	RJMP	PC+25
                                 
000274 2766                      	CLR		R22
000275 9573                      	INC		R23
000276 e00a                      	LDI		R16,	0B00001010	;10
000277 1b07                      	SUB		R16,	R23			;R16 = R16 - R23
000278 b7df                      	IN		R29,	SREG		;R29 = SREG
000279 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado 10 horas
00027a c001                      	RJMP	PC+2
                                 	;De lo contrario, verifica las horas del dia
00027b c002                      	RJMP	PC+3
                                 
00027c 2777                      	CLR		R23
                                 	;Aumentar las decenas de horas
00027d 9583                      	INC		R24
                                 
                                 	;En este caso se comprobara que horas2 sea 2 y que horas1 sea 4 para formar las 24 horas de un dia
                                 
00027e e002                      	LDI		R16,	0B00000010	;2
00027f 1b08                      	SUB		R16,	R24			;R16 = R16 - R24
000280 b7df                      	IN		R29,	SREG		;R29 = SREG
000281 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado al menos 20 horas
000282 c001                      	RJMP	PC+2
                                 	;De lo contrario se omite la siguiente comprobacion
000283 c008                      	RJMP	PC+9
                                 
000284 e004                      	LDI		R16,	0B00000100	;4
000285 1b07                      	SUB		R16,	R23			;R16  = R16 - R23
000286 b7df                      	IN		R29,	SREG		;R29 = SREG
000287 fdd1                      	SBRC	R29,	1			;Se verifica SREG Z
                                 	;Si la operacion anterior es 0, han pasado 4 horas despus de las 20 horas anteriores (24 horas en total)
000288 c001                      	RJMP	PC+2
                                 	;De lo contrario, termina la interrupcion
000289 c002                      	RJMP	PC+3
                                 
00028a e080                      	LDI		R24,	0B00000000
00028b e070                      	LDI		R23,	0B00000000
                                 
00028c ea03                      	LDI		R16,	0B10100011		;Se mueve 163 a R16
00028d bd06                      	OUT		TCNT0,	R16
                                 					


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :   0 r0 :   0 r1 :   0 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 165 r17:   7 r18:   4 r19:   4 r20:   4 
r21:  14 r22:  13 r23:  18 r24:  13 r25:  12 r26:  11 r27:  14 r28:  11 
r29:  79 r30:  22 r31:   0 
Registers used: 15 out of 35 (42.9%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   0 adiw  :   0 and   :   0 
andi  :   0 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :   0 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   0 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  27 cbi   :  52 cbr   :   0 
clc   :   0 clh   :   0 cli   :   2 cln   :   0 clr   :   6 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 
cpi   :   0 cpse  :   0 dec   :   8 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  43 inc   :  15 jmp   :   2 
ld    :   0 ldd   :   0 ldi   : 115 lds   :   0 lpm   :   0 lsl   :   0 
lsr   :   0 mov   :  16 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  49 pop   :   0 
push  :   0 rcall :   0 ret   :  37 reti  :   1 rjmp  :  79 rol   :   1 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  32 sbic  :  24 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :  42 sbrs  :   1 sec   :   0 seh   :   0 
sei   :   3 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   1 
sub   :  39 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 22 out of 113 (19.5%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00051e   1250      0   1250   32768   3.8%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
