
metaporter-mcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001294  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08001350  08001350  00011350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080013c0  080013c0  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080013c0  080013c0  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080013c0  080013c0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080013c0  080013c0  000113c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080013c4  080013c4  000113c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080013c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000010  080013d8  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  080013d8  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000026dd  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000cae  00000000  00000000  00022715  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000358  00000000  00000000  000233c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000002d0  00000000  00000000  00023720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018f43  00000000  00000000  000239f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000043e1  00000000  00000000  0003c933  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000970d7  00000000  00000000  00040d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d7deb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000009fc  00000000  00000000  000d7e3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000010 	.word	0x20000010
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08001338 	.word	0x08001338

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000014 	.word	0x20000014
 8000100:	08001338 	.word	0x08001338

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__udivsi3>:
 8000114:	2200      	movs	r2, #0
 8000116:	0843      	lsrs	r3, r0, #1
 8000118:	428b      	cmp	r3, r1
 800011a:	d374      	bcc.n	8000206 <__udivsi3+0xf2>
 800011c:	0903      	lsrs	r3, r0, #4
 800011e:	428b      	cmp	r3, r1
 8000120:	d35f      	bcc.n	80001e2 <__udivsi3+0xce>
 8000122:	0a03      	lsrs	r3, r0, #8
 8000124:	428b      	cmp	r3, r1
 8000126:	d344      	bcc.n	80001b2 <__udivsi3+0x9e>
 8000128:	0b03      	lsrs	r3, r0, #12
 800012a:	428b      	cmp	r3, r1
 800012c:	d328      	bcc.n	8000180 <__udivsi3+0x6c>
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d30d      	bcc.n	8000150 <__udivsi3+0x3c>
 8000134:	22ff      	movs	r2, #255	; 0xff
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	ba12      	rev	r2, r2
 800013a:	0c03      	lsrs	r3, r0, #16
 800013c:	428b      	cmp	r3, r1
 800013e:	d302      	bcc.n	8000146 <__udivsi3+0x32>
 8000140:	1212      	asrs	r2, r2, #8
 8000142:	0209      	lsls	r1, r1, #8
 8000144:	d065      	beq.n	8000212 <__udivsi3+0xfe>
 8000146:	0b03      	lsrs	r3, r0, #12
 8000148:	428b      	cmp	r3, r1
 800014a:	d319      	bcc.n	8000180 <__udivsi3+0x6c>
 800014c:	e000      	b.n	8000150 <__udivsi3+0x3c>
 800014e:	0a09      	lsrs	r1, r1, #8
 8000150:	0bc3      	lsrs	r3, r0, #15
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x46>
 8000156:	03cb      	lsls	r3, r1, #15
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b83      	lsrs	r3, r0, #14
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x52>
 8000162:	038b      	lsls	r3, r1, #14
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b43      	lsrs	r3, r0, #13
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x5e>
 800016e:	034b      	lsls	r3, r1, #13
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b03      	lsrs	r3, r0, #12
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x6a>
 800017a:	030b      	lsls	r3, r1, #12
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0ac3      	lsrs	r3, r0, #11
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x76>
 8000186:	02cb      	lsls	r3, r1, #11
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a83      	lsrs	r3, r0, #10
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x82>
 8000192:	028b      	lsls	r3, r1, #10
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a43      	lsrs	r3, r0, #9
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x8e>
 800019e:	024b      	lsls	r3, r1, #9
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a03      	lsrs	r3, r0, #8
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x9a>
 80001aa:	020b      	lsls	r3, r1, #8
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	d2cd      	bcs.n	800014e <__udivsi3+0x3a>
 80001b2:	09c3      	lsrs	r3, r0, #7
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xa8>
 80001b8:	01cb      	lsls	r3, r1, #7
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0983      	lsrs	r3, r0, #6
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xb4>
 80001c4:	018b      	lsls	r3, r1, #6
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0943      	lsrs	r3, r0, #5
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xc0>
 80001d0:	014b      	lsls	r3, r1, #5
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0903      	lsrs	r3, r0, #4
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xcc>
 80001dc:	010b      	lsls	r3, r1, #4
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	08c3      	lsrs	r3, r0, #3
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xd8>
 80001e8:	00cb      	lsls	r3, r1, #3
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0883      	lsrs	r3, r0, #2
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xe4>
 80001f4:	008b      	lsls	r3, r1, #2
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	0843      	lsrs	r3, r0, #1
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xf0>
 8000200:	004b      	lsls	r3, r1, #1
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	1a41      	subs	r1, r0, r1
 8000208:	d200      	bcs.n	800020c <__udivsi3+0xf8>
 800020a:	4601      	mov	r1, r0
 800020c:	4152      	adcs	r2, r2
 800020e:	4610      	mov	r0, r2
 8000210:	4770      	bx	lr
 8000212:	e7ff      	b.n	8000214 <__udivsi3+0x100>
 8000214:	b501      	push	{r0, lr}
 8000216:	2000      	movs	r0, #0
 8000218:	f000 f806 	bl	8000228 <__aeabi_idiv0>
 800021c:	bd02      	pop	{r1, pc}
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uidivmod>:
 8000220:	2900      	cmp	r1, #0
 8000222:	d0f7      	beq.n	8000214 <__udivsi3+0x100>
 8000224:	e776      	b.n	8000114 <__udivsi3>
 8000226:	4770      	bx	lr

08000228 <__aeabi_idiv0>:
 8000228:	4770      	bx	lr
 800022a:	46c0      	nop			; (mov r8, r8)

0800022c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000230:	f000 fa5e 	bl	80006f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000234:	f000 f80b 	bl	800024e <SystemClock_Config>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  GPIO_Init();
 8000238:	f000 f88a 	bl	8000350 <GPIO_Init>

  USART3_UART_Init();
 800023c:	f000 f8d2 	bl	80003e4 <USART3_UART_Init>
  USART3_DMA1_Init();
 8000240:	f000 f936 	bl	80004b0 <USART3_DMA1_Init>
  init_tim7();
 8000244:	f000 f9c8 	bl	80005d8 <init_tim7>

  USART3_UART_Test();
 8000248:	f000 fa20 	bl	800068c <USART3_UART_Test>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800024c:	e7fe      	b.n	800024c <main+0x20>

0800024e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800024e:	b590      	push	{r4, r7, lr}
 8000250:	b093      	sub	sp, #76	; 0x4c
 8000252:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000254:	2414      	movs	r4, #20
 8000256:	193b      	adds	r3, r7, r4
 8000258:	0018      	movs	r0, r3
 800025a:	2334      	movs	r3, #52	; 0x34
 800025c:	001a      	movs	r2, r3
 800025e:	2100      	movs	r1, #0
 8000260:	f001 f862 	bl	8001328 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000264:	1d3b      	adds	r3, r7, #4
 8000266:	0018      	movs	r0, r3
 8000268:	2310      	movs	r3, #16
 800026a:	001a      	movs	r2, r3
 800026c:	2100      	movs	r1, #0
 800026e:	f001 f85b 	bl	8001328 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 8000272:	193b      	adds	r3, r7, r4
 8000274:	2220      	movs	r2, #32
 8000276:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000278:	193b      	adds	r3, r7, r4
 800027a:	2201      	movs	r2, #1
 800027c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800027e:	193b      	adds	r3, r7, r4
 8000280:	2200      	movs	r2, #0
 8000282:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000284:	193b      	adds	r3, r7, r4
 8000286:	0018      	movs	r0, r3
 8000288:	f000 fb4a 	bl	8000920 <HAL_RCC_OscConfig>
 800028c:	1e03      	subs	r3, r0, #0
 800028e:	d001      	beq.n	8000294 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000290:	f000 f819 	bl	80002c6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000294:	1d3b      	adds	r3, r7, #4
 8000296:	2207      	movs	r2, #7
 8000298:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 800029a:	1d3b      	adds	r3, r7, #4
 800029c:	2203      	movs	r2, #3
 800029e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a0:	1d3b      	adds	r3, r7, #4
 80002a2:	2200      	movs	r2, #0
 80002a4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002a6:	1d3b      	adds	r3, r7, #4
 80002a8:	2200      	movs	r2, #0
 80002aa:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002ac:	1d3b      	adds	r3, r7, #4
 80002ae:	2101      	movs	r1, #1
 80002b0:	0018      	movs	r0, r3
 80002b2:	f000 febb 	bl	800102c <HAL_RCC_ClockConfig>
 80002b6:	1e03      	subs	r3, r0, #0
 80002b8:	d001      	beq.n	80002be <SystemClock_Config+0x70>
  {
    Error_Handler();
 80002ba:	f000 f804 	bl	80002c6 <Error_Handler>
  }
}
 80002be:	46c0      	nop			; (mov r8, r8)
 80002c0:	46bd      	mov	sp, r7
 80002c2:	b013      	add	sp, #76	; 0x4c
 80002c4:	bd90      	pop	{r4, r7, pc}

080002c6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80002c6:	b580      	push	{r7, lr}
 80002c8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002ca:	b672      	cpsid	i
}
 80002cc:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002ce:	e7fe      	b.n	80002ce <Error_Handler+0x8>

080002d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b082      	sub	sp, #8
 80002d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80002d6:	4b0f      	ldr	r3, [pc, #60]	; (8000314 <HAL_MspInit+0x44>)
 80002d8:	699a      	ldr	r2, [r3, #24]
 80002da:	4b0e      	ldr	r3, [pc, #56]	; (8000314 <HAL_MspInit+0x44>)
 80002dc:	2101      	movs	r1, #1
 80002de:	430a      	orrs	r2, r1
 80002e0:	619a      	str	r2, [r3, #24]
 80002e2:	4b0c      	ldr	r3, [pc, #48]	; (8000314 <HAL_MspInit+0x44>)
 80002e4:	699b      	ldr	r3, [r3, #24]
 80002e6:	2201      	movs	r2, #1
 80002e8:	4013      	ands	r3, r2
 80002ea:	607b      	str	r3, [r7, #4]
 80002ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002ee:	4b09      	ldr	r3, [pc, #36]	; (8000314 <HAL_MspInit+0x44>)
 80002f0:	69da      	ldr	r2, [r3, #28]
 80002f2:	4b08      	ldr	r3, [pc, #32]	; (8000314 <HAL_MspInit+0x44>)
 80002f4:	2180      	movs	r1, #128	; 0x80
 80002f6:	0549      	lsls	r1, r1, #21
 80002f8:	430a      	orrs	r2, r1
 80002fa:	61da      	str	r2, [r3, #28]
 80002fc:	4b05      	ldr	r3, [pc, #20]	; (8000314 <HAL_MspInit+0x44>)
 80002fe:	69da      	ldr	r2, [r3, #28]
 8000300:	2380      	movs	r3, #128	; 0x80
 8000302:	055b      	lsls	r3, r3, #21
 8000304:	4013      	ands	r3, r2
 8000306:	603b      	str	r3, [r7, #0]
 8000308:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800030a:	46c0      	nop			; (mov r8, r8)
 800030c:	46bd      	mov	sp, r7
 800030e:	b002      	add	sp, #8
 8000310:	bd80      	pop	{r7, pc}
 8000312:	46c0      	nop			; (mov r8, r8)
 8000314:	40021000 	.word	0x40021000

08000318 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800031c:	e7fe      	b.n	800031c <NMI_Handler+0x4>

0800031e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800031e:	b580      	push	{r7, lr}
 8000320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000322:	e7fe      	b.n	8000322 <HardFault_Handler+0x4>

08000324 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000328:	46c0      	nop			; (mov r8, r8)
 800032a:	46bd      	mov	sp, r7
 800032c:	bd80      	pop	{r7, pc}

0800032e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800032e:	b580      	push	{r7, lr}
 8000330:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000332:	46c0      	nop			; (mov r8, r8)
 8000334:	46bd      	mov	sp, r7
 8000336:	bd80      	pop	{r7, pc}

08000338 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000338:	b580      	push	{r7, lr}
 800033a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800033c:	f000 fa20 	bl	8000780 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000340:	46c0      	nop			; (mov r8, r8)
 8000342:	46bd      	mov	sp, r7
 8000344:	bd80      	pop	{r7, pc}

08000346 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000346:	b580      	push	{r7, lr}
 8000348:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800034a:	46c0      	nop			; (mov r8, r8)
 800034c:	46bd      	mov	sp, r7
 800034e:	bd80      	pop	{r7, pc}

08000350 <GPIO_Init>:



/* USER CODE BEGIN 4 */

void GPIO_Init(void) {
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0

	RCC->AHBENR |= RCC_AHBENR_GPIOCEN;			// Enable GPIOC
 8000354:	4b1f      	ldr	r3, [pc, #124]	; (80003d4 <GPIO_Init+0x84>)
 8000356:	695a      	ldr	r2, [r3, #20]
 8000358:	4b1e      	ldr	r3, [pc, #120]	; (80003d4 <GPIO_Init+0x84>)
 800035a:	2180      	movs	r1, #128	; 0x80
 800035c:	0309      	lsls	r1, r1, #12
 800035e:	430a      	orrs	r2, r1
 8000360:	615a      	str	r2, [r3, #20]
	GPIOC->MODER &= ~GPIO_MODER_MODER10;		// Clear GPIOC MODER10 bits
 8000362:	4b1d      	ldr	r3, [pc, #116]	; (80003d8 <GPIO_Init+0x88>)
 8000364:	681a      	ldr	r2, [r3, #0]
 8000366:	4b1c      	ldr	r3, [pc, #112]	; (80003d8 <GPIO_Init+0x88>)
 8000368:	491c      	ldr	r1, [pc, #112]	; (80003dc <GPIO_Init+0x8c>)
 800036a:	400a      	ands	r2, r1
 800036c:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= GPIO_MODER_MODER10_1;		// Set alternate function bits
 800036e:	4b1a      	ldr	r3, [pc, #104]	; (80003d8 <GPIO_Init+0x88>)
 8000370:	681a      	ldr	r2, [r3, #0]
 8000372:	4b19      	ldr	r3, [pc, #100]	; (80003d8 <GPIO_Init+0x88>)
 8000374:	2180      	movs	r1, #128	; 0x80
 8000376:	0389      	lsls	r1, r1, #14
 8000378:	430a      	orrs	r2, r1
 800037a:	601a      	str	r2, [r3, #0]
	GPIOC->MODER &= ~GPIO_MODER_MODER11;		// Clear GPIOC MODER11 bits
 800037c:	4b16      	ldr	r3, [pc, #88]	; (80003d8 <GPIO_Init+0x88>)
 800037e:	681a      	ldr	r2, [r3, #0]
 8000380:	4b15      	ldr	r3, [pc, #84]	; (80003d8 <GPIO_Init+0x88>)
 8000382:	4917      	ldr	r1, [pc, #92]	; (80003e0 <GPIO_Init+0x90>)
 8000384:	400a      	ands	r2, r1
 8000386:	601a      	str	r2, [r3, #0]
	GPIOC->MODER |= GPIO_MODER_MODER11_1;		// Set alternate function bits
 8000388:	4b13      	ldr	r3, [pc, #76]	; (80003d8 <GPIO_Init+0x88>)
 800038a:	681a      	ldr	r2, [r3, #0]
 800038c:	4b12      	ldr	r3, [pc, #72]	; (80003d8 <GPIO_Init+0x88>)
 800038e:	2180      	movs	r1, #128	; 0x80
 8000390:	0409      	lsls	r1, r1, #16
 8000392:	430a      	orrs	r2, r1
 8000394:	601a      	str	r2, [r3, #0]
	GPIOC->OSPEEDR |= GPIO_OSPEEDR_OSPEEDR10;	// Set high speed output for GPIOC pin 10
 8000396:	4b10      	ldr	r3, [pc, #64]	; (80003d8 <GPIO_Init+0x88>)
 8000398:	689a      	ldr	r2, [r3, #8]
 800039a:	4b0f      	ldr	r3, [pc, #60]	; (80003d8 <GPIO_Init+0x88>)
 800039c:	21c0      	movs	r1, #192	; 0xc0
 800039e:	0389      	lsls	r1, r1, #14
 80003a0:	430a      	orrs	r2, r1
 80003a2:	609a      	str	r2, [r3, #8]
	GPIOC->OSPEEDR |= GPIO_OSPEEDR_OSPEEDR11;	// Set high speed output for GPIOC pin 11
 80003a4:	4b0c      	ldr	r3, [pc, #48]	; (80003d8 <GPIO_Init+0x88>)
 80003a6:	689a      	ldr	r2, [r3, #8]
 80003a8:	4b0b      	ldr	r3, [pc, #44]	; (80003d8 <GPIO_Init+0x88>)
 80003aa:	21c0      	movs	r1, #192	; 0xc0
 80003ac:	0409      	lsls	r1, r1, #16
 80003ae:	430a      	orrs	r2, r1
 80003b0:	609a      	str	r2, [r3, #8]
	GPIOC->AFR[1]  |= (1<<8);					// Set AF1 for GPIOC pin 10
 80003b2:	4b09      	ldr	r3, [pc, #36]	; (80003d8 <GPIO_Init+0x88>)
 80003b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80003b6:	4b08      	ldr	r3, [pc, #32]	; (80003d8 <GPIO_Init+0x88>)
 80003b8:	2180      	movs	r1, #128	; 0x80
 80003ba:	0049      	lsls	r1, r1, #1
 80003bc:	430a      	orrs	r2, r1
 80003be:	625a      	str	r2, [r3, #36]	; 0x24
	GPIOC->AFR[1]  |= (1<<12);					// Set AF1 for GPIOC pin 11
 80003c0:	4b05      	ldr	r3, [pc, #20]	; (80003d8 <GPIO_Init+0x88>)
 80003c2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80003c4:	4b04      	ldr	r3, [pc, #16]	; (80003d8 <GPIO_Init+0x88>)
 80003c6:	2180      	movs	r1, #128	; 0x80
 80003c8:	0149      	lsls	r1, r1, #5
 80003ca:	430a      	orrs	r2, r1
 80003cc:	625a      	str	r2, [r3, #36]	; 0x24

}
 80003ce:	46c0      	nop			; (mov r8, r8)
 80003d0:	46bd      	mov	sp, r7
 80003d2:	bd80      	pop	{r7, pc}
 80003d4:	40021000 	.word	0x40021000
 80003d8:	48000800 	.word	0x48000800
 80003dc:	ffcfffff 	.word	0xffcfffff
 80003e0:	ff3fffff 	.word	0xff3fffff

080003e4 <USART3_UART_Init>:

void USART3_UART_Init(void) {
 80003e4:	b580      	push	{r7, lr}
 80003e6:	af00      	add	r7, sp, #0

	RCC->APB1ENR |= RCC_APB1ENR_USART3EN;	// Enable USART3
 80003e8:	4b2b      	ldr	r3, [pc, #172]	; (8000498 <USART3_UART_Init+0xb4>)
 80003ea:	69da      	ldr	r2, [r3, #28]
 80003ec:	4b2a      	ldr	r3, [pc, #168]	; (8000498 <USART3_UART_Init+0xb4>)
 80003ee:	2180      	movs	r1, #128	; 0x80
 80003f0:	02c9      	lsls	r1, r1, #11
 80003f2:	430a      	orrs	r2, r1
 80003f4:	61da      	str	r2, [r3, #28]
	USART3->CR1 &= ~USART_CR1_UE;			// Disable UE (USART3)
 80003f6:	4b29      	ldr	r3, [pc, #164]	; (800049c <USART3_UART_Init+0xb8>)
 80003f8:	681a      	ldr	r2, [r3, #0]
 80003fa:	4b28      	ldr	r3, [pc, #160]	; (800049c <USART3_UART_Init+0xb8>)
 80003fc:	2101      	movs	r1, #1
 80003fe:	438a      	bics	r2, r1
 8000400:	601a      	str	r2, [r3, #0]
	USART3->CR1 &= ~(0x3<<28);				// Set word length (M0) to 1 Start bit, 8 data bits, n stop bits
 8000402:	4b26      	ldr	r3, [pc, #152]	; (800049c <USART3_UART_Init+0xb8>)
 8000404:	681a      	ldr	r2, [r3, #0]
 8000406:	4b25      	ldr	r3, [pc, #148]	; (800049c <USART3_UART_Init+0xb8>)
 8000408:	4925      	ldr	r1, [pc, #148]	; (80004a0 <USART3_UART_Init+0xbc>)
 800040a:	400a      	ands	r2, r1
 800040c:	601a      	str	r2, [r3, #0]
	USART3->CR2 &= ~(0x3<<12);				// Set stop bit to 1
 800040e:	4b23      	ldr	r3, [pc, #140]	; (800049c <USART3_UART_Init+0xb8>)
 8000410:	685a      	ldr	r2, [r3, #4]
 8000412:	4b22      	ldr	r3, [pc, #136]	; (800049c <USART3_UART_Init+0xb8>)
 8000414:	4923      	ldr	r1, [pc, #140]	; (80004a4 <USART3_UART_Init+0xc0>)
 8000416:	400a      	ands	r2, r1
 8000418:	605a      	str	r2, [r3, #4]
	USART3->CR1 &= ~USART_CR1_PCE;			// Disable parity control
 800041a:	4b20      	ldr	r3, [pc, #128]	; (800049c <USART3_UART_Init+0xb8>)
 800041c:	681a      	ldr	r2, [r3, #0]
 800041e:	4b1f      	ldr	r3, [pc, #124]	; (800049c <USART3_UART_Init+0xb8>)
 8000420:	4921      	ldr	r1, [pc, #132]	; (80004a8 <USART3_UART_Init+0xc4>)
 8000422:	400a      	ands	r2, r1
 8000424:	601a      	str	r2, [r3, #0]
	USART3->CR1 &= ~USART_CR1_OVER8;		// Set oversampling by 16
 8000426:	4b1d      	ldr	r3, [pc, #116]	; (800049c <USART3_UART_Init+0xb8>)
 8000428:	681a      	ldr	r2, [r3, #0]
 800042a:	4b1c      	ldr	r3, [pc, #112]	; (800049c <USART3_UART_Init+0xb8>)
 800042c:	491f      	ldr	r1, [pc, #124]	; (80004ac <USART3_UART_Init+0xc8>)
 800042e:	400a      	ands	r2, r1
 8000430:	601a      	str	r2, [r3, #0]
	USART3->BRR = 0x1a1;					// Set baud rate to 115200 bits/s (0x1a1 = 417 = 48000000 / 115200)
 8000432:	4b1a      	ldr	r3, [pc, #104]	; (800049c <USART3_UART_Init+0xb8>)
 8000434:	22a2      	movs	r2, #162	; 0xa2
 8000436:	32ff      	adds	r2, #255	; 0xff
 8000438:	60da      	str	r2, [r3, #12]
	USART3->CR3 |= USART_CR3_DMAT;          // Enable USART3 transmitter DMA
 800043a:	4b18      	ldr	r3, [pc, #96]	; (800049c <USART3_UART_Init+0xb8>)
 800043c:	689a      	ldr	r2, [r3, #8]
 800043e:	4b17      	ldr	r3, [pc, #92]	; (800049c <USART3_UART_Init+0xb8>)
 8000440:	2180      	movs	r1, #128	; 0x80
 8000442:	430a      	orrs	r2, r1
 8000444:	609a      	str	r2, [r3, #8]
	USART3->CR1 |= 1<<2;					// Receiver is enabled
 8000446:	4b15      	ldr	r3, [pc, #84]	; (800049c <USART3_UART_Init+0xb8>)
 8000448:	681a      	ldr	r2, [r3, #0]
 800044a:	4b14      	ldr	r3, [pc, #80]	; (800049c <USART3_UART_Init+0xb8>)
 800044c:	2104      	movs	r1, #4
 800044e:	430a      	orrs	r2, r1
 8000450:	601a      	str	r2, [r3, #0]
	USART3->CR1 |= 1<<3;					// Transmitter is enabled
 8000452:	4b12      	ldr	r3, [pc, #72]	; (800049c <USART3_UART_Init+0xb8>)
 8000454:	681a      	ldr	r2, [r3, #0]
 8000456:	4b11      	ldr	r3, [pc, #68]	; (800049c <USART3_UART_Init+0xb8>)
 8000458:	2108      	movs	r1, #8
 800045a:	430a      	orrs	r2, r1
 800045c:	601a      	str	r2, [r3, #0]
	USART3->CR1 |= 1;						// Enable UE (USART3)
 800045e:	4b0f      	ldr	r3, [pc, #60]	; (800049c <USART3_UART_Init+0xb8>)
 8000460:	681a      	ldr	r2, [r3, #0]
 8000462:	4b0e      	ldr	r3, [pc, #56]	; (800049c <USART3_UART_Init+0xb8>)
 8000464:	2101      	movs	r1, #1
 8000466:	430a      	orrs	r2, r1
 8000468:	601a      	str	r2, [r3, #0]

	while(((USART3->ISR & USART_ISR_REACK) != USART_ISR_REACK) && ((USART3->ISR & USART_ISR_TEACK) != USART_ISR_TEACK));
 800046a:	46c0      	nop			; (mov r8, r8)
 800046c:	4b0b      	ldr	r3, [pc, #44]	; (800049c <USART3_UART_Init+0xb8>)
 800046e:	69da      	ldr	r2, [r3, #28]
 8000470:	2380      	movs	r3, #128	; 0x80
 8000472:	03db      	lsls	r3, r3, #15
 8000474:	401a      	ands	r2, r3
 8000476:	2380      	movs	r3, #128	; 0x80
 8000478:	03db      	lsls	r3, r3, #15
 800047a:	429a      	cmp	r2, r3
 800047c:	d008      	beq.n	8000490 <USART3_UART_Init+0xac>
 800047e:	4b07      	ldr	r3, [pc, #28]	; (800049c <USART3_UART_Init+0xb8>)
 8000480:	69da      	ldr	r2, [r3, #28]
 8000482:	2380      	movs	r3, #128	; 0x80
 8000484:	039b      	lsls	r3, r3, #14
 8000486:	401a      	ands	r2, r3
 8000488:	2380      	movs	r3, #128	; 0x80
 800048a:	039b      	lsls	r3, r3, #14
 800048c:	429a      	cmp	r2, r3
 800048e:	d1ed      	bne.n	800046c <USART3_UART_Init+0x88>

}
 8000490:	46c0      	nop			; (mov r8, r8)
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	40021000 	.word	0x40021000
 800049c:	40004800 	.word	0x40004800
 80004a0:	cfffffff 	.word	0xcfffffff
 80004a4:	ffffcfff 	.word	0xffffcfff
 80004a8:	fffffbff 	.word	0xfffffbff
 80004ac:	ffff7fff 	.word	0xffff7fff

080004b0 <USART3_DMA1_Init>:

void USART3_DMA1_Init() {
 80004b0:	b5b0      	push	{r4, r5, r7, lr}
 80004b2:	af00      	add	r7, sp, #0

    RCC->AHBENR |= RCC_AHBENR_DMA1EN;
 80004b4:	4b1f      	ldr	r3, [pc, #124]	; (8000534 <USART3_DMA1_Init+0x84>)
 80004b6:	695a      	ldr	r2, [r3, #20]
 80004b8:	4b1e      	ldr	r3, [pc, #120]	; (8000534 <USART3_DMA1_Init+0x84>)
 80004ba:	2101      	movs	r1, #1
 80004bc:	430a      	orrs	r2, r1
 80004be:	615a      	str	r2, [r3, #20]
    DMA1_Channel7->CCR &= ~DMA_CCR_EN;					// Make sure DMA is off
 80004c0:	4b1d      	ldr	r3, [pc, #116]	; (8000538 <USART3_DMA1_Init+0x88>)
 80004c2:	681a      	ldr	r2, [r3, #0]
 80004c4:	4b1c      	ldr	r3, [pc, #112]	; (8000538 <USART3_DMA1_Init+0x88>)
 80004c6:	2101      	movs	r1, #1
 80004c8:	438a      	bics	r2, r1
 80004ca:	601a      	str	r2, [r3, #0]
    DMA1_Channel7->CPAR = (uint32_t)(&(USART3->TDR));	// Copy to address in CPAR (USART3 TX)
 80004cc:	4b1a      	ldr	r3, [pc, #104]	; (8000538 <USART3_DMA1_Init+0x88>)
 80004ce:	4a1b      	ldr	r2, [pc, #108]	; (800053c <USART3_DMA1_Init+0x8c>)
 80004d0:	609a      	str	r2, [r3, #8]
    DMA1_Channel7->CMAR = (uint32_t)(test);				// Copy from address in CMAR
 80004d2:	4b1b      	ldr	r3, [pc, #108]	; (8000540 <USART3_DMA1_Init+0x90>)
 80004d4:	681a      	ldr	r2, [r3, #0]
 80004d6:	4b18      	ldr	r3, [pc, #96]	; (8000538 <USART3_DMA1_Init+0x88>)
 80004d8:	60da      	str	r2, [r3, #12]
    DMA1_Channel7->CNDTR = strlen(test);				// Copy this many data
 80004da:	4b19      	ldr	r3, [pc, #100]	; (8000540 <USART3_DMA1_Init+0x90>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	4c16      	ldr	r4, [pc, #88]	; (8000538 <USART3_DMA1_Init+0x88>)
 80004e0:	0018      	movs	r0, r3
 80004e2:	f7ff fe0f 	bl	8000104 <strlen>
 80004e6:	0003      	movs	r3, r0
 80004e8:	6063      	str	r3, [r4, #4]
    DMA1_Channel7->CCR |= DMA_CCR_DIR;					// Read from "memory"
 80004ea:	4b13      	ldr	r3, [pc, #76]	; (8000538 <USART3_DMA1_Init+0x88>)
 80004ec:	681a      	ldr	r2, [r3, #0]
 80004ee:	4b12      	ldr	r3, [pc, #72]	; (8000538 <USART3_DMA1_Init+0x88>)
 80004f0:	2110      	movs	r1, #16
 80004f2:	430a      	orrs	r2, r1
 80004f4:	601a      	str	r2, [r3, #0]
    DMA1_Channel7->CCR |= DMA_CCR_MINC;					// Increment CMAR as we copy
 80004f6:	4b10      	ldr	r3, [pc, #64]	; (8000538 <USART3_DMA1_Init+0x88>)
 80004f8:	681a      	ldr	r2, [r3, #0]
 80004fa:	4b0f      	ldr	r3, [pc, #60]	; (8000538 <USART3_DMA1_Init+0x88>)
 80004fc:	2180      	movs	r1, #128	; 0x80
 80004fe:	430a      	orrs	r2, r1
 8000500:	601a      	str	r2, [r3, #0]
    DMA1_Channel7->CCR &= ~(DMA_CCR_PSIZE);				// 00: 8 bits
 8000502:	4b0d      	ldr	r3, [pc, #52]	; (8000538 <USART3_DMA1_Init+0x88>)
 8000504:	681a      	ldr	r2, [r3, #0]
 8000506:	4b0c      	ldr	r3, [pc, #48]	; (8000538 <USART3_DMA1_Init+0x88>)
 8000508:	490e      	ldr	r1, [pc, #56]	; (8000544 <USART3_DMA1_Init+0x94>)
 800050a:	400a      	ands	r2, r1
 800050c:	601a      	str	r2, [r3, #0]
    DMA1_Channel7->CCR &= ~(DMA_CCR_MSIZE);				// 00: 8 bits
 800050e:	4b0a      	ldr	r3, [pc, #40]	; (8000538 <USART3_DMA1_Init+0x88>)
 8000510:	681a      	ldr	r2, [r3, #0]
 8000512:	4b09      	ldr	r3, [pc, #36]	; (8000538 <USART3_DMA1_Init+0x88>)
 8000514:	490c      	ldr	r1, [pc, #48]	; (8000548 <USART3_DMA1_Init+0x98>)
 8000516:	400a      	ands	r2, r1
 8000518:	601a      	str	r2, [r3, #0]
//    DMA1_Channel7->CCR |= DMA_CCR_CIRC;					// Enable circular buffer
    DMA1_Channel7->CCR |= DMA_CCR_TCIE;					// Enable transfer complete interrupt
 800051a:	4b07      	ldr	r3, [pc, #28]	; (8000538 <USART3_DMA1_Init+0x88>)
 800051c:	681a      	ldr	r2, [r3, #0]
 800051e:	4b06      	ldr	r3, [pc, #24]	; (8000538 <USART3_DMA1_Init+0x88>)
 8000520:	2102      	movs	r1, #2
 8000522:	430a      	orrs	r2, r1
 8000524:	601a      	str	r2, [r3, #0]
    NVIC->ISER[0] = 1<<DMA1_Channel4_5_6_7_IRQn;		// Enable the interrupt
 8000526:	4b09      	ldr	r3, [pc, #36]	; (800054c <USART3_DMA1_Init+0x9c>)
 8000528:	2280      	movs	r2, #128	; 0x80
 800052a:	0112      	lsls	r2, r2, #4
 800052c:	601a      	str	r2, [r3, #0]

}
 800052e:	46c0      	nop			; (mov r8, r8)
 8000530:	46bd      	mov	sp, r7
 8000532:	bdb0      	pop	{r4, r5, r7, pc}
 8000534:	40021000 	.word	0x40021000
 8000538:	40020080 	.word	0x40020080
 800053c:	40004828 	.word	0x40004828
 8000540:	20000004 	.word	0x20000004
 8000544:	fffffcff 	.word	0xfffffcff
 8000548:	fffff3ff 	.word	0xfffff3ff
 800054c:	e000e100 	.word	0xe000e100

08000550 <enable_dma>:

void enable_dma(void) {
 8000550:	b580      	push	{r7, lr}
 8000552:	af00      	add	r7, sp, #0

    DMA1_Channel7->CCR |= 1;	// Enable DMA
 8000554:	4b04      	ldr	r3, [pc, #16]	; (8000568 <enable_dma+0x18>)
 8000556:	681a      	ldr	r2, [r3, #0]
 8000558:	4b03      	ldr	r3, [pc, #12]	; (8000568 <enable_dma+0x18>)
 800055a:	2101      	movs	r1, #1
 800055c:	430a      	orrs	r2, r1
 800055e:	601a      	str	r2, [r3, #0]

}
 8000560:	46c0      	nop			; (mov r8, r8)
 8000562:	46bd      	mov	sp, r7
 8000564:	bd80      	pop	{r7, pc}
 8000566:	46c0      	nop			; (mov r8, r8)
 8000568:	40020080 	.word	0x40020080

0800056c <transmitChar>:

void transmitChar(uint8_t c) {
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	0002      	movs	r2, r0
 8000574:	1dfb      	adds	r3, r7, #7
 8000576:	701a      	strb	r2, [r3, #0]

	while((USART3->ISR & USART_ISR_TXE) != USART_ISR_TXE);
 8000578:	46c0      	nop			; (mov r8, r8)
 800057a:	4b0b      	ldr	r3, [pc, #44]	; (80005a8 <transmitChar+0x3c>)
 800057c:	69db      	ldr	r3, [r3, #28]
 800057e:	2280      	movs	r2, #128	; 0x80
 8000580:	4013      	ands	r3, r2
 8000582:	2b80      	cmp	r3, #128	; 0x80
 8000584:	d1f9      	bne.n	800057a <transmitChar+0xe>
	USART3->TDR = c;
 8000586:	4a08      	ldr	r2, [pc, #32]	; (80005a8 <transmitChar+0x3c>)
 8000588:	1dfb      	adds	r3, r7, #7
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	b29b      	uxth	r3, r3
 800058e:	8513      	strh	r3, [r2, #40]	; 0x28
	while((USART3->ISR & USART_ISR_TXE) != USART_ISR_TXE);
 8000590:	46c0      	nop			; (mov r8, r8)
 8000592:	4b05      	ldr	r3, [pc, #20]	; (80005a8 <transmitChar+0x3c>)
 8000594:	69db      	ldr	r3, [r3, #28]
 8000596:	2280      	movs	r2, #128	; 0x80
 8000598:	4013      	ands	r3, r2
 800059a:	2b80      	cmp	r3, #128	; 0x80
 800059c:	d1f9      	bne.n	8000592 <transmitChar+0x26>

}
 800059e:	46c0      	nop			; (mov r8, r8)
 80005a0:	46c0      	nop			; (mov r8, r8)
 80005a2:	46bd      	mov	sp, r7
 80005a4:	b002      	add	sp, #8
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	40004800 	.word	0x40004800

080005ac <transmitString>:

void transmitString(char * str) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]

	while(*str) {
 80005b4:	e006      	b.n	80005c4 <transmitString+0x18>
		transmitChar(*str++);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	1c5a      	adds	r2, r3, #1
 80005ba:	607a      	str	r2, [r7, #4]
 80005bc:	781b      	ldrb	r3, [r3, #0]
 80005be:	0018      	movs	r0, r3
 80005c0:	f7ff ffd4 	bl	800056c <transmitChar>
	while(*str) {
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d1f4      	bne.n	80005b6 <transmitString+0xa>
	}

}
 80005cc:	46c0      	nop			; (mov r8, r8)
 80005ce:	46c0      	nop			; (mov r8, r8)
 80005d0:	46bd      	mov	sp, r7
 80005d2:	b002      	add	sp, #8
 80005d4:	bd80      	pop	{r7, pc}
	...

080005d8 <init_tim7>:

void init_tim7(void) {
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
    TIM7->CR1 &= ~TIM_CR1_CEN;
 80005dc:	4b12      	ldr	r3, [pc, #72]	; (8000628 <init_tim7+0x50>)
 80005de:	681a      	ldr	r2, [r3, #0]
 80005e0:	4b11      	ldr	r3, [pc, #68]	; (8000628 <init_tim7+0x50>)
 80005e2:	2101      	movs	r1, #1
 80005e4:	438a      	bics	r2, r1
 80005e6:	601a      	str	r2, [r3, #0]

    RCC->APB1ENR |= RCC_APB1ENR_TIM7EN;
 80005e8:	4b10      	ldr	r3, [pc, #64]	; (800062c <init_tim7+0x54>)
 80005ea:	69da      	ldr	r2, [r3, #28]
 80005ec:	4b0f      	ldr	r3, [pc, #60]	; (800062c <init_tim7+0x54>)
 80005ee:	2120      	movs	r1, #32
 80005f0:	430a      	orrs	r2, r1
 80005f2:	61da      	str	r2, [r3, #28]
    TIM7->PSC = 48000-1;
 80005f4:	4b0c      	ldr	r3, [pc, #48]	; (8000628 <init_tim7+0x50>)
 80005f6:	4a0e      	ldr	r2, [pc, #56]	; (8000630 <init_tim7+0x58>)
 80005f8:	629a      	str	r2, [r3, #40]	; 0x28
    TIM7->ARR = 200-1;
 80005fa:	4b0b      	ldr	r3, [pc, #44]	; (8000628 <init_tim7+0x50>)
 80005fc:	22c7      	movs	r2, #199	; 0xc7
 80005fe:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM7->DIER |= TIM_DIER_UIE;
 8000600:	4b09      	ldr	r3, [pc, #36]	; (8000628 <init_tim7+0x50>)
 8000602:	68da      	ldr	r2, [r3, #12]
 8000604:	4b08      	ldr	r3, [pc, #32]	; (8000628 <init_tim7+0x50>)
 8000606:	2101      	movs	r1, #1
 8000608:	430a      	orrs	r2, r1
 800060a:	60da      	str	r2, [r3, #12]
    NVIC->ISER[0] = 1<<TIM7_IRQn;
 800060c:	4b09      	ldr	r3, [pc, #36]	; (8000634 <init_tim7+0x5c>)
 800060e:	2280      	movs	r2, #128	; 0x80
 8000610:	02d2      	lsls	r2, r2, #11
 8000612:	601a      	str	r2, [r3, #0]
    TIM7->CR1 |= TIM_CR1_CEN;
 8000614:	4b04      	ldr	r3, [pc, #16]	; (8000628 <init_tim7+0x50>)
 8000616:	681a      	ldr	r2, [r3, #0]
 8000618:	4b03      	ldr	r3, [pc, #12]	; (8000628 <init_tim7+0x50>)
 800061a:	2101      	movs	r1, #1
 800061c:	430a      	orrs	r2, r1
 800061e:	601a      	str	r2, [r3, #0]
}
 8000620:	46c0      	nop			; (mov r8, r8)
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	46c0      	nop			; (mov r8, r8)
 8000628:	40001400 	.word	0x40001400
 800062c:	40021000 	.word	0x40021000
 8000630:	0000bb7f 	.word	0x0000bb7f
 8000634:	e000e100 	.word	0xe000e100

08000638 <TIM7_IRQHandler>:

void TIM7_IRQHandler(void) {
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
	DMA1->IFCR |= DMA_IFCR_CGIF7;
 800063c:	4b09      	ldr	r3, [pc, #36]	; (8000664 <TIM7_IRQHandler+0x2c>)
 800063e:	685a      	ldr	r2, [r3, #4]
 8000640:	4b08      	ldr	r3, [pc, #32]	; (8000664 <TIM7_IRQHandler+0x2c>)
 8000642:	2180      	movs	r1, #128	; 0x80
 8000644:	0449      	lsls	r1, r1, #17
 8000646:	430a      	orrs	r2, r1
 8000648:	605a      	str	r2, [r3, #4]
	transmitString("Hi\n\r");
 800064a:	4b07      	ldr	r3, [pc, #28]	; (8000668 <TIM7_IRQHandler+0x30>)
 800064c:	0018      	movs	r0, r3
 800064e:	f7ff ffad 	bl	80005ac <transmitString>
	TIM7->SR &= ~TIM_SR_UIF;
 8000652:	4b06      	ldr	r3, [pc, #24]	; (800066c <TIM7_IRQHandler+0x34>)
 8000654:	691a      	ldr	r2, [r3, #16]
 8000656:	4b05      	ldr	r3, [pc, #20]	; (800066c <TIM7_IRQHandler+0x34>)
 8000658:	2101      	movs	r1, #1
 800065a:	438a      	bics	r2, r1
 800065c:	611a      	str	r2, [r3, #16]
}
 800065e:	46c0      	nop			; (mov r8, r8)
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	40020000 	.word	0x40020000
 8000668:	08001388 	.word	0x08001388
 800066c:	40001400 	.word	0x40001400

08000670 <DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler>:

void DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler() {
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
	while(DMA1->ISR && DMA_ISR_TCIF7);
 8000674:	46c0      	nop			; (mov r8, r8)
 8000676:	4b04      	ldr	r3, [pc, #16]	; (8000688 <DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler+0x18>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d1fb      	bne.n	8000676 <DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler+0x6>
}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	46c0      	nop			; (mov r8, r8)
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	40020000 	.word	0x40020000

0800068c <USART3_UART_Test>:

void USART3_UART_Test() {
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
	// transmitString("Hi\n\r");
	enable_dma();
 8000690:	f7ff ff5e 	bl	8000550 <enable_dma>
}
 8000694:	46c0      	nop			; (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
	...

0800069c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800069c:	480d      	ldr	r0, [pc, #52]	; (80006d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800069e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80006a0:	480d      	ldr	r0, [pc, #52]	; (80006d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80006a2:	490e      	ldr	r1, [pc, #56]	; (80006dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80006a4:	4a0e      	ldr	r2, [pc, #56]	; (80006e0 <LoopForever+0xe>)
  movs r3, #0
 80006a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006a8:	e002      	b.n	80006b0 <LoopCopyDataInit>

080006aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006ae:	3304      	adds	r3, #4

080006b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006b4:	d3f9      	bcc.n	80006aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006b6:	4a0b      	ldr	r2, [pc, #44]	; (80006e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006b8:	4c0b      	ldr	r4, [pc, #44]	; (80006e8 <LoopForever+0x16>)
  movs r3, #0
 80006ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006bc:	e001      	b.n	80006c2 <LoopFillZerobss>

080006be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006c0:	3204      	adds	r2, #4

080006c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006c4:	d3fb      	bcc.n	80006be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80006c6:	f7ff fe3e 	bl	8000346 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80006ca:	f000 fe09 	bl	80012e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006ce:	f7ff fdad 	bl	800022c <main>

080006d2 <LoopForever>:

LoopForever:
    b LoopForever
 80006d2:	e7fe      	b.n	80006d2 <LoopForever>
  ldr   r0, =_estack
 80006d4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80006d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006dc:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80006e0:	080013c8 	.word	0x080013c8
  ldr r2, =_sbss
 80006e4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80006e8:	20000030 	.word	0x20000030

080006ec <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80006ec:	e7fe      	b.n	80006ec <ADC1_COMP_IRQHandler>
	...

080006f0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006f4:	4b07      	ldr	r3, [pc, #28]	; (8000714 <HAL_Init+0x24>)
 80006f6:	681a      	ldr	r2, [r3, #0]
 80006f8:	4b06      	ldr	r3, [pc, #24]	; (8000714 <HAL_Init+0x24>)
 80006fa:	2110      	movs	r1, #16
 80006fc:	430a      	orrs	r2, r1
 80006fe:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000700:	2003      	movs	r0, #3
 8000702:	f000 f809 	bl	8000718 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000706:	f7ff fde3 	bl	80002d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800070a:	2300      	movs	r3, #0
}
 800070c:	0018      	movs	r0, r3
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	46c0      	nop			; (mov r8, r8)
 8000714:	40022000 	.word	0x40022000

08000718 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000718:	b590      	push	{r4, r7, lr}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000720:	4b14      	ldr	r3, [pc, #80]	; (8000774 <HAL_InitTick+0x5c>)
 8000722:	681c      	ldr	r4, [r3, #0]
 8000724:	4b14      	ldr	r3, [pc, #80]	; (8000778 <HAL_InitTick+0x60>)
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	0019      	movs	r1, r3
 800072a:	23fa      	movs	r3, #250	; 0xfa
 800072c:	0098      	lsls	r0, r3, #2
 800072e:	f7ff fcf1 	bl	8000114 <__udivsi3>
 8000732:	0003      	movs	r3, r0
 8000734:	0019      	movs	r1, r3
 8000736:	0020      	movs	r0, r4
 8000738:	f7ff fcec 	bl	8000114 <__udivsi3>
 800073c:	0003      	movs	r3, r0
 800073e:	0018      	movs	r0, r3
 8000740:	f000 f8e1 	bl	8000906 <HAL_SYSTICK_Config>
 8000744:	1e03      	subs	r3, r0, #0
 8000746:	d001      	beq.n	800074c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000748:	2301      	movs	r3, #1
 800074a:	e00f      	b.n	800076c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2b03      	cmp	r3, #3
 8000750:	d80b      	bhi.n	800076a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000752:	6879      	ldr	r1, [r7, #4]
 8000754:	2301      	movs	r3, #1
 8000756:	425b      	negs	r3, r3
 8000758:	2200      	movs	r2, #0
 800075a:	0018      	movs	r0, r3
 800075c:	f000 f8be 	bl	80008dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000760:	4b06      	ldr	r3, [pc, #24]	; (800077c <HAL_InitTick+0x64>)
 8000762:	687a      	ldr	r2, [r7, #4]
 8000764:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000766:	2300      	movs	r3, #0
 8000768:	e000      	b.n	800076c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800076a:	2301      	movs	r3, #1
}
 800076c:	0018      	movs	r0, r3
 800076e:	46bd      	mov	sp, r7
 8000770:	b003      	add	sp, #12
 8000772:	bd90      	pop	{r4, r7, pc}
 8000774:	20000000 	.word	0x20000000
 8000778:	2000000c 	.word	0x2000000c
 800077c:	20000008 	.word	0x20000008

08000780 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000784:	4b05      	ldr	r3, [pc, #20]	; (800079c <HAL_IncTick+0x1c>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	001a      	movs	r2, r3
 800078a:	4b05      	ldr	r3, [pc, #20]	; (80007a0 <HAL_IncTick+0x20>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	18d2      	adds	r2, r2, r3
 8000790:	4b03      	ldr	r3, [pc, #12]	; (80007a0 <HAL_IncTick+0x20>)
 8000792:	601a      	str	r2, [r3, #0]
}
 8000794:	46c0      	nop			; (mov r8, r8)
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	2000000c 	.word	0x2000000c
 80007a0:	2000002c 	.word	0x2000002c

080007a4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  return uwTick;
 80007a8:	4b02      	ldr	r3, [pc, #8]	; (80007b4 <HAL_GetTick+0x10>)
 80007aa:	681b      	ldr	r3, [r3, #0]
}
 80007ac:	0018      	movs	r0, r3
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	46c0      	nop			; (mov r8, r8)
 80007b4:	2000002c 	.word	0x2000002c

080007b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007b8:	b590      	push	{r4, r7, lr}
 80007ba:	b083      	sub	sp, #12
 80007bc:	af00      	add	r7, sp, #0
 80007be:	0002      	movs	r2, r0
 80007c0:	6039      	str	r1, [r7, #0]
 80007c2:	1dfb      	adds	r3, r7, #7
 80007c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80007c6:	1dfb      	adds	r3, r7, #7
 80007c8:	781b      	ldrb	r3, [r3, #0]
 80007ca:	2b7f      	cmp	r3, #127	; 0x7f
 80007cc:	d828      	bhi.n	8000820 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007ce:	4a2f      	ldr	r2, [pc, #188]	; (800088c <__NVIC_SetPriority+0xd4>)
 80007d0:	1dfb      	adds	r3, r7, #7
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	b25b      	sxtb	r3, r3
 80007d6:	089b      	lsrs	r3, r3, #2
 80007d8:	33c0      	adds	r3, #192	; 0xc0
 80007da:	009b      	lsls	r3, r3, #2
 80007dc:	589b      	ldr	r3, [r3, r2]
 80007de:	1dfa      	adds	r2, r7, #7
 80007e0:	7812      	ldrb	r2, [r2, #0]
 80007e2:	0011      	movs	r1, r2
 80007e4:	2203      	movs	r2, #3
 80007e6:	400a      	ands	r2, r1
 80007e8:	00d2      	lsls	r2, r2, #3
 80007ea:	21ff      	movs	r1, #255	; 0xff
 80007ec:	4091      	lsls	r1, r2
 80007ee:	000a      	movs	r2, r1
 80007f0:	43d2      	mvns	r2, r2
 80007f2:	401a      	ands	r2, r3
 80007f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80007f6:	683b      	ldr	r3, [r7, #0]
 80007f8:	019b      	lsls	r3, r3, #6
 80007fa:	22ff      	movs	r2, #255	; 0xff
 80007fc:	401a      	ands	r2, r3
 80007fe:	1dfb      	adds	r3, r7, #7
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	0018      	movs	r0, r3
 8000804:	2303      	movs	r3, #3
 8000806:	4003      	ands	r3, r0
 8000808:	00db      	lsls	r3, r3, #3
 800080a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800080c:	481f      	ldr	r0, [pc, #124]	; (800088c <__NVIC_SetPriority+0xd4>)
 800080e:	1dfb      	adds	r3, r7, #7
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	b25b      	sxtb	r3, r3
 8000814:	089b      	lsrs	r3, r3, #2
 8000816:	430a      	orrs	r2, r1
 8000818:	33c0      	adds	r3, #192	; 0xc0
 800081a:	009b      	lsls	r3, r3, #2
 800081c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800081e:	e031      	b.n	8000884 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000820:	4a1b      	ldr	r2, [pc, #108]	; (8000890 <__NVIC_SetPriority+0xd8>)
 8000822:	1dfb      	adds	r3, r7, #7
 8000824:	781b      	ldrb	r3, [r3, #0]
 8000826:	0019      	movs	r1, r3
 8000828:	230f      	movs	r3, #15
 800082a:	400b      	ands	r3, r1
 800082c:	3b08      	subs	r3, #8
 800082e:	089b      	lsrs	r3, r3, #2
 8000830:	3306      	adds	r3, #6
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	18d3      	adds	r3, r2, r3
 8000836:	3304      	adds	r3, #4
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	1dfa      	adds	r2, r7, #7
 800083c:	7812      	ldrb	r2, [r2, #0]
 800083e:	0011      	movs	r1, r2
 8000840:	2203      	movs	r2, #3
 8000842:	400a      	ands	r2, r1
 8000844:	00d2      	lsls	r2, r2, #3
 8000846:	21ff      	movs	r1, #255	; 0xff
 8000848:	4091      	lsls	r1, r2
 800084a:	000a      	movs	r2, r1
 800084c:	43d2      	mvns	r2, r2
 800084e:	401a      	ands	r2, r3
 8000850:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	019b      	lsls	r3, r3, #6
 8000856:	22ff      	movs	r2, #255	; 0xff
 8000858:	401a      	ands	r2, r3
 800085a:	1dfb      	adds	r3, r7, #7
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	0018      	movs	r0, r3
 8000860:	2303      	movs	r3, #3
 8000862:	4003      	ands	r3, r0
 8000864:	00db      	lsls	r3, r3, #3
 8000866:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000868:	4809      	ldr	r0, [pc, #36]	; (8000890 <__NVIC_SetPriority+0xd8>)
 800086a:	1dfb      	adds	r3, r7, #7
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	001c      	movs	r4, r3
 8000870:	230f      	movs	r3, #15
 8000872:	4023      	ands	r3, r4
 8000874:	3b08      	subs	r3, #8
 8000876:	089b      	lsrs	r3, r3, #2
 8000878:	430a      	orrs	r2, r1
 800087a:	3306      	adds	r3, #6
 800087c:	009b      	lsls	r3, r3, #2
 800087e:	18c3      	adds	r3, r0, r3
 8000880:	3304      	adds	r3, #4
 8000882:	601a      	str	r2, [r3, #0]
}
 8000884:	46c0      	nop			; (mov r8, r8)
 8000886:	46bd      	mov	sp, r7
 8000888:	b003      	add	sp, #12
 800088a:	bd90      	pop	{r4, r7, pc}
 800088c:	e000e100 	.word	0xe000e100
 8000890:	e000ed00 	.word	0xe000ed00

08000894 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b082      	sub	sp, #8
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	1e5a      	subs	r2, r3, #1
 80008a0:	2380      	movs	r3, #128	; 0x80
 80008a2:	045b      	lsls	r3, r3, #17
 80008a4:	429a      	cmp	r2, r3
 80008a6:	d301      	bcc.n	80008ac <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008a8:	2301      	movs	r3, #1
 80008aa:	e010      	b.n	80008ce <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ac:	4b0a      	ldr	r3, [pc, #40]	; (80008d8 <SysTick_Config+0x44>)
 80008ae:	687a      	ldr	r2, [r7, #4]
 80008b0:	3a01      	subs	r2, #1
 80008b2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008b4:	2301      	movs	r3, #1
 80008b6:	425b      	negs	r3, r3
 80008b8:	2103      	movs	r1, #3
 80008ba:	0018      	movs	r0, r3
 80008bc:	f7ff ff7c 	bl	80007b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008c0:	4b05      	ldr	r3, [pc, #20]	; (80008d8 <SysTick_Config+0x44>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008c6:	4b04      	ldr	r3, [pc, #16]	; (80008d8 <SysTick_Config+0x44>)
 80008c8:	2207      	movs	r2, #7
 80008ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008cc:	2300      	movs	r3, #0
}
 80008ce:	0018      	movs	r0, r3
 80008d0:	46bd      	mov	sp, r7
 80008d2:	b002      	add	sp, #8
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	e000e010 	.word	0xe000e010

080008dc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008dc:	b580      	push	{r7, lr}
 80008de:	b084      	sub	sp, #16
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60b9      	str	r1, [r7, #8]
 80008e4:	607a      	str	r2, [r7, #4]
 80008e6:	210f      	movs	r1, #15
 80008e8:	187b      	adds	r3, r7, r1
 80008ea:	1c02      	adds	r2, r0, #0
 80008ec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80008ee:	68ba      	ldr	r2, [r7, #8]
 80008f0:	187b      	adds	r3, r7, r1
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	b25b      	sxtb	r3, r3
 80008f6:	0011      	movs	r1, r2
 80008f8:	0018      	movs	r0, r3
 80008fa:	f7ff ff5d 	bl	80007b8 <__NVIC_SetPriority>
}
 80008fe:	46c0      	nop			; (mov r8, r8)
 8000900:	46bd      	mov	sp, r7
 8000902:	b004      	add	sp, #16
 8000904:	bd80      	pop	{r7, pc}

08000906 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000906:	b580      	push	{r7, lr}
 8000908:	b082      	sub	sp, #8
 800090a:	af00      	add	r7, sp, #0
 800090c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	0018      	movs	r0, r3
 8000912:	f7ff ffbf 	bl	8000894 <SysTick_Config>
 8000916:	0003      	movs	r3, r0
}
 8000918:	0018      	movs	r0, r3
 800091a:	46bd      	mov	sp, r7
 800091c:	b002      	add	sp, #8
 800091e:	bd80      	pop	{r7, pc}

08000920 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b088      	sub	sp, #32
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d102      	bne.n	8000934 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800092e:	2301      	movs	r3, #1
 8000930:	f000 fb76 	bl	8001020 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	681b      	ldr	r3, [r3, #0]
 8000938:	2201      	movs	r2, #1
 800093a:	4013      	ands	r3, r2
 800093c:	d100      	bne.n	8000940 <HAL_RCC_OscConfig+0x20>
 800093e:	e08e      	b.n	8000a5e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000940:	4bc5      	ldr	r3, [pc, #788]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000942:	685b      	ldr	r3, [r3, #4]
 8000944:	220c      	movs	r2, #12
 8000946:	4013      	ands	r3, r2
 8000948:	2b04      	cmp	r3, #4
 800094a:	d00e      	beq.n	800096a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800094c:	4bc2      	ldr	r3, [pc, #776]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 800094e:	685b      	ldr	r3, [r3, #4]
 8000950:	220c      	movs	r2, #12
 8000952:	4013      	ands	r3, r2
 8000954:	2b08      	cmp	r3, #8
 8000956:	d117      	bne.n	8000988 <HAL_RCC_OscConfig+0x68>
 8000958:	4bbf      	ldr	r3, [pc, #764]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 800095a:	685a      	ldr	r2, [r3, #4]
 800095c:	23c0      	movs	r3, #192	; 0xc0
 800095e:	025b      	lsls	r3, r3, #9
 8000960:	401a      	ands	r2, r3
 8000962:	2380      	movs	r3, #128	; 0x80
 8000964:	025b      	lsls	r3, r3, #9
 8000966:	429a      	cmp	r2, r3
 8000968:	d10e      	bne.n	8000988 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800096a:	4bbb      	ldr	r3, [pc, #748]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	2380      	movs	r3, #128	; 0x80
 8000970:	029b      	lsls	r3, r3, #10
 8000972:	4013      	ands	r3, r2
 8000974:	d100      	bne.n	8000978 <HAL_RCC_OscConfig+0x58>
 8000976:	e071      	b.n	8000a5c <HAL_RCC_OscConfig+0x13c>
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d000      	beq.n	8000982 <HAL_RCC_OscConfig+0x62>
 8000980:	e06c      	b.n	8000a5c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8000982:	2301      	movs	r3, #1
 8000984:	f000 fb4c 	bl	8001020 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	2b01      	cmp	r3, #1
 800098e:	d107      	bne.n	80009a0 <HAL_RCC_OscConfig+0x80>
 8000990:	4bb1      	ldr	r3, [pc, #708]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000992:	681a      	ldr	r2, [r3, #0]
 8000994:	4bb0      	ldr	r3, [pc, #704]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000996:	2180      	movs	r1, #128	; 0x80
 8000998:	0249      	lsls	r1, r1, #9
 800099a:	430a      	orrs	r2, r1
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	e02f      	b.n	8000a00 <HAL_RCC_OscConfig+0xe0>
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d10c      	bne.n	80009c2 <HAL_RCC_OscConfig+0xa2>
 80009a8:	4bab      	ldr	r3, [pc, #684]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 80009aa:	681a      	ldr	r2, [r3, #0]
 80009ac:	4baa      	ldr	r3, [pc, #680]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 80009ae:	49ab      	ldr	r1, [pc, #684]	; (8000c5c <HAL_RCC_OscConfig+0x33c>)
 80009b0:	400a      	ands	r2, r1
 80009b2:	601a      	str	r2, [r3, #0]
 80009b4:	4ba8      	ldr	r3, [pc, #672]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	4ba7      	ldr	r3, [pc, #668]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 80009ba:	49a9      	ldr	r1, [pc, #676]	; (8000c60 <HAL_RCC_OscConfig+0x340>)
 80009bc:	400a      	ands	r2, r1
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	e01e      	b.n	8000a00 <HAL_RCC_OscConfig+0xe0>
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	685b      	ldr	r3, [r3, #4]
 80009c6:	2b05      	cmp	r3, #5
 80009c8:	d10e      	bne.n	80009e8 <HAL_RCC_OscConfig+0xc8>
 80009ca:	4ba3      	ldr	r3, [pc, #652]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 80009cc:	681a      	ldr	r2, [r3, #0]
 80009ce:	4ba2      	ldr	r3, [pc, #648]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 80009d0:	2180      	movs	r1, #128	; 0x80
 80009d2:	02c9      	lsls	r1, r1, #11
 80009d4:	430a      	orrs	r2, r1
 80009d6:	601a      	str	r2, [r3, #0]
 80009d8:	4b9f      	ldr	r3, [pc, #636]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	4b9e      	ldr	r3, [pc, #632]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 80009de:	2180      	movs	r1, #128	; 0x80
 80009e0:	0249      	lsls	r1, r1, #9
 80009e2:	430a      	orrs	r2, r1
 80009e4:	601a      	str	r2, [r3, #0]
 80009e6:	e00b      	b.n	8000a00 <HAL_RCC_OscConfig+0xe0>
 80009e8:	4b9b      	ldr	r3, [pc, #620]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 80009ea:	681a      	ldr	r2, [r3, #0]
 80009ec:	4b9a      	ldr	r3, [pc, #616]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 80009ee:	499b      	ldr	r1, [pc, #620]	; (8000c5c <HAL_RCC_OscConfig+0x33c>)
 80009f0:	400a      	ands	r2, r1
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	4b98      	ldr	r3, [pc, #608]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 80009f6:	681a      	ldr	r2, [r3, #0]
 80009f8:	4b97      	ldr	r3, [pc, #604]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 80009fa:	4999      	ldr	r1, [pc, #612]	; (8000c60 <HAL_RCC_OscConfig+0x340>)
 80009fc:	400a      	ands	r2, r1
 80009fe:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	685b      	ldr	r3, [r3, #4]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d014      	beq.n	8000a32 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a08:	f7ff fecc 	bl	80007a4 <HAL_GetTick>
 8000a0c:	0003      	movs	r3, r0
 8000a0e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a10:	e008      	b.n	8000a24 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a12:	f7ff fec7 	bl	80007a4 <HAL_GetTick>
 8000a16:	0002      	movs	r2, r0
 8000a18:	69bb      	ldr	r3, [r7, #24]
 8000a1a:	1ad3      	subs	r3, r2, r3
 8000a1c:	2b64      	cmp	r3, #100	; 0x64
 8000a1e:	d901      	bls.n	8000a24 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8000a20:	2303      	movs	r3, #3
 8000a22:	e2fd      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a24:	4b8c      	ldr	r3, [pc, #560]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000a26:	681a      	ldr	r2, [r3, #0]
 8000a28:	2380      	movs	r3, #128	; 0x80
 8000a2a:	029b      	lsls	r3, r3, #10
 8000a2c:	4013      	ands	r3, r2
 8000a2e:	d0f0      	beq.n	8000a12 <HAL_RCC_OscConfig+0xf2>
 8000a30:	e015      	b.n	8000a5e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a32:	f7ff feb7 	bl	80007a4 <HAL_GetTick>
 8000a36:	0003      	movs	r3, r0
 8000a38:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a3a:	e008      	b.n	8000a4e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a3c:	f7ff feb2 	bl	80007a4 <HAL_GetTick>
 8000a40:	0002      	movs	r2, r0
 8000a42:	69bb      	ldr	r3, [r7, #24]
 8000a44:	1ad3      	subs	r3, r2, r3
 8000a46:	2b64      	cmp	r3, #100	; 0x64
 8000a48:	d901      	bls.n	8000a4e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8000a4a:	2303      	movs	r3, #3
 8000a4c:	e2e8      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a4e:	4b82      	ldr	r3, [pc, #520]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000a50:	681a      	ldr	r2, [r3, #0]
 8000a52:	2380      	movs	r3, #128	; 0x80
 8000a54:	029b      	lsls	r3, r3, #10
 8000a56:	4013      	ands	r3, r2
 8000a58:	d1f0      	bne.n	8000a3c <HAL_RCC_OscConfig+0x11c>
 8000a5a:	e000      	b.n	8000a5e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a5c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	2202      	movs	r2, #2
 8000a64:	4013      	ands	r3, r2
 8000a66:	d100      	bne.n	8000a6a <HAL_RCC_OscConfig+0x14a>
 8000a68:	e06c      	b.n	8000b44 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000a6a:	4b7b      	ldr	r3, [pc, #492]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	220c      	movs	r2, #12
 8000a70:	4013      	ands	r3, r2
 8000a72:	d00e      	beq.n	8000a92 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000a74:	4b78      	ldr	r3, [pc, #480]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000a76:	685b      	ldr	r3, [r3, #4]
 8000a78:	220c      	movs	r2, #12
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	2b08      	cmp	r3, #8
 8000a7e:	d11f      	bne.n	8000ac0 <HAL_RCC_OscConfig+0x1a0>
 8000a80:	4b75      	ldr	r3, [pc, #468]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000a82:	685a      	ldr	r2, [r3, #4]
 8000a84:	23c0      	movs	r3, #192	; 0xc0
 8000a86:	025b      	lsls	r3, r3, #9
 8000a88:	401a      	ands	r2, r3
 8000a8a:	2380      	movs	r3, #128	; 0x80
 8000a8c:	021b      	lsls	r3, r3, #8
 8000a8e:	429a      	cmp	r2, r3
 8000a90:	d116      	bne.n	8000ac0 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000a92:	4b71      	ldr	r3, [pc, #452]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2202      	movs	r2, #2
 8000a98:	4013      	ands	r3, r2
 8000a9a:	d005      	beq.n	8000aa8 <HAL_RCC_OscConfig+0x188>
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	68db      	ldr	r3, [r3, #12]
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d001      	beq.n	8000aa8 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	e2bb      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000aa8:	4b6b      	ldr	r3, [pc, #428]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	22f8      	movs	r2, #248	; 0xf8
 8000aae:	4393      	bics	r3, r2
 8000ab0:	0019      	movs	r1, r3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	691b      	ldr	r3, [r3, #16]
 8000ab6:	00da      	lsls	r2, r3, #3
 8000ab8:	4b67      	ldr	r3, [pc, #412]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000aba:	430a      	orrs	r2, r1
 8000abc:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000abe:	e041      	b.n	8000b44 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	68db      	ldr	r3, [r3, #12]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d024      	beq.n	8000b12 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ac8:	4b63      	ldr	r3, [pc, #396]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000aca:	681a      	ldr	r2, [r3, #0]
 8000acc:	4b62      	ldr	r3, [pc, #392]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000ace:	2101      	movs	r1, #1
 8000ad0:	430a      	orrs	r2, r1
 8000ad2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ad4:	f7ff fe66 	bl	80007a4 <HAL_GetTick>
 8000ad8:	0003      	movs	r3, r0
 8000ada:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000adc:	e008      	b.n	8000af0 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ade:	f7ff fe61 	bl	80007a4 <HAL_GetTick>
 8000ae2:	0002      	movs	r2, r0
 8000ae4:	69bb      	ldr	r3, [r7, #24]
 8000ae6:	1ad3      	subs	r3, r2, r3
 8000ae8:	2b02      	cmp	r3, #2
 8000aea:	d901      	bls.n	8000af0 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8000aec:	2303      	movs	r3, #3
 8000aee:	e297      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000af0:	4b59      	ldr	r3, [pc, #356]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2202      	movs	r2, #2
 8000af6:	4013      	ands	r3, r2
 8000af8:	d0f1      	beq.n	8000ade <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000afa:	4b57      	ldr	r3, [pc, #348]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	22f8      	movs	r2, #248	; 0xf8
 8000b00:	4393      	bics	r3, r2
 8000b02:	0019      	movs	r1, r3
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	691b      	ldr	r3, [r3, #16]
 8000b08:	00da      	lsls	r2, r3, #3
 8000b0a:	4b53      	ldr	r3, [pc, #332]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000b0c:	430a      	orrs	r2, r1
 8000b0e:	601a      	str	r2, [r3, #0]
 8000b10:	e018      	b.n	8000b44 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000b12:	4b51      	ldr	r3, [pc, #324]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	4b50      	ldr	r3, [pc, #320]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000b18:	2101      	movs	r1, #1
 8000b1a:	438a      	bics	r2, r1
 8000b1c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b1e:	f7ff fe41 	bl	80007a4 <HAL_GetTick>
 8000b22:	0003      	movs	r3, r0
 8000b24:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b26:	e008      	b.n	8000b3a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000b28:	f7ff fe3c 	bl	80007a4 <HAL_GetTick>
 8000b2c:	0002      	movs	r2, r0
 8000b2e:	69bb      	ldr	r3, [r7, #24]
 8000b30:	1ad3      	subs	r3, r2, r3
 8000b32:	2b02      	cmp	r3, #2
 8000b34:	d901      	bls.n	8000b3a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8000b36:	2303      	movs	r3, #3
 8000b38:	e272      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000b3a:	4b47      	ldr	r3, [pc, #284]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	2202      	movs	r2, #2
 8000b40:	4013      	ands	r3, r2
 8000b42:	d1f1      	bne.n	8000b28 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	2208      	movs	r2, #8
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	d036      	beq.n	8000bbc <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	69db      	ldr	r3, [r3, #28]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d019      	beq.n	8000b8a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000b56:	4b40      	ldr	r3, [pc, #256]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000b58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b5a:	4b3f      	ldr	r3, [pc, #252]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000b5c:	2101      	movs	r1, #1
 8000b5e:	430a      	orrs	r2, r1
 8000b60:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b62:	f7ff fe1f 	bl	80007a4 <HAL_GetTick>
 8000b66:	0003      	movs	r3, r0
 8000b68:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b6a:	e008      	b.n	8000b7e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000b6c:	f7ff fe1a 	bl	80007a4 <HAL_GetTick>
 8000b70:	0002      	movs	r2, r0
 8000b72:	69bb      	ldr	r3, [r7, #24]
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	2b02      	cmp	r3, #2
 8000b78:	d901      	bls.n	8000b7e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8000b7a:	2303      	movs	r3, #3
 8000b7c:	e250      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000b7e:	4b36      	ldr	r3, [pc, #216]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b82:	2202      	movs	r2, #2
 8000b84:	4013      	ands	r3, r2
 8000b86:	d0f1      	beq.n	8000b6c <HAL_RCC_OscConfig+0x24c>
 8000b88:	e018      	b.n	8000bbc <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000b8a:	4b33      	ldr	r3, [pc, #204]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000b8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b8e:	4b32      	ldr	r3, [pc, #200]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000b90:	2101      	movs	r1, #1
 8000b92:	438a      	bics	r2, r1
 8000b94:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b96:	f7ff fe05 	bl	80007a4 <HAL_GetTick>
 8000b9a:	0003      	movs	r3, r0
 8000b9c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000b9e:	e008      	b.n	8000bb2 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ba0:	f7ff fe00 	bl	80007a4 <HAL_GetTick>
 8000ba4:	0002      	movs	r2, r0
 8000ba6:	69bb      	ldr	r3, [r7, #24]
 8000ba8:	1ad3      	subs	r3, r2, r3
 8000baa:	2b02      	cmp	r3, #2
 8000bac:	d901      	bls.n	8000bb2 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8000bae:	2303      	movs	r3, #3
 8000bb0:	e236      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000bb2:	4b29      	ldr	r3, [pc, #164]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bb6:	2202      	movs	r2, #2
 8000bb8:	4013      	ands	r3, r2
 8000bba:	d1f1      	bne.n	8000ba0 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	2204      	movs	r2, #4
 8000bc2:	4013      	ands	r3, r2
 8000bc4:	d100      	bne.n	8000bc8 <HAL_RCC_OscConfig+0x2a8>
 8000bc6:	e0b5      	b.n	8000d34 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000bc8:	201f      	movs	r0, #31
 8000bca:	183b      	adds	r3, r7, r0
 8000bcc:	2200      	movs	r2, #0
 8000bce:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000bd0:	4b21      	ldr	r3, [pc, #132]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000bd2:	69da      	ldr	r2, [r3, #28]
 8000bd4:	2380      	movs	r3, #128	; 0x80
 8000bd6:	055b      	lsls	r3, r3, #21
 8000bd8:	4013      	ands	r3, r2
 8000bda:	d110      	bne.n	8000bfe <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000bdc:	4b1e      	ldr	r3, [pc, #120]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000bde:	69da      	ldr	r2, [r3, #28]
 8000be0:	4b1d      	ldr	r3, [pc, #116]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000be2:	2180      	movs	r1, #128	; 0x80
 8000be4:	0549      	lsls	r1, r1, #21
 8000be6:	430a      	orrs	r2, r1
 8000be8:	61da      	str	r2, [r3, #28]
 8000bea:	4b1b      	ldr	r3, [pc, #108]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000bec:	69da      	ldr	r2, [r3, #28]
 8000bee:	2380      	movs	r3, #128	; 0x80
 8000bf0:	055b      	lsls	r3, r3, #21
 8000bf2:	4013      	ands	r3, r2
 8000bf4:	60fb      	str	r3, [r7, #12]
 8000bf6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000bf8:	183b      	adds	r3, r7, r0
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000bfe:	4b19      	ldr	r3, [pc, #100]	; (8000c64 <HAL_RCC_OscConfig+0x344>)
 8000c00:	681a      	ldr	r2, [r3, #0]
 8000c02:	2380      	movs	r3, #128	; 0x80
 8000c04:	005b      	lsls	r3, r3, #1
 8000c06:	4013      	ands	r3, r2
 8000c08:	d11a      	bne.n	8000c40 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000c0a:	4b16      	ldr	r3, [pc, #88]	; (8000c64 <HAL_RCC_OscConfig+0x344>)
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	4b15      	ldr	r3, [pc, #84]	; (8000c64 <HAL_RCC_OscConfig+0x344>)
 8000c10:	2180      	movs	r1, #128	; 0x80
 8000c12:	0049      	lsls	r1, r1, #1
 8000c14:	430a      	orrs	r2, r1
 8000c16:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000c18:	f7ff fdc4 	bl	80007a4 <HAL_GetTick>
 8000c1c:	0003      	movs	r3, r0
 8000c1e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c20:	e008      	b.n	8000c34 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000c22:	f7ff fdbf 	bl	80007a4 <HAL_GetTick>
 8000c26:	0002      	movs	r2, r0
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	1ad3      	subs	r3, r2, r3
 8000c2c:	2b64      	cmp	r3, #100	; 0x64
 8000c2e:	d901      	bls.n	8000c34 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8000c30:	2303      	movs	r3, #3
 8000c32:	e1f5      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c34:	4b0b      	ldr	r3, [pc, #44]	; (8000c64 <HAL_RCC_OscConfig+0x344>)
 8000c36:	681a      	ldr	r2, [r3, #0]
 8000c38:	2380      	movs	r3, #128	; 0x80
 8000c3a:	005b      	lsls	r3, r3, #1
 8000c3c:	4013      	ands	r3, r2
 8000c3e:	d0f0      	beq.n	8000c22 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	689b      	ldr	r3, [r3, #8]
 8000c44:	2b01      	cmp	r3, #1
 8000c46:	d10f      	bne.n	8000c68 <HAL_RCC_OscConfig+0x348>
 8000c48:	4b03      	ldr	r3, [pc, #12]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000c4a:	6a1a      	ldr	r2, [r3, #32]
 8000c4c:	4b02      	ldr	r3, [pc, #8]	; (8000c58 <HAL_RCC_OscConfig+0x338>)
 8000c4e:	2101      	movs	r1, #1
 8000c50:	430a      	orrs	r2, r1
 8000c52:	621a      	str	r2, [r3, #32]
 8000c54:	e036      	b.n	8000cc4 <HAL_RCC_OscConfig+0x3a4>
 8000c56:	46c0      	nop			; (mov r8, r8)
 8000c58:	40021000 	.word	0x40021000
 8000c5c:	fffeffff 	.word	0xfffeffff
 8000c60:	fffbffff 	.word	0xfffbffff
 8000c64:	40007000 	.word	0x40007000
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	689b      	ldr	r3, [r3, #8]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d10c      	bne.n	8000c8a <HAL_RCC_OscConfig+0x36a>
 8000c70:	4bca      	ldr	r3, [pc, #808]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000c72:	6a1a      	ldr	r2, [r3, #32]
 8000c74:	4bc9      	ldr	r3, [pc, #804]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000c76:	2101      	movs	r1, #1
 8000c78:	438a      	bics	r2, r1
 8000c7a:	621a      	str	r2, [r3, #32]
 8000c7c:	4bc7      	ldr	r3, [pc, #796]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000c7e:	6a1a      	ldr	r2, [r3, #32]
 8000c80:	4bc6      	ldr	r3, [pc, #792]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000c82:	2104      	movs	r1, #4
 8000c84:	438a      	bics	r2, r1
 8000c86:	621a      	str	r2, [r3, #32]
 8000c88:	e01c      	b.n	8000cc4 <HAL_RCC_OscConfig+0x3a4>
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	689b      	ldr	r3, [r3, #8]
 8000c8e:	2b05      	cmp	r3, #5
 8000c90:	d10c      	bne.n	8000cac <HAL_RCC_OscConfig+0x38c>
 8000c92:	4bc2      	ldr	r3, [pc, #776]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000c94:	6a1a      	ldr	r2, [r3, #32]
 8000c96:	4bc1      	ldr	r3, [pc, #772]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000c98:	2104      	movs	r1, #4
 8000c9a:	430a      	orrs	r2, r1
 8000c9c:	621a      	str	r2, [r3, #32]
 8000c9e:	4bbf      	ldr	r3, [pc, #764]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000ca0:	6a1a      	ldr	r2, [r3, #32]
 8000ca2:	4bbe      	ldr	r3, [pc, #760]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000ca4:	2101      	movs	r1, #1
 8000ca6:	430a      	orrs	r2, r1
 8000ca8:	621a      	str	r2, [r3, #32]
 8000caa:	e00b      	b.n	8000cc4 <HAL_RCC_OscConfig+0x3a4>
 8000cac:	4bbb      	ldr	r3, [pc, #748]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000cae:	6a1a      	ldr	r2, [r3, #32]
 8000cb0:	4bba      	ldr	r3, [pc, #744]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000cb2:	2101      	movs	r1, #1
 8000cb4:	438a      	bics	r2, r1
 8000cb6:	621a      	str	r2, [r3, #32]
 8000cb8:	4bb8      	ldr	r3, [pc, #736]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000cba:	6a1a      	ldr	r2, [r3, #32]
 8000cbc:	4bb7      	ldr	r3, [pc, #732]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000cbe:	2104      	movs	r1, #4
 8000cc0:	438a      	bics	r2, r1
 8000cc2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	689b      	ldr	r3, [r3, #8]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d014      	beq.n	8000cf6 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ccc:	f7ff fd6a 	bl	80007a4 <HAL_GetTick>
 8000cd0:	0003      	movs	r3, r0
 8000cd2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000cd4:	e009      	b.n	8000cea <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000cd6:	f7ff fd65 	bl	80007a4 <HAL_GetTick>
 8000cda:	0002      	movs	r2, r0
 8000cdc:	69bb      	ldr	r3, [r7, #24]
 8000cde:	1ad3      	subs	r3, r2, r3
 8000ce0:	4aaf      	ldr	r2, [pc, #700]	; (8000fa0 <HAL_RCC_OscConfig+0x680>)
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d901      	bls.n	8000cea <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8000ce6:	2303      	movs	r3, #3
 8000ce8:	e19a      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000cea:	4bac      	ldr	r3, [pc, #688]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000cec:	6a1b      	ldr	r3, [r3, #32]
 8000cee:	2202      	movs	r2, #2
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	d0f0      	beq.n	8000cd6 <HAL_RCC_OscConfig+0x3b6>
 8000cf4:	e013      	b.n	8000d1e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cf6:	f7ff fd55 	bl	80007a4 <HAL_GetTick>
 8000cfa:	0003      	movs	r3, r0
 8000cfc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000cfe:	e009      	b.n	8000d14 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000d00:	f7ff fd50 	bl	80007a4 <HAL_GetTick>
 8000d04:	0002      	movs	r2, r0
 8000d06:	69bb      	ldr	r3, [r7, #24]
 8000d08:	1ad3      	subs	r3, r2, r3
 8000d0a:	4aa5      	ldr	r2, [pc, #660]	; (8000fa0 <HAL_RCC_OscConfig+0x680>)
 8000d0c:	4293      	cmp	r3, r2
 8000d0e:	d901      	bls.n	8000d14 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8000d10:	2303      	movs	r3, #3
 8000d12:	e185      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d14:	4ba1      	ldr	r3, [pc, #644]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000d16:	6a1b      	ldr	r3, [r3, #32]
 8000d18:	2202      	movs	r2, #2
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	d1f0      	bne.n	8000d00 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000d1e:	231f      	movs	r3, #31
 8000d20:	18fb      	adds	r3, r7, r3
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d105      	bne.n	8000d34 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000d28:	4b9c      	ldr	r3, [pc, #624]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000d2a:	69da      	ldr	r2, [r3, #28]
 8000d2c:	4b9b      	ldr	r3, [pc, #620]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000d2e:	499d      	ldr	r1, [pc, #628]	; (8000fa4 <HAL_RCC_OscConfig+0x684>)
 8000d30:	400a      	ands	r2, r1
 8000d32:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	2210      	movs	r2, #16
 8000d3a:	4013      	ands	r3, r2
 8000d3c:	d063      	beq.n	8000e06 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	695b      	ldr	r3, [r3, #20]
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d12a      	bne.n	8000d9c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000d46:	4b95      	ldr	r3, [pc, #596]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000d48:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d4a:	4b94      	ldr	r3, [pc, #592]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000d4c:	2104      	movs	r1, #4
 8000d4e:	430a      	orrs	r2, r1
 8000d50:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8000d52:	4b92      	ldr	r3, [pc, #584]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000d54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000d56:	4b91      	ldr	r3, [pc, #580]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000d58:	2101      	movs	r1, #1
 8000d5a:	430a      	orrs	r2, r1
 8000d5c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d5e:	f7ff fd21 	bl	80007a4 <HAL_GetTick>
 8000d62:	0003      	movs	r3, r0
 8000d64:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000d66:	e008      	b.n	8000d7a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000d68:	f7ff fd1c 	bl	80007a4 <HAL_GetTick>
 8000d6c:	0002      	movs	r2, r0
 8000d6e:	69bb      	ldr	r3, [r7, #24]
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	2b02      	cmp	r3, #2
 8000d74:	d901      	bls.n	8000d7a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8000d76:	2303      	movs	r3, #3
 8000d78:	e152      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000d7a:	4b88      	ldr	r3, [pc, #544]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000d7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d7e:	2202      	movs	r2, #2
 8000d80:	4013      	ands	r3, r2
 8000d82:	d0f1      	beq.n	8000d68 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000d84:	4b85      	ldr	r3, [pc, #532]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000d86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d88:	22f8      	movs	r2, #248	; 0xf8
 8000d8a:	4393      	bics	r3, r2
 8000d8c:	0019      	movs	r1, r3
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	699b      	ldr	r3, [r3, #24]
 8000d92:	00da      	lsls	r2, r3, #3
 8000d94:	4b81      	ldr	r3, [pc, #516]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000d96:	430a      	orrs	r2, r1
 8000d98:	635a      	str	r2, [r3, #52]	; 0x34
 8000d9a:	e034      	b.n	8000e06 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	695b      	ldr	r3, [r3, #20]
 8000da0:	3305      	adds	r3, #5
 8000da2:	d111      	bne.n	8000dc8 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8000da4:	4b7d      	ldr	r3, [pc, #500]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000da6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000da8:	4b7c      	ldr	r3, [pc, #496]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000daa:	2104      	movs	r1, #4
 8000dac:	438a      	bics	r2, r1
 8000dae:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8000db0:	4b7a      	ldr	r3, [pc, #488]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000db4:	22f8      	movs	r2, #248	; 0xf8
 8000db6:	4393      	bics	r3, r2
 8000db8:	0019      	movs	r1, r3
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	699b      	ldr	r3, [r3, #24]
 8000dbe:	00da      	lsls	r2, r3, #3
 8000dc0:	4b76      	ldr	r3, [pc, #472]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000dc2:	430a      	orrs	r2, r1
 8000dc4:	635a      	str	r2, [r3, #52]	; 0x34
 8000dc6:	e01e      	b.n	8000e06 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000dc8:	4b74      	ldr	r3, [pc, #464]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000dca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000dcc:	4b73      	ldr	r3, [pc, #460]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000dce:	2104      	movs	r1, #4
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8000dd4:	4b71      	ldr	r3, [pc, #452]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000dd6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000dd8:	4b70      	ldr	r3, [pc, #448]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000dda:	2101      	movs	r1, #1
 8000ddc:	438a      	bics	r2, r1
 8000dde:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000de0:	f7ff fce0 	bl	80007a4 <HAL_GetTick>
 8000de4:	0003      	movs	r3, r0
 8000de6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000de8:	e008      	b.n	8000dfc <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000dea:	f7ff fcdb 	bl	80007a4 <HAL_GetTick>
 8000dee:	0002      	movs	r2, r0
 8000df0:	69bb      	ldr	r3, [r7, #24]
 8000df2:	1ad3      	subs	r3, r2, r3
 8000df4:	2b02      	cmp	r3, #2
 8000df6:	d901      	bls.n	8000dfc <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	e111      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000dfc:	4b67      	ldr	r3, [pc, #412]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000dfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e00:	2202      	movs	r2, #2
 8000e02:	4013      	ands	r3, r2
 8000e04:	d1f1      	bne.n	8000dea <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	2220      	movs	r2, #32
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	d05c      	beq.n	8000eca <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000e10:	4b62      	ldr	r3, [pc, #392]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	220c      	movs	r2, #12
 8000e16:	4013      	ands	r3, r2
 8000e18:	2b0c      	cmp	r3, #12
 8000e1a:	d00e      	beq.n	8000e3a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000e1c:	4b5f      	ldr	r3, [pc, #380]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	220c      	movs	r2, #12
 8000e22:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8000e24:	2b08      	cmp	r3, #8
 8000e26:	d114      	bne.n	8000e52 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8000e28:	4b5c      	ldr	r3, [pc, #368]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000e2a:	685a      	ldr	r2, [r3, #4]
 8000e2c:	23c0      	movs	r3, #192	; 0xc0
 8000e2e:	025b      	lsls	r3, r3, #9
 8000e30:	401a      	ands	r2, r3
 8000e32:	23c0      	movs	r3, #192	; 0xc0
 8000e34:	025b      	lsls	r3, r3, #9
 8000e36:	429a      	cmp	r2, r3
 8000e38:	d10b      	bne.n	8000e52 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000e3a:	4b58      	ldr	r3, [pc, #352]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000e3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e3e:	2380      	movs	r3, #128	; 0x80
 8000e40:	025b      	lsls	r3, r3, #9
 8000e42:	4013      	ands	r3, r2
 8000e44:	d040      	beq.n	8000ec8 <HAL_RCC_OscConfig+0x5a8>
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6a1b      	ldr	r3, [r3, #32]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d03c      	beq.n	8000ec8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e0e6      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6a1b      	ldr	r3, [r3, #32]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d01b      	beq.n	8000e92 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8000e5a:	4b50      	ldr	r3, [pc, #320]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000e5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e5e:	4b4f      	ldr	r3, [pc, #316]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000e60:	2180      	movs	r1, #128	; 0x80
 8000e62:	0249      	lsls	r1, r1, #9
 8000e64:	430a      	orrs	r2, r1
 8000e66:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e68:	f7ff fc9c 	bl	80007a4 <HAL_GetTick>
 8000e6c:	0003      	movs	r3, r0
 8000e6e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000e70:	e008      	b.n	8000e84 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000e72:	f7ff fc97 	bl	80007a4 <HAL_GetTick>
 8000e76:	0002      	movs	r2, r0
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	2b02      	cmp	r3, #2
 8000e7e:	d901      	bls.n	8000e84 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8000e80:	2303      	movs	r3, #3
 8000e82:	e0cd      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8000e84:	4b45      	ldr	r3, [pc, #276]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000e86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e88:	2380      	movs	r3, #128	; 0x80
 8000e8a:	025b      	lsls	r3, r3, #9
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	d0f0      	beq.n	8000e72 <HAL_RCC_OscConfig+0x552>
 8000e90:	e01b      	b.n	8000eca <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8000e92:	4b42      	ldr	r3, [pc, #264]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000e94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000e96:	4b41      	ldr	r3, [pc, #260]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000e98:	4943      	ldr	r1, [pc, #268]	; (8000fa8 <HAL_RCC_OscConfig+0x688>)
 8000e9a:	400a      	ands	r2, r1
 8000e9c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e9e:	f7ff fc81 	bl	80007a4 <HAL_GetTick>
 8000ea2:	0003      	movs	r3, r0
 8000ea4:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000ea6:	e008      	b.n	8000eba <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000ea8:	f7ff fc7c 	bl	80007a4 <HAL_GetTick>
 8000eac:	0002      	movs	r2, r0
 8000eae:	69bb      	ldr	r3, [r7, #24]
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	2b02      	cmp	r3, #2
 8000eb4:	d901      	bls.n	8000eba <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	e0b2      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8000eba:	4b38      	ldr	r3, [pc, #224]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000ebc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ebe:	2380      	movs	r3, #128	; 0x80
 8000ec0:	025b      	lsls	r3, r3, #9
 8000ec2:	4013      	ands	r3, r2
 8000ec4:	d1f0      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x588>
 8000ec6:	e000      	b.n	8000eca <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8000ec8:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d100      	bne.n	8000ed4 <HAL_RCC_OscConfig+0x5b4>
 8000ed2:	e0a4      	b.n	800101e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ed4:	4b31      	ldr	r3, [pc, #196]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	220c      	movs	r2, #12
 8000eda:	4013      	ands	r3, r2
 8000edc:	2b08      	cmp	r3, #8
 8000ede:	d100      	bne.n	8000ee2 <HAL_RCC_OscConfig+0x5c2>
 8000ee0:	e078      	b.n	8000fd4 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee6:	2b02      	cmp	r3, #2
 8000ee8:	d14c      	bne.n	8000f84 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000eea:	4b2c      	ldr	r3, [pc, #176]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	4b2b      	ldr	r3, [pc, #172]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000ef0:	492e      	ldr	r1, [pc, #184]	; (8000fac <HAL_RCC_OscConfig+0x68c>)
 8000ef2:	400a      	ands	r2, r1
 8000ef4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ef6:	f7ff fc55 	bl	80007a4 <HAL_GetTick>
 8000efa:	0003      	movs	r3, r0
 8000efc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000efe:	e008      	b.n	8000f12 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f00:	f7ff fc50 	bl	80007a4 <HAL_GetTick>
 8000f04:	0002      	movs	r2, r0
 8000f06:	69bb      	ldr	r3, [r7, #24]
 8000f08:	1ad3      	subs	r3, r2, r3
 8000f0a:	2b02      	cmp	r3, #2
 8000f0c:	d901      	bls.n	8000f12 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8000f0e:	2303      	movs	r3, #3
 8000f10:	e086      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f12:	4b22      	ldr	r3, [pc, #136]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	2380      	movs	r3, #128	; 0x80
 8000f18:	049b      	lsls	r3, r3, #18
 8000f1a:	4013      	ands	r3, r2
 8000f1c:	d1f0      	bne.n	8000f00 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000f1e:	4b1f      	ldr	r3, [pc, #124]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f22:	220f      	movs	r2, #15
 8000f24:	4393      	bics	r3, r2
 8000f26:	0019      	movs	r1, r3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f2c:	4b1b      	ldr	r3, [pc, #108]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000f2e:	430a      	orrs	r2, r1
 8000f30:	62da      	str	r2, [r3, #44]	; 0x2c
 8000f32:	4b1a      	ldr	r3, [pc, #104]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	4a1e      	ldr	r2, [pc, #120]	; (8000fb0 <HAL_RCC_OscConfig+0x690>)
 8000f38:	4013      	ands	r3, r2
 8000f3a:	0019      	movs	r1, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f44:	431a      	orrs	r2, r3
 8000f46:	4b15      	ldr	r3, [pc, #84]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000f48:	430a      	orrs	r2, r1
 8000f4a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f4c:	4b13      	ldr	r3, [pc, #76]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	4b12      	ldr	r3, [pc, #72]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000f52:	2180      	movs	r1, #128	; 0x80
 8000f54:	0449      	lsls	r1, r1, #17
 8000f56:	430a      	orrs	r2, r1
 8000f58:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f5a:	f7ff fc23 	bl	80007a4 <HAL_GetTick>
 8000f5e:	0003      	movs	r3, r0
 8000f60:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f62:	e008      	b.n	8000f76 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f64:	f7ff fc1e 	bl	80007a4 <HAL_GetTick>
 8000f68:	0002      	movs	r2, r0
 8000f6a:	69bb      	ldr	r3, [r7, #24]
 8000f6c:	1ad3      	subs	r3, r2, r3
 8000f6e:	2b02      	cmp	r3, #2
 8000f70:	d901      	bls.n	8000f76 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8000f72:	2303      	movs	r3, #3
 8000f74:	e054      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f76:	4b09      	ldr	r3, [pc, #36]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	2380      	movs	r3, #128	; 0x80
 8000f7c:	049b      	lsls	r3, r3, #18
 8000f7e:	4013      	ands	r3, r2
 8000f80:	d0f0      	beq.n	8000f64 <HAL_RCC_OscConfig+0x644>
 8000f82:	e04c      	b.n	800101e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f84:	4b05      	ldr	r3, [pc, #20]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	4b04      	ldr	r3, [pc, #16]	; (8000f9c <HAL_RCC_OscConfig+0x67c>)
 8000f8a:	4908      	ldr	r1, [pc, #32]	; (8000fac <HAL_RCC_OscConfig+0x68c>)
 8000f8c:	400a      	ands	r2, r1
 8000f8e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f90:	f7ff fc08 	bl	80007a4 <HAL_GetTick>
 8000f94:	0003      	movs	r3, r0
 8000f96:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f98:	e015      	b.n	8000fc6 <HAL_RCC_OscConfig+0x6a6>
 8000f9a:	46c0      	nop			; (mov r8, r8)
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	00001388 	.word	0x00001388
 8000fa4:	efffffff 	.word	0xefffffff
 8000fa8:	fffeffff 	.word	0xfffeffff
 8000fac:	feffffff 	.word	0xfeffffff
 8000fb0:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fb4:	f7ff fbf6 	bl	80007a4 <HAL_GetTick>
 8000fb8:	0002      	movs	r2, r0
 8000fba:	69bb      	ldr	r3, [r7, #24]
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	2b02      	cmp	r3, #2
 8000fc0:	d901      	bls.n	8000fc6 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	e02c      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fc6:	4b18      	ldr	r3, [pc, #96]	; (8001028 <HAL_RCC_OscConfig+0x708>)
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	2380      	movs	r3, #128	; 0x80
 8000fcc:	049b      	lsls	r3, r3, #18
 8000fce:	4013      	ands	r3, r2
 8000fd0:	d1f0      	bne.n	8000fb4 <HAL_RCC_OscConfig+0x694>
 8000fd2:	e024      	b.n	800101e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fd8:	2b01      	cmp	r3, #1
 8000fda:	d101      	bne.n	8000fe0 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	e01f      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8000fe0:	4b11      	ldr	r3, [pc, #68]	; (8001028 <HAL_RCC_OscConfig+0x708>)
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8000fe6:	4b10      	ldr	r3, [pc, #64]	; (8001028 <HAL_RCC_OscConfig+0x708>)
 8000fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fea:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fec:	697a      	ldr	r2, [r7, #20]
 8000fee:	23c0      	movs	r3, #192	; 0xc0
 8000ff0:	025b      	lsls	r3, r3, #9
 8000ff2:	401a      	ands	r2, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ff8:	429a      	cmp	r2, r3
 8000ffa:	d10e      	bne.n	800101a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	220f      	movs	r2, #15
 8001000:	401a      	ands	r2, r3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001006:	429a      	cmp	r2, r3
 8001008:	d107      	bne.n	800101a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800100a:	697a      	ldr	r2, [r7, #20]
 800100c:	23f0      	movs	r3, #240	; 0xf0
 800100e:	039b      	lsls	r3, r3, #14
 8001010:	401a      	ands	r2, r3
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001016:	429a      	cmp	r2, r3
 8001018:	d001      	beq.n	800101e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800101a:	2301      	movs	r3, #1
 800101c:	e000      	b.n	8001020 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800101e:	2300      	movs	r3, #0
}
 8001020:	0018      	movs	r0, r3
 8001022:	46bd      	mov	sp, r7
 8001024:	b008      	add	sp, #32
 8001026:	bd80      	pop	{r7, pc}
 8001028:	40021000 	.word	0x40021000

0800102c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b084      	sub	sp, #16
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
 8001034:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d101      	bne.n	8001040 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800103c:	2301      	movs	r3, #1
 800103e:	e0bf      	b.n	80011c0 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001040:	4b61      	ldr	r3, [pc, #388]	; (80011c8 <HAL_RCC_ClockConfig+0x19c>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2201      	movs	r2, #1
 8001046:	4013      	ands	r3, r2
 8001048:	683a      	ldr	r2, [r7, #0]
 800104a:	429a      	cmp	r2, r3
 800104c:	d911      	bls.n	8001072 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800104e:	4b5e      	ldr	r3, [pc, #376]	; (80011c8 <HAL_RCC_ClockConfig+0x19c>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2201      	movs	r2, #1
 8001054:	4393      	bics	r3, r2
 8001056:	0019      	movs	r1, r3
 8001058:	4b5b      	ldr	r3, [pc, #364]	; (80011c8 <HAL_RCC_ClockConfig+0x19c>)
 800105a:	683a      	ldr	r2, [r7, #0]
 800105c:	430a      	orrs	r2, r1
 800105e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001060:	4b59      	ldr	r3, [pc, #356]	; (80011c8 <HAL_RCC_ClockConfig+0x19c>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2201      	movs	r2, #1
 8001066:	4013      	ands	r3, r2
 8001068:	683a      	ldr	r2, [r7, #0]
 800106a:	429a      	cmp	r2, r3
 800106c:	d001      	beq.n	8001072 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	e0a6      	b.n	80011c0 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2202      	movs	r2, #2
 8001078:	4013      	ands	r3, r2
 800107a:	d015      	beq.n	80010a8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2204      	movs	r2, #4
 8001082:	4013      	ands	r3, r2
 8001084:	d006      	beq.n	8001094 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001086:	4b51      	ldr	r3, [pc, #324]	; (80011cc <HAL_RCC_ClockConfig+0x1a0>)
 8001088:	685a      	ldr	r2, [r3, #4]
 800108a:	4b50      	ldr	r3, [pc, #320]	; (80011cc <HAL_RCC_ClockConfig+0x1a0>)
 800108c:	21e0      	movs	r1, #224	; 0xe0
 800108e:	00c9      	lsls	r1, r1, #3
 8001090:	430a      	orrs	r2, r1
 8001092:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001094:	4b4d      	ldr	r3, [pc, #308]	; (80011cc <HAL_RCC_ClockConfig+0x1a0>)
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	22f0      	movs	r2, #240	; 0xf0
 800109a:	4393      	bics	r3, r2
 800109c:	0019      	movs	r1, r3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	689a      	ldr	r2, [r3, #8]
 80010a2:	4b4a      	ldr	r3, [pc, #296]	; (80011cc <HAL_RCC_ClockConfig+0x1a0>)
 80010a4:	430a      	orrs	r2, r1
 80010a6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2201      	movs	r2, #1
 80010ae:	4013      	ands	r3, r2
 80010b0:	d04c      	beq.n	800114c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d107      	bne.n	80010ca <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010ba:	4b44      	ldr	r3, [pc, #272]	; (80011cc <HAL_RCC_ClockConfig+0x1a0>)
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	2380      	movs	r3, #128	; 0x80
 80010c0:	029b      	lsls	r3, r3, #10
 80010c2:	4013      	ands	r3, r2
 80010c4:	d120      	bne.n	8001108 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80010c6:	2301      	movs	r3, #1
 80010c8:	e07a      	b.n	80011c0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	685b      	ldr	r3, [r3, #4]
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d107      	bne.n	80010e2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010d2:	4b3e      	ldr	r3, [pc, #248]	; (80011cc <HAL_RCC_ClockConfig+0x1a0>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	2380      	movs	r3, #128	; 0x80
 80010d8:	049b      	lsls	r3, r3, #18
 80010da:	4013      	ands	r3, r2
 80010dc:	d114      	bne.n	8001108 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	e06e      	b.n	80011c0 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	685b      	ldr	r3, [r3, #4]
 80010e6:	2b03      	cmp	r3, #3
 80010e8:	d107      	bne.n	80010fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80010ea:	4b38      	ldr	r3, [pc, #224]	; (80011cc <HAL_RCC_ClockConfig+0x1a0>)
 80010ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80010ee:	2380      	movs	r3, #128	; 0x80
 80010f0:	025b      	lsls	r3, r3, #9
 80010f2:	4013      	ands	r3, r2
 80010f4:	d108      	bne.n	8001108 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e062      	b.n	80011c0 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010fa:	4b34      	ldr	r3, [pc, #208]	; (80011cc <HAL_RCC_ClockConfig+0x1a0>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	2202      	movs	r2, #2
 8001100:	4013      	ands	r3, r2
 8001102:	d101      	bne.n	8001108 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001104:	2301      	movs	r3, #1
 8001106:	e05b      	b.n	80011c0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001108:	4b30      	ldr	r3, [pc, #192]	; (80011cc <HAL_RCC_ClockConfig+0x1a0>)
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	2203      	movs	r2, #3
 800110e:	4393      	bics	r3, r2
 8001110:	0019      	movs	r1, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	685a      	ldr	r2, [r3, #4]
 8001116:	4b2d      	ldr	r3, [pc, #180]	; (80011cc <HAL_RCC_ClockConfig+0x1a0>)
 8001118:	430a      	orrs	r2, r1
 800111a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800111c:	f7ff fb42 	bl	80007a4 <HAL_GetTick>
 8001120:	0003      	movs	r3, r0
 8001122:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001124:	e009      	b.n	800113a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001126:	f7ff fb3d 	bl	80007a4 <HAL_GetTick>
 800112a:	0002      	movs	r2, r0
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	1ad3      	subs	r3, r2, r3
 8001130:	4a27      	ldr	r2, [pc, #156]	; (80011d0 <HAL_RCC_ClockConfig+0x1a4>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d901      	bls.n	800113a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001136:	2303      	movs	r3, #3
 8001138:	e042      	b.n	80011c0 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800113a:	4b24      	ldr	r3, [pc, #144]	; (80011cc <HAL_RCC_ClockConfig+0x1a0>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	220c      	movs	r2, #12
 8001140:	401a      	ands	r2, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	429a      	cmp	r2, r3
 800114a:	d1ec      	bne.n	8001126 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800114c:	4b1e      	ldr	r3, [pc, #120]	; (80011c8 <HAL_RCC_ClockConfig+0x19c>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2201      	movs	r2, #1
 8001152:	4013      	ands	r3, r2
 8001154:	683a      	ldr	r2, [r7, #0]
 8001156:	429a      	cmp	r2, r3
 8001158:	d211      	bcs.n	800117e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800115a:	4b1b      	ldr	r3, [pc, #108]	; (80011c8 <HAL_RCC_ClockConfig+0x19c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	2201      	movs	r2, #1
 8001160:	4393      	bics	r3, r2
 8001162:	0019      	movs	r1, r3
 8001164:	4b18      	ldr	r3, [pc, #96]	; (80011c8 <HAL_RCC_ClockConfig+0x19c>)
 8001166:	683a      	ldr	r2, [r7, #0]
 8001168:	430a      	orrs	r2, r1
 800116a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800116c:	4b16      	ldr	r3, [pc, #88]	; (80011c8 <HAL_RCC_ClockConfig+0x19c>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	2201      	movs	r2, #1
 8001172:	4013      	ands	r3, r2
 8001174:	683a      	ldr	r2, [r7, #0]
 8001176:	429a      	cmp	r2, r3
 8001178:	d001      	beq.n	800117e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800117a:	2301      	movs	r3, #1
 800117c:	e020      	b.n	80011c0 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2204      	movs	r2, #4
 8001184:	4013      	ands	r3, r2
 8001186:	d009      	beq.n	800119c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001188:	4b10      	ldr	r3, [pc, #64]	; (80011cc <HAL_RCC_ClockConfig+0x1a0>)
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	4a11      	ldr	r2, [pc, #68]	; (80011d4 <HAL_RCC_ClockConfig+0x1a8>)
 800118e:	4013      	ands	r3, r2
 8001190:	0019      	movs	r1, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	68da      	ldr	r2, [r3, #12]
 8001196:	4b0d      	ldr	r3, [pc, #52]	; (80011cc <HAL_RCC_ClockConfig+0x1a0>)
 8001198:	430a      	orrs	r2, r1
 800119a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800119c:	f000 f820 	bl	80011e0 <HAL_RCC_GetSysClockFreq>
 80011a0:	0001      	movs	r1, r0
 80011a2:	4b0a      	ldr	r3, [pc, #40]	; (80011cc <HAL_RCC_ClockConfig+0x1a0>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	091b      	lsrs	r3, r3, #4
 80011a8:	220f      	movs	r2, #15
 80011aa:	4013      	ands	r3, r2
 80011ac:	4a0a      	ldr	r2, [pc, #40]	; (80011d8 <HAL_RCC_ClockConfig+0x1ac>)
 80011ae:	5cd3      	ldrb	r3, [r2, r3]
 80011b0:	000a      	movs	r2, r1
 80011b2:	40da      	lsrs	r2, r3
 80011b4:	4b09      	ldr	r3, [pc, #36]	; (80011dc <HAL_RCC_ClockConfig+0x1b0>)
 80011b6:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80011b8:	2003      	movs	r0, #3
 80011ba:	f7ff faad 	bl	8000718 <HAL_InitTick>
  
  return HAL_OK;
 80011be:	2300      	movs	r3, #0
}
 80011c0:	0018      	movs	r0, r3
 80011c2:	46bd      	mov	sp, r7
 80011c4:	b004      	add	sp, #16
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	40022000 	.word	0x40022000
 80011cc:	40021000 	.word	0x40021000
 80011d0:	00001388 	.word	0x00001388
 80011d4:	fffff8ff 	.word	0xfffff8ff
 80011d8:	080013b0 	.word	0x080013b0
 80011dc:	20000000 	.word	0x20000000

080011e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011e0:	b590      	push	{r4, r7, lr}
 80011e2:	b08f      	sub	sp, #60	; 0x3c
 80011e4:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80011e6:	2314      	movs	r3, #20
 80011e8:	18fb      	adds	r3, r7, r3
 80011ea:	4a38      	ldr	r2, [pc, #224]	; (80012cc <HAL_RCC_GetSysClockFreq+0xec>)
 80011ec:	ca13      	ldmia	r2!, {r0, r1, r4}
 80011ee:	c313      	stmia	r3!, {r0, r1, r4}
 80011f0:	6812      	ldr	r2, [r2, #0]
 80011f2:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80011f4:	1d3b      	adds	r3, r7, #4
 80011f6:	4a36      	ldr	r2, [pc, #216]	; (80012d0 <HAL_RCC_GetSysClockFreq+0xf0>)
 80011f8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80011fa:	c313      	stmia	r3!, {r0, r1, r4}
 80011fc:	6812      	ldr	r2, [r2, #0]
 80011fe:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001200:	2300      	movs	r3, #0
 8001202:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001204:	2300      	movs	r3, #0
 8001206:	62bb      	str	r3, [r7, #40]	; 0x28
 8001208:	2300      	movs	r3, #0
 800120a:	637b      	str	r3, [r7, #52]	; 0x34
 800120c:	2300      	movs	r3, #0
 800120e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001210:	2300      	movs	r3, #0
 8001212:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001214:	4b2f      	ldr	r3, [pc, #188]	; (80012d4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800121a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800121c:	220c      	movs	r2, #12
 800121e:	4013      	ands	r3, r2
 8001220:	2b0c      	cmp	r3, #12
 8001222:	d047      	beq.n	80012b4 <HAL_RCC_GetSysClockFreq+0xd4>
 8001224:	d849      	bhi.n	80012ba <HAL_RCC_GetSysClockFreq+0xda>
 8001226:	2b04      	cmp	r3, #4
 8001228:	d002      	beq.n	8001230 <HAL_RCC_GetSysClockFreq+0x50>
 800122a:	2b08      	cmp	r3, #8
 800122c:	d003      	beq.n	8001236 <HAL_RCC_GetSysClockFreq+0x56>
 800122e:	e044      	b.n	80012ba <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001230:	4b29      	ldr	r3, [pc, #164]	; (80012d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001232:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001234:	e044      	b.n	80012c0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001236:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001238:	0c9b      	lsrs	r3, r3, #18
 800123a:	220f      	movs	r2, #15
 800123c:	4013      	ands	r3, r2
 800123e:	2214      	movs	r2, #20
 8001240:	18ba      	adds	r2, r7, r2
 8001242:	5cd3      	ldrb	r3, [r2, r3]
 8001244:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001246:	4b23      	ldr	r3, [pc, #140]	; (80012d4 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800124a:	220f      	movs	r2, #15
 800124c:	4013      	ands	r3, r2
 800124e:	1d3a      	adds	r2, r7, #4
 8001250:	5cd3      	ldrb	r3, [r2, r3]
 8001252:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001254:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001256:	23c0      	movs	r3, #192	; 0xc0
 8001258:	025b      	lsls	r3, r3, #9
 800125a:	401a      	ands	r2, r3
 800125c:	2380      	movs	r3, #128	; 0x80
 800125e:	025b      	lsls	r3, r3, #9
 8001260:	429a      	cmp	r2, r3
 8001262:	d109      	bne.n	8001278 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001264:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001266:	481c      	ldr	r0, [pc, #112]	; (80012d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001268:	f7fe ff54 	bl	8000114 <__udivsi3>
 800126c:	0003      	movs	r3, r0
 800126e:	001a      	movs	r2, r3
 8001270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001272:	4353      	muls	r3, r2
 8001274:	637b      	str	r3, [r7, #52]	; 0x34
 8001276:	e01a      	b.n	80012ae <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001278:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800127a:	23c0      	movs	r3, #192	; 0xc0
 800127c:	025b      	lsls	r3, r3, #9
 800127e:	401a      	ands	r2, r3
 8001280:	23c0      	movs	r3, #192	; 0xc0
 8001282:	025b      	lsls	r3, r3, #9
 8001284:	429a      	cmp	r2, r3
 8001286:	d109      	bne.n	800129c <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001288:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800128a:	4814      	ldr	r0, [pc, #80]	; (80012dc <HAL_RCC_GetSysClockFreq+0xfc>)
 800128c:	f7fe ff42 	bl	8000114 <__udivsi3>
 8001290:	0003      	movs	r3, r0
 8001292:	001a      	movs	r2, r3
 8001294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001296:	4353      	muls	r3, r2
 8001298:	637b      	str	r3, [r7, #52]	; 0x34
 800129a:	e008      	b.n	80012ae <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800129c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800129e:	480e      	ldr	r0, [pc, #56]	; (80012d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80012a0:	f7fe ff38 	bl	8000114 <__udivsi3>
 80012a4:	0003      	movs	r3, r0
 80012a6:	001a      	movs	r2, r3
 80012a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012aa:	4353      	muls	r3, r2
 80012ac:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80012ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012b0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80012b2:	e005      	b.n	80012c0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80012b4:	4b09      	ldr	r3, [pc, #36]	; (80012dc <HAL_RCC_GetSysClockFreq+0xfc>)
 80012b6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80012b8:	e002      	b.n	80012c0 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80012ba:	4b07      	ldr	r3, [pc, #28]	; (80012d8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80012bc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80012be:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80012c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80012c2:	0018      	movs	r0, r3
 80012c4:	46bd      	mov	sp, r7
 80012c6:	b00f      	add	sp, #60	; 0x3c
 80012c8:	bd90      	pop	{r4, r7, pc}
 80012ca:	46c0      	nop			; (mov r8, r8)
 80012cc:	08001390 	.word	0x08001390
 80012d0:	080013a0 	.word	0x080013a0
 80012d4:	40021000 	.word	0x40021000
 80012d8:	007a1200 	.word	0x007a1200
 80012dc:	02dc6c00 	.word	0x02dc6c00

080012e0 <__libc_init_array>:
 80012e0:	b570      	push	{r4, r5, r6, lr}
 80012e2:	2600      	movs	r6, #0
 80012e4:	4d0c      	ldr	r5, [pc, #48]	; (8001318 <__libc_init_array+0x38>)
 80012e6:	4c0d      	ldr	r4, [pc, #52]	; (800131c <__libc_init_array+0x3c>)
 80012e8:	1b64      	subs	r4, r4, r5
 80012ea:	10a4      	asrs	r4, r4, #2
 80012ec:	42a6      	cmp	r6, r4
 80012ee:	d109      	bne.n	8001304 <__libc_init_array+0x24>
 80012f0:	2600      	movs	r6, #0
 80012f2:	f000 f821 	bl	8001338 <_init>
 80012f6:	4d0a      	ldr	r5, [pc, #40]	; (8001320 <__libc_init_array+0x40>)
 80012f8:	4c0a      	ldr	r4, [pc, #40]	; (8001324 <__libc_init_array+0x44>)
 80012fa:	1b64      	subs	r4, r4, r5
 80012fc:	10a4      	asrs	r4, r4, #2
 80012fe:	42a6      	cmp	r6, r4
 8001300:	d105      	bne.n	800130e <__libc_init_array+0x2e>
 8001302:	bd70      	pop	{r4, r5, r6, pc}
 8001304:	00b3      	lsls	r3, r6, #2
 8001306:	58eb      	ldr	r3, [r5, r3]
 8001308:	4798      	blx	r3
 800130a:	3601      	adds	r6, #1
 800130c:	e7ee      	b.n	80012ec <__libc_init_array+0xc>
 800130e:	00b3      	lsls	r3, r6, #2
 8001310:	58eb      	ldr	r3, [r5, r3]
 8001312:	4798      	blx	r3
 8001314:	3601      	adds	r6, #1
 8001316:	e7f2      	b.n	80012fe <__libc_init_array+0x1e>
 8001318:	080013c0 	.word	0x080013c0
 800131c:	080013c0 	.word	0x080013c0
 8001320:	080013c0 	.word	0x080013c0
 8001324:	080013c4 	.word	0x080013c4

08001328 <memset>:
 8001328:	0003      	movs	r3, r0
 800132a:	1882      	adds	r2, r0, r2
 800132c:	4293      	cmp	r3, r2
 800132e:	d100      	bne.n	8001332 <memset+0xa>
 8001330:	4770      	bx	lr
 8001332:	7019      	strb	r1, [r3, #0]
 8001334:	3301      	adds	r3, #1
 8001336:	e7f9      	b.n	800132c <memset+0x4>

08001338 <_init>:
 8001338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800133a:	46c0      	nop			; (mov r8, r8)
 800133c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800133e:	bc08      	pop	{r3}
 8001340:	469e      	mov	lr, r3
 8001342:	4770      	bx	lr

08001344 <_fini>:
 8001344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001346:	46c0      	nop			; (mov r8, r8)
 8001348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800134a:	bc08      	pop	{r3}
 800134c:	469e      	mov	lr, r3
 800134e:	4770      	bx	lr
