{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664231010962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664231010972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 26 19:23:30 2022 " "Processing started: Mon Sep 26 19:23:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664231010972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664231010972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664231010972 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664231011562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664231011562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/avell/desktop/projetos_digitais/labs/pipo8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/avell/desktop/projetos_digitais/labs/pipo8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO8 " "Found entity 1: PIPO8" {  } { { "../Labs/PIPO8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Labs/PIPO8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664231019649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664231019649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/avell/desktop/projetos_digitais/labs/dec7inv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/avell/desktop/projetos_digitais/labs/dec7inv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7Inv " "Found entity 1: Dec7Inv" {  } { { "../Labs/Dec7Inv.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Labs/Dec7Inv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664231019649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664231019649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3Copia/Lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664231019649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664231019649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aoub.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aoub.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AouB " "Found entity 1: AouB" {  } { { "AouB.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3Copia/AouB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664231019664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664231019664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piso8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file piso8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PISO8 " "Found entity 1: PISO8" {  } { { "PISO8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3Copia/PISO8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664231019664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664231019664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sipo8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SIPO8 " "Found entity 1: SIPO8" {  } { { "SIPO8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3Copia/SIPO8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664231019664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664231019664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cont8 " "Found entity 1: Cont8" {  } { { "Cont8.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3Copia/Cont8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664231019664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664231019664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont8jk.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont8jk.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cont8jk " "Found entity 1: Cont8jk" {  } { { "Cont8jk.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3Copia/Cont8jk.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664231019664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664231019664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_reference.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_reference.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference-freq_div " "Found design unit 1: Timing_Reference-freq_div" {  } { { "Timing_Reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab3Copia/Timing_Reference.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664231020055 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference " "Found entity 1: Timing_Reference" {  } { { "Timing_Reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab3Copia/Timing_Reference.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664231020055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664231020055 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664231020101 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3Copia/Lab3.bdf" { { 520 480 528 552 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664231020101 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst6 " "Block or symbol \"GND\" of instance \"inst6\" overlaps another block or symbol" {  } { { "Lab3.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3Copia/Lab3.bdf" { { 520 440 472 552 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1664231020101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PISO8 PISO8:inst14 " "Elaborating entity \"PISO8\" for hierarchy \"PISO8:inst14\"" {  } { { "Lab3.bdf" "inst14" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3Copia/Lab3.bdf" { { 504 640 792 760 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664231020101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AouB PISO8:inst14\|AouB:inst16 " "Elaborating entity \"AouB\" for hierarchy \"PISO8:inst14\|AouB:inst16\"" {  } { { "PISO8.bdf" "inst16" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3Copia/PISO8.bdf" { { 232 968 1096 328 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664231020101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference Timing_Reference:inst " "Elaborating entity \"Timing_Reference\" for hierarchy \"Timing_Reference:inst\"" {  } { { "Lab3.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab3Copia/Lab3.bdf" { { 264 408 552 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664231020101 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference.vhd(27) " "VHDL Process Statement warning at Timing_Reference.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab3Copia/Timing_Reference.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1664231020117 "|Lab3|Timing_Reference:inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664231020524 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664231020868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664231020868 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "76 " "Implemented 76 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664231020899 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664231020899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664231020899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664231020899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664231020915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 26 19:23:40 2022 " "Processing ended: Mon Sep 26 19:23:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664231020915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664231020915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664231020915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664231020915 ""}
