// Seed: 1474077456
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  supply0 id_4 = 1;
  module_2 modCall_1 ();
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2;
  always @(posedge id_1 or posedge 1'b0) $display;
  assign module_3.id_9 = 0;
endmodule
module module_3 (
    input tri0 id_0
    , id_9,
    input tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input supply1 id_4,
    output tri id_5
    , id_10,
    output tri id_6,
    input uwire id_7
);
  logic [7:0] id_11;
  module_2 modCall_1 ();
  assign id_3 = id_10;
  wire id_12;
  wire id_13;
  assign id_13 = id_12;
  assign id_11[1] = id_7;
  assign id_3 = 1'b0;
  wire id_14;
  int id_15 (
      .id_0(id_9),
      .id_1({""{1'b0}}),
      .id_2(1)
  );
  or primCall (id_3, id_4, id_7, id_9);
  wire id_16;
endmodule
