// Seed: 3117964206
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  always @(posedge 1'b0);
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output tri0 id_6,
    input wire id_7,
    output tri0 id_8,
    output tri id_9
    , id_24,
    output tri id_10,
    input uwire id_11,
    input uwire id_12,
    input wire id_13,
    input supply1 id_14
    , id_25,
    input supply1 id_15,
    input supply0 id_16,
    input wire id_17,
    input wor id_18,
    output wand id_19,
    output supply0 id_20,
    input wand id_21,
    input tri id_22
);
  tri1 id_26 = id_7;
  module_0 modCall_1 (
      id_25,
      id_24,
      id_24,
      id_25,
      id_24,
      id_25
  );
  assign id_20 = 1;
  xor primCall (
      id_3,
      id_13,
      id_17,
      id_7,
      id_1,
      id_25,
      id_24,
      id_11,
      id_5,
      id_22,
      id_16,
      id_15,
      id_26,
      id_12,
      id_21,
      id_0,
      id_4
  );
endmodule
