

================================================================
== Vivado HLS Report for 'atan_generic_double_s'
================================================================
* Date:           Sat Jun  6 18:25:17 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CarSimOnFPGA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.552|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  270|    1|  270|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  264|  264|         3|          -|          -|    88|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|    146|   3984|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        4|      -|      0|      0|    -|
|Multiplexer      |        -|      -|      -|    116|    -|
|Register         |        -|      -|   1232|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        4|      0|   1378|   4100|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        3|      0|      3|     23|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |cordic_ctab_table_12_U  |atan_generic_doubqcK  |        4|  0|   0|    0|   128|  126|     1|        16128|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        4|  0|   0|    0|   128|  126|     1|        16128|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+----+-----+------------+------------+
    |NZeros_fu_518_p2        |     +    |      0|   0|   39|          32|          32|
    |add_ln130_1_fu_388_p2   |     +    |      0|   0|   95|          88|          88|
    |add_ln130_2_fu_438_p2   |     +    |      0|   0|   93|          86|          86|
    |add_ln130_fu_362_p2     |     +    |      0|   0|   95|          88|          88|
    |add_ln858_fu_647_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln869_fu_732_p2     |     +    |      0|   0|   11|          11|          11|
    |exp_fu_233_p2           |     +    |      0|   0|   12|          12|          11|
    |k_fu_310_p2             |     +    |      0|   0|   15|           7|           1|
    |lsb_index_fu_541_p2     |     +    |      0|   0|   39|           7|          32|
    |m_1_fu_693_p2           |     +    |      0|   0|   71|          64|          64|
    |p_Val2_51_fu_423_p2     |     +    |      0|   0|   92|          85|          85|
    |sub_ln130_1_fu_383_p2   |     -    |      0|   0|   95|          88|          88|
    |sub_ln130_2_fu_432_p2   |     -    |      0|   0|   93|          86|          86|
    |sub_ln130_fu_357_p2     |     -    |      0|   0|   95|          88|          88|
    |sub_ln1311_fu_247_p2    |     -    |      0|   0|   13|          10|          11|
    |sub_ln848_fu_536_p2     |     -    |      0|   0|   39|           7|          32|
    |sub_ln851_fu_567_p2     |     -    |      0|   0|   15|           4|           7|
    |sub_ln858_fu_661_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln869_fu_727_p2     |     -    |      0|   0|   11|           1|          11|
    |tmp_V_fu_343_p2         |     -    |      0|   0|   93|           1|          86|
    |a_fu_594_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln853_fu_621_p2     |    and   |      0|   0|    2|           1|           1|
    |p_Result_37_fu_583_p2   |    and   |      0|   0|   86|          86|          86|
    |r_V_37_fu_320_p2        |   ashr   |      0|   0|  279|          88|          88|
    |r_V_38_fu_326_p2        |   ashr   |      0|   0|  279|          88|          88|
    |tmp_4_fu_476_p3         |   ctlz   |      0|  73|   71|          64|           0|
    |tmp_fu_506_p3           |   ctlz   |      0|  73|   71|          64|           0|
    |icmp_ln1029_fu_488_p2   |   icmp   |      0|   0|   29|          64|           1|
    |icmp_ln167_fu_304_p2    |   icmp   |      0|   0|   11|           7|           7|
    |icmp_ln839_fu_337_p2    |   icmp   |      0|   0|   50|          86|           1|
    |icmp_ln849_fu_223_p2    |   icmp   |      0|   0|   13|          11|          10|
    |icmp_ln851_1_fu_588_p2  |   icmp   |      0|   0|   50|          86|           1|
    |icmp_ln851_fu_557_p2    |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln858_fu_641_p2    |   icmp   |      0|   0|   18|          32|           1|
    |lshr_ln851_fu_577_p2    |   lshr   |      0|   0|  271|           2|          86|
    |lshr_ln858_fu_656_p2    |   lshr   |      0|   0|  271|          86|          86|
    |r_V_fu_281_p2           |   lshr   |      0|   0|  271|          86|          86|
    |or_ln853_fu_627_p2      |    or    |      0|   0|    2|           1|           1|
    |exp_2_fu_257_p3         |  select  |      0|   0|   12|           1|          12|
    |l_fu_524_p3             |  select  |      0|   0|   32|           1|          32|
    |m_fu_683_p3             |  select  |      0|   0|   64|           1|          64|
    |r_V_36_fu_293_p3        |  select  |      0|   0|   86|           1|          86|
    |select_ln869_fu_720_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_13_fu_459_p3      |  select  |      0|   0|   86|           1|          86|
    |tx_V_fu_367_p3          |  select  |      0|   0|   88|           1|          88|
    |ty_V_fu_393_p3          |  select  |      0|   0|   88|           1|          88|
    |tz_V_fu_444_p3          |  select  |      0|   0|   86|           1|          86|
    |r_V_32_fu_287_p2        |    shl   |      0|   0|  271|          86|          86|
    |shl_ln858_fu_670_p2     |    shl   |      0|   0|  271|          86|          86|
    |xor_ln853_fu_608_p2     |    xor   |      0|   0|    2|           1|           2|
    +------------------------+----------+-------+----+-----+------------+------------+
    |Total                   |          |      0| 146| 3984|        1844|        2242|
    +------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  47|         10|    1|         10|
    |ap_phi_mux_p_071_phi_fu_196_p6  |   9|          2|   64|        128|
    |ap_return                       |   9|          2|   64|        128|
    |p_071_reg_192                   |  15|          3|   64|        192|
    |p_Val2_28_reg_159               |   9|          2|   88|        176|
    |p_Val2_40_reg_169               |   9|          2|   88|        176|
    |tmp_V_12_reg_147                |   9|          2|   86|        172|
    |ush_1_reg_181                   |   9|          2|    7|         14|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 116|         25|  462|        996|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |   9|   0|    9|          0|
    |ap_return_preg       |  64|   0|   64|          0|
    |exp_2_reg_781        |  12|   0|   12|          0|
    |icmp_ln839_reg_816   |   1|   0|    1|          0|
    |icmp_ln849_reg_772   |   1|   0|    1|          0|
    |icmp_ln858_reg_884   |   1|   0|    1|          0|
    |isNeg_reg_776        |   1|   0|    1|          0|
    |k_reg_794            |   7|   0|    7|          0|
    |l_reg_863            |  32|   0|   32|          0|
    |m_4_reg_889          |  63|   0|   63|          0|
    |or_ln_reg_879        |   1|   0|   32|         31|
    |p_071_reg_192        |  64|   0|   64|          0|
    |p_Result_39_reg_850  |   1|   0|    1|          0|
    |p_Val2_28_reg_159    |  88|   0|   88|          0|
    |p_Val2_40_reg_169    |  88|   0|   88|          0|
    |p_Val2_51_reg_840    |  85|   0|   85|          0|
    |r_V_37_reg_799       |  88|   0|   88|          0|
    |r_V_38_reg_805       |  88|   0|   88|          0|
    |sub_ln848_reg_873    |  32|   0|   32|          0|
    |tmp_63_reg_825       |   1|   0|    1|          0|
    |tmp_69_reg_894       |   1|   0|    1|          0|
    |tmp_V_11_reg_767     |  52|   0|   52|          0|
    |tmp_V_12_reg_147     |  86|   0|   86|          0|
    |tmp_V_13_reg_855     |  86|   0|   86|          0|
    |tmp_V_reg_820        |  86|   0|   86|          0|
    |trunc_ln847_reg_868  |  11|   0|   11|          0|
    |tx_V_reg_830         |  88|   0|   88|          0|
    |ty_V_reg_835         |  88|   0|   88|          0|
    |ush_1_reg_181        |   7|   0|    7|          0|
    +---------------------+----+----+-----+-----------+
    |Total                |1232|   0| 1263|         31|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | atan_generic<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | atan_generic<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | atan_generic<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | atan_generic<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | atan_generic<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | atan_generic<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | atan_generic<double> | return value |
|t_in       |  in |   64|   ap_none  |         t_in         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 9 
2 --> 3 
3 --> 4 6 9 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.69>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%t_in_read = call double @_ssdm_op_Read.ap_auto.double(double %t_in) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:577]   --->   Operation 10 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %t_in_read to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:475->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:578]   --->   Operation 11 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_V_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:477->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:578]   --->   Operation 12 'partselect' 'tmp_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_V_11 = trunc i64 %p_Val2_s to i52" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:478->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:578]   --->   Operation 13 'trunc' 'tmp_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.88ns)   --->   "%icmp_ln849 = icmp ult i11 %tmp_V_10, 996" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:580]   --->   Operation 14 'icmp' 'icmp_ln849' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.81ns)   --->   "br i1 %icmp_ln849, label %_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit, label %_ZN9ap_ufixedILi86ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:580]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln502 = zext i11 %tmp_V_10 to i12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:606]   --->   Operation 16 'zext' 'zext_ln502' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.63ns)   --->   "%exp = add i12 %zext_ln502, -1023" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:502->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:606]   --->   Operation 17 'add' 'exp' <Predicate = (!icmp_ln849)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %exp, i32 11)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 18 'bitselect' 'isNeg' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, %tmp_V_10" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 19 'sub' 'sub_ln1311' <Predicate = (!icmp_ln849)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311 to i12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 20 'sext' 'sext_ln1311' <Predicate = (!icmp_ln849)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.69ns)   --->   "%exp_2 = select i1 %isNeg, i12 %sext_ln1311, i12 %exp" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 21 'select' 'exp_2' <Predicate = (!icmp_ln849)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.67>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%X_V = call i86 @_ssdm_op_BitConcatenate.i86.i1.i52.i33(i1 true, i52 %tmp_V_11, i33 0)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:607]   --->   Operation 22 'bitconcatenate' 'X_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i12 %exp_2 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 23 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1287 = zext i32 %sext_ln1311_1 to i86" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 24 'zext' 'zext_ln1287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node r_V_36)   --->   "%r_V = lshr i86 %X_V, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 25 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node r_V_36)   --->   "%r_V_32 = shl i86 %X_V, %zext_ln1287" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 26 'shl' 'r_V_32' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (4.67ns) (out node of the LUT)   --->   "%r_V_36 = select i1 %isNeg, i86 %r_V, i86 %r_V_32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:609]   --->   Operation 27 'select' 'r_V_36' <Predicate = true> <Delay = 4.67> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%y_V = zext i86 %r_V_36 to i88" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:617]   --->   Operation 28 'zext' 'y_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:167->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.83>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_V_12 = phi i86 [ 0, %_ZN9ap_ufixedILi86ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %tz_V, %"cordic_::addsub<0, 0, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region" ]"   --->   Operation 30 'phi' 'tmp_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_Val2_28 = phi i88 [ %y_V, %_ZN9ap_ufixedILi86ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %ty_V, %"cordic_::addsub<0, 0, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region" ]"   --->   Operation 31 'phi' 'p_Val2_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%p_Val2_40 = phi i88 [ 38685626227668133590597632, %_ZN9ap_ufixedILi86ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %tx_V, %"cordic_::addsub<0, 0, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region" ]"   --->   Operation 32 'phi' 'p_Val2_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%ush_1 = phi i7 [ 0, %_ZN9ap_ufixedILi86ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi53ELi1ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ %k, %"cordic_::addsub<0, 0, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region" ]"   --->   Operation 33 'phi' 'ush_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.48ns)   --->   "%icmp_ln167 = icmp eq i7 %ush_1, -40" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:167->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 34 'icmp' 'icmp_ln167' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 88, i64 88, i64 88) nounwind"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.87ns)   --->   "%k = add i7 %ush_1, 1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:167->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 36 'add' 'k' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln167, label %"cordic_circ_v1<88, 1, 0, 0, 88, 3, 86, 1>.exit", label %"cordic_::addsub<0, 0, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<88, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >.region"" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:167->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1253 = zext i7 %ush_1 to i88" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:188->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 38 'zext' 'zext_ln1253' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (4.68ns)   --->   "%r_V_37 = ashr i88 %p_Val2_28, %zext_ln1253" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:188->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 39 'ashr' 'r_V_37' <Predicate = (!icmp_ln167)> <Delay = 4.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (4.68ns)   --->   "%r_V_38 = ashr i88 %p_Val2_40, %zext_ln1253" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:190->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 40 'ashr' 'r_V_38' <Predicate = (!icmp_ln167)> <Delay = 4.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i7 %ush_1 to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 41 'zext' 'zext_ln192' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%cordic_ctab_table_12_1 = getelementptr [128 x i126]* @cordic_ctab_table_12, i64 0, i64 %zext_ln192" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 42 'getelementptr' 'cordic_ctab_table_12_1' <Predicate = (!icmp_ln167)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%p_Val2_48 = load i126* %cordic_ctab_table_12_1, align 16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 43 'load' 'p_Val2_48' <Predicate = (!icmp_ln167)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>
ST_3 : Operation 44 [1/1] (3.01ns)   --->   "%icmp_ln839 = icmp eq i86 %tmp_V_12, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 44 'icmp' 'icmp_ln839' <Predicate = (icmp_ln167)> <Delay = 3.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.81ns)   --->   "br i1 %icmp_ln839, label %_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit, label %._crit_edge.0_ifconv" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 45 'br' <Predicate = (icmp_ln167)> <Delay = 1.81>
ST_3 : Operation 46 [1/1] (4.14ns)   --->   "%tmp_V = sub nsw i86 0, %tmp_V_12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 46 'sub' 'tmp_V' <Predicate = (icmp_ln167 & !icmp_ln839)> <Delay = 4.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.37>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %p_Val2_28, i32 87)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:172->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 47 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:189->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 48 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:127->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:189->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 49 'speclatency' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (4.20ns)   --->   "%sub_ln130 = sub i88 %p_Val2_40, %r_V_37" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:189->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 50 'sub' 'sub_ln130' <Predicate = true> <Delay = 4.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (4.20ns)   --->   "%add_ln130 = add i88 %p_Val2_40, %r_V_37" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:189->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 51 'add' 'add_ln130' <Predicate = true> <Delay = 4.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.05ns)   --->   "%tx_V = select i1 %tmp_63, i88 %sub_ln130, i88 %add_ln130" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:189->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 52 'select' 'tx_V' <Predicate = true> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_1, i32 %rbegin) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:189->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 53 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i88.i32(i88 %p_Val2_28, i32 87)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:191->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 54 'bitselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([131 x i8]* @cordic_KD_KD_addsu) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:191->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 55 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:127->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:191->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 56 'speclatency' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (4.20ns)   --->   "%sub_ln130_1 = sub i88 %p_Val2_28, %r_V_38" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:191->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 57 'sub' 'sub_ln130_1' <Predicate = true> <Delay = 4.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (4.20ns)   --->   "%add_ln130_1 = add i88 %p_Val2_28, %r_V_38" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:191->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 58 'add' 'add_ln130_1' <Predicate = true> <Delay = 4.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.05ns)   --->   "%ty_V = select i1 %tmp_64, i88 %add_ln130_1, i88 %sub_ln130_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:191->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 59 'select' 'ty_V' <Predicate = true> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%rend42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([131 x i8]* @cordic_KD_KD_addsu, i32 %rbegin1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:191->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 60 'specregionend' 'rend42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%p_Val2_48 = load i126* %cordic_ctab_table_12_1, align 16" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 61 'load' 'p_Val2_48' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 126> <Depth = 128> <ROM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln667_1 = call i85 @_ssdm_op_PartSelect.i85.i126.i32.i32(i126 %p_Val2_48, i32 41, i32 125)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 62 'partselect' 'trunc_ln667_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_65 = call i1 @_ssdm_op_BitSelect.i1.i126.i32(i126 %p_Val2_48, i32 40)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 63 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln369 = zext i1 %tmp_65 to i85" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 64 'zext' 'zext_ln369' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (4.12ns)   --->   "%p_Val2_51 = add i85 %trunc_ln667_1, %zext_ln369" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 65 'add' 'p_Val2_51' <Predicate = true> <Delay = 4.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.20>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln369_1 = zext i85 %p_Val2_51 to i86" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:192->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 66 'zext' 'zext_ln369_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @cordic_KD_KD_addsu_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:193->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 67 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 0, [1 x i8]* @p_str51) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:127->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:193->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 68 'speclatency' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (4.14ns)   --->   "%sub_ln130_2 = sub i86 %tmp_V_12, %zext_ln369_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:193->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 69 'sub' 'sub_ln130_2' <Predicate = (tmp_63)> <Delay = 4.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (4.14ns)   --->   "%add_ln130_2 = add i86 %tmp_V_12, %zext_ln369_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:193->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 70 'add' 'add_ln130_2' <Predicate = (!tmp_63)> <Delay = 4.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.05ns)   --->   "%tz_V = select i1 %tmp_63, i86 %sub_ln130_2, i86 %add_ln130_2" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:130->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:193->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 71 'select' 'tz_V' <Predicate = true> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%rend47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @cordic_KD_KD_addsu_2, i32 %rbegin2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:193->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 72 'specregionend' 'rend47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:167->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:620]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 8.36>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%p_Result_39 = call i1 @_ssdm_op_BitSelect.i1.i86.i32(i86 %tmp_V_12, i32 85)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 74 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.05ns)   --->   "%tmp_V_13 = select i1 %p_Result_39, i86 %tmp_V, i86 %tmp_V_12" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 75 'select' 'tmp_V_13' <Predicate = true> <Delay = 1.05> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_PartSelect.i64.i86.i32.i32(i86 %tmp_V_13, i32 22, i32 85)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 76 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (4.06ns)   --->   "%tmp_4 = call i64 @llvm.ctlz.i64(i64 %p_Result_s, i1 true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 77 'ctlz' 'tmp_4' <Predicate = true> <Delay = 4.06> <Core = "CTLZ">   --->   Core 63 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln1028 = trunc i64 %tmp_4 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 78 'trunc' 'trunc_ln1028' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (2.77ns)   --->   "%icmp_ln1029 = icmp eq i64 %p_Result_s, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 79 'icmp' 'icmp_ln1029' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln1035 = trunc i86 %tmp_V_13 to i22" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 80 'trunc' 'trunc_ln1035' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_40 = call i64 @_ssdm_op_BitConcatenate.i64.i22.i42(i22 %trunc_ln1035, i42 -1)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 81 'bitconcatenate' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (4.06ns)   --->   "%tmp = call i64 @llvm.ctlz.i64(i64 %p_Result_40, i1 true) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 82 'ctlz' 'tmp' <Predicate = true> <Delay = 4.06> <Core = "CTLZ">   --->   Core 63 'CTLZ' <Latency = 0> <II = 1> <Delay = 4.06> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln1037 = trunc i64 %tmp to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 83 'trunc' 'trunc_ln1037' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.55ns)   --->   "%NZeros = add nsw i32 %trunc_ln1028, %trunc_ln1037" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 84 'add' 'NZeros' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.69ns)   --->   "%l = select i1 %icmp_ln1029, i32 %NZeros, i32 %trunc_ln1028" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 85 'select' 'l' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln847 = trunc i32 %l to i11" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 86 'trunc' 'trunc_ln847' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 8.55>
ST_7 : Operation 87 [1/1] (2.55ns)   --->   "%sub_ln848 = sub nsw i32 86, %l" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 87 'sub' 'sub_ln848' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln848" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 88 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_67 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 89 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (2.47ns)   --->   "%icmp_ln851 = icmp sgt i31 %tmp_67, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 90 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %sub_ln848 to i7" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 91 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.87ns)   --->   "%sub_ln851 = sub i7 12, %trunc_ln851" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 92 'sub' 'sub_ln851' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln851_1)   --->   "%zext_ln851 = zext i7 %sub_ln851 to i86" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 93 'zext' 'zext_ln851' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln851_1)   --->   "%lshr_ln851 = lshr i86 -1, %zext_ln851" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 94 'lshr' 'lshr_ln851' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln851_1)   --->   "%p_Result_37 = and i86 %tmp_V_13, %lshr_ln851" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 95 'and' 'p_Result_37' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (3.04ns) (out node of the LUT)   --->   "%icmp_ln851_1 = icmp ne i86 %p_Result_37, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 96 'icmp' 'icmp_ln851_1' <Predicate = true> <Delay = 3.04> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln851, %icmp_ln851_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 97 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 98 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln853 = xor i1 %tmp_68, true" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 99 'xor' 'xor_ln853' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i86.i32(i86 %tmp_V_13, i32 %lsb_index)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 100 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln853 = and i1 %p_Result_5, %xor_ln853" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 101 'and' 'and_ln853' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln853 = or i1 %and_ln853, %a" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 102 'or' 'or_ln853' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln853)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 103 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_7 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln858 = icmp sgt i32 %lsb_index, 0" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 104 'icmp' 'icmp_ln858' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 7.23>
ST_8 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln858 = add nsw i32 -54, %sub_ln848" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 105 'add' 'add_ln858' <Predicate = (icmp_ln858)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln858 = zext i32 %add_ln858 to i86" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 106 'zext' 'zext_ln858' <Predicate = (icmp_ln858)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln858 = lshr i86 %tmp_V_13, %zext_ln858" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 107 'lshr' 'lshr_ln858' <Predicate = (icmp_ln858)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (2.55ns)   --->   "%sub_ln858 = sub i32 54, %sub_ln848" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 108 'sub' 'sub_ln858' <Predicate = (!icmp_ln858)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln858_1 = zext i32 %sub_ln858 to i86" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 109 'zext' 'zext_ln858_1' <Predicate = (!icmp_ln858)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln858 = shl i86 %tmp_V_13, %zext_ln858_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 110 'shl' 'shl_ln858' <Predicate = (!icmp_ln858)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln858 = trunc i86 %lshr_ln858 to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 111 'trunc' 'trunc_ln858' <Predicate = (icmp_ln858)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln858_1 = trunc i86 %shl_ln858 to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 112 'trunc' 'trunc_ln858_1' <Predicate = (!icmp_ln858)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln858, i64 %trunc_ln858, i64 %trunc_ln858_1" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 113 'select' 'm' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln865 = zext i32 %or_ln to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 114 'zext' 'zext_ln865' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (4.67ns) (out node of the LUT)   --->   "%m_1 = add i64 %m, %zext_ln865" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 115 'add' 'm_1' <Predicate = true> <Delay = 4.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%m_4 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_1, i32 1, i32 63)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 116 'partselect' 'm_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_1, i32 54)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 117 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>

State 9 <SV = 6> <Delay = 6.26>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%m_5 = zext i63 %m_4 to i64" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 118 'zext' 'm_5' <Predicate = (!icmp_ln849 & !icmp_ln839)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.69ns)   --->   "%select_ln869 = select i1 %tmp_69, i11 1023, i11 1022" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 119 'select' 'select_ln869' <Predicate = (!icmp_ln849 & !icmp_ln839)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln869 = sub i11 1, %trunc_ln847" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 120 'sub' 'sub_ln869' <Predicate = (!icmp_ln849 & !icmp_ln839)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 121 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln869 = add i11 %select_ln869, %sub_ln869" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 121 'add' 'add_ln869' <Predicate = (!icmp_ln849 & !icmp_ln839)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_9 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_39, i11 %add_ln869)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 122 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln849 & !icmp_ln839)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_41 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_5, i12 %tmp_9, i32 52, i32 63)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 123 'partset' 'p_Result_41' <Predicate = (!icmp_ln849 & !icmp_ln839)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln683 = bitcast i64 %p_Result_41 to double" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 124 'bitcast' 'bitcast_ln683' <Predicate = (!icmp_ln849 & !icmp_ln839)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (1.81ns)   --->   "br label %_ZNK13ap_fixed_baseILi86ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcvdEv.exit" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 125 'br' <Predicate = (!icmp_ln849 & !icmp_ln839)> <Delay = 1.81>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%p_071 = phi double [ %bitcast_ln683, %._crit_edge.0_ifconv ], [ %t_in_read, %0 ], [ 0.000000e+00, %"cordic_circ_v1<88, 1, 0, 0, 88, 3, 86, 1>.exit" ]" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:622]   --->   Operation 126 'phi' 'p_071' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "ret double %p_071" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_cordic.h:623]   --->   Operation 127 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cordic_ctab_table_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read              (read             ) [ 0111111111]
p_Val2_s               (bitcast          ) [ 0000000000]
tmp_V_10               (partselect       ) [ 0000000000]
tmp_V_11               (trunc            ) [ 0010000000]
icmp_ln849             (icmp             ) [ 0111111111]
br_ln580               (br               ) [ 0111111111]
zext_ln502             (zext             ) [ 0000000000]
exp                    (add              ) [ 0000000000]
isNeg                  (bitselect        ) [ 0010000000]
sub_ln1311             (sub              ) [ 0000000000]
sext_ln1311            (sext             ) [ 0000000000]
exp_2                  (select           ) [ 0010000000]
X_V                    (bitconcatenate   ) [ 0000000000]
sext_ln1311_1          (sext             ) [ 0000000000]
zext_ln1287            (zext             ) [ 0000000000]
r_V                    (lshr             ) [ 0000000000]
r_V_32                 (shl              ) [ 0000000000]
r_V_36                 (select           ) [ 0000000000]
y_V                    (zext             ) [ 0011110000]
br_ln167               (br               ) [ 0011110000]
tmp_V_12               (phi              ) [ 0001111000]
p_Val2_28              (phi              ) [ 0001100000]
p_Val2_40              (phi              ) [ 0001100000]
ush_1                  (phi              ) [ 0001000000]
icmp_ln167             (icmp             ) [ 0001110000]
empty                  (speclooptripcount) [ 0000000000]
k                      (add              ) [ 0011110000]
br_ln167               (br               ) [ 0000000000]
zext_ln1253            (zext             ) [ 0000000000]
r_V_37                 (ashr             ) [ 0000100000]
r_V_38                 (ashr             ) [ 0000100000]
zext_ln192             (zext             ) [ 0000000000]
cordic_ctab_table_12_1 (getelementptr    ) [ 0000100000]
icmp_ln839             (icmp             ) [ 0001111111]
br_ln622               (br               ) [ 0101111111]
tmp_V                  (sub              ) [ 0000001000]
tmp_63                 (bitselect        ) [ 0000010000]
rbegin                 (specregionbegin  ) [ 0000000000]
speclatency_ln127      (speclatency      ) [ 0000000000]
sub_ln130              (sub              ) [ 0000000000]
add_ln130              (add              ) [ 0000000000]
tx_V                   (select           ) [ 0011010000]
rend                   (specregionend    ) [ 0000000000]
tmp_64                 (bitselect        ) [ 0000000000]
rbegin1                (specregionbegin  ) [ 0000000000]
speclatency_ln127      (speclatency      ) [ 0000000000]
sub_ln130_1            (sub              ) [ 0000000000]
add_ln130_1            (add              ) [ 0000000000]
ty_V                   (select           ) [ 0011010000]
rend42                 (specregionend    ) [ 0000000000]
p_Val2_48              (load             ) [ 0000000000]
trunc_ln667_1          (partselect       ) [ 0000000000]
tmp_65                 (bitselect        ) [ 0000000000]
zext_ln369             (zext             ) [ 0000000000]
p_Val2_51              (add              ) [ 0000010000]
zext_ln369_1           (zext             ) [ 0000000000]
rbegin2                (specregionbegin  ) [ 0000000000]
speclatency_ln127      (speclatency      ) [ 0000000000]
sub_ln130_2            (sub              ) [ 0000000000]
add_ln130_2            (add              ) [ 0000000000]
tz_V                   (select           ) [ 0011110000]
rend47                 (specregionend    ) [ 0000000000]
br_ln167               (br               ) [ 0011110000]
p_Result_39            (bitselect        ) [ 0000000111]
tmp_V_13               (select           ) [ 0000000110]
p_Result_s             (partselect       ) [ 0000000000]
tmp_4                  (ctlz             ) [ 0000000000]
trunc_ln1028           (trunc            ) [ 0000000000]
icmp_ln1029            (icmp             ) [ 0000000000]
trunc_ln1035           (trunc            ) [ 0000000000]
p_Result_40            (bitconcatenate   ) [ 0000000000]
tmp                    (ctlz             ) [ 0000000000]
trunc_ln1037           (trunc            ) [ 0000000000]
NZeros                 (add              ) [ 0000000000]
l                      (select           ) [ 0000000100]
trunc_ln847            (trunc            ) [ 0000000111]
sub_ln848              (sub              ) [ 0000000010]
lsb_index              (add              ) [ 0000000000]
tmp_67                 (partselect       ) [ 0000000000]
icmp_ln851             (icmp             ) [ 0000000000]
trunc_ln851            (trunc            ) [ 0000000000]
sub_ln851              (sub              ) [ 0000000000]
zext_ln851             (zext             ) [ 0000000000]
lshr_ln851             (lshr             ) [ 0000000000]
p_Result_37            (and              ) [ 0000000000]
icmp_ln851_1           (icmp             ) [ 0000000000]
a                      (and              ) [ 0000000000]
tmp_68                 (bitselect        ) [ 0000000000]
xor_ln853              (xor              ) [ 0000000000]
p_Result_5             (bitselect        ) [ 0000000000]
and_ln853              (and              ) [ 0000000000]
or_ln853               (or               ) [ 0000000000]
or_ln                  (bitconcatenate   ) [ 0000000010]
icmp_ln858             (icmp             ) [ 0000000010]
add_ln858              (add              ) [ 0000000000]
zext_ln858             (zext             ) [ 0000000000]
lshr_ln858             (lshr             ) [ 0000000000]
sub_ln858              (sub              ) [ 0000000000]
zext_ln858_1           (zext             ) [ 0000000000]
shl_ln858              (shl              ) [ 0000000000]
trunc_ln858            (trunc            ) [ 0000000000]
trunc_ln858_1          (trunc            ) [ 0000000000]
m                      (select           ) [ 0000000000]
zext_ln865             (zext             ) [ 0000000000]
m_1                    (add              ) [ 0000000000]
m_4                    (partselect       ) [ 0000000001]
tmp_69                 (bitselect        ) [ 0000000001]
m_5                    (zext             ) [ 0000000000]
select_ln869           (select           ) [ 0000000000]
sub_ln869              (sub              ) [ 0000000000]
add_ln869              (add              ) [ 0000000000]
tmp_9                  (bitconcatenate   ) [ 0000000000]
p_Result_41            (partset          ) [ 0000000000]
bitcast_ln683          (bitcast          ) [ 0000000000]
br_ln622               (br               ) [ 0000000000]
p_071                  (phi              ) [ 0000000001]
ret_ln623              (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cordic_ctab_table_12">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_ctab_table_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.double"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i86.i1.i52.i33"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i88.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_KD_KD_addsu_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str51"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_KD_KD_addsu"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i85.i126.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i126.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_KD_KD_addsu_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i86.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i22.i42"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="t_in_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="cordic_ctab_table_12_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="126" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cordic_ctab_table_12_1/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="126" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="126" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_48/3 "/>
</bind>
</comp>

<comp id="147" class="1005" name="tmp_V_12_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="86" slack="1"/>
<pin id="149" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_12 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_V_12_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="86" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_12/3 "/>
</bind>
</comp>

<comp id="159" class="1005" name="p_Val2_28_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="88" slack="1"/>
<pin id="161" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_28 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Val2_28_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="86" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="88" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_28/3 "/>
</bind>
</comp>

<comp id="169" class="1005" name="p_Val2_40_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="88" slack="1"/>
<pin id="171" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_40 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Val2_40_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="87" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="88" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_40/3 "/>
</bind>
</comp>

<comp id="181" class="1005" name="ush_1_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="1"/>
<pin id="183" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ush_1 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="ush_1_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ush_1/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="p_071_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="4"/>
<pin id="194" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="p_071 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_071_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="64" slack="6"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="4" bw="64" slack="4"/>
<pin id="202" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="6" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_071/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_Val2_s_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_V_10_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="11" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="0" index="2" bw="7" slack="0"/>
<pin id="213" dir="0" index="3" bw="7" slack="0"/>
<pin id="214" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_10/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_V_11_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V_11/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln849_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="0"/>
<pin id="225" dir="0" index="1" bw="11" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln849/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln502_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln502/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="exp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="11" slack="0"/>
<pin id="236" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="isNeg_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="12" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sub_ln1311_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="11" slack="0"/>
<pin id="249" dir="0" index="1" bw="11" slack="0"/>
<pin id="250" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1311/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln1311_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="exp_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="12" slack="0"/>
<pin id="260" dir="0" index="2" bw="12" slack="0"/>
<pin id="261" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exp_2/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="X_V_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="86" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="52" slack="1"/>
<pin id="269" dir="0" index="3" bw="1" slack="0"/>
<pin id="270" dir="1" index="4" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="X_V/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="sext_ln1311_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1311_1/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln1287_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="12" slack="0"/>
<pin id="279" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1287/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="r_V_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="86" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="r_V_32_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="86" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_32/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="r_V_36_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="1"/>
<pin id="295" dir="0" index="1" bw="86" slack="0"/>
<pin id="296" dir="0" index="2" bw="86" slack="0"/>
<pin id="297" dir="1" index="3" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_36/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="y_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="86" slack="0"/>
<pin id="302" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_V/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln167_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="7" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln167/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="k_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_ln1253_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="7" slack="0"/>
<pin id="318" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1253/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="r_V_37_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="88" slack="0"/>
<pin id="322" dir="0" index="1" bw="7" slack="0"/>
<pin id="323" dir="1" index="2" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_37/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="r_V_38_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="88" slack="0"/>
<pin id="328" dir="0" index="1" bw="7" slack="0"/>
<pin id="329" dir="1" index="2" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_38/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="zext_ln192_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln839_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="86" slack="0"/>
<pin id="339" dir="0" index="1" bw="86" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln839/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_V_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="86" slack="0"/>
<pin id="346" dir="1" index="2" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_63_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="88" slack="1"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="sub_ln130_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="88" slack="1"/>
<pin id="359" dir="0" index="1" bw="88" slack="1"/>
<pin id="360" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln130/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln130_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="88" slack="1"/>
<pin id="364" dir="0" index="1" bw="88" slack="1"/>
<pin id="365" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tx_V_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="88" slack="0"/>
<pin id="370" dir="0" index="2" bw="88" slack="0"/>
<pin id="371" dir="1" index="3" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tx_V/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_64_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="88" slack="1"/>
<pin id="378" dir="0" index="2" bw="8" slack="0"/>
<pin id="379" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_64/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sub_ln130_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="88" slack="1"/>
<pin id="385" dir="0" index="1" bw="88" slack="1"/>
<pin id="386" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln130_1/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln130_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="88" slack="1"/>
<pin id="390" dir="0" index="1" bw="88" slack="1"/>
<pin id="391" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_1/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="ty_V_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="88" slack="0"/>
<pin id="396" dir="0" index="2" bw="88" slack="0"/>
<pin id="397" dir="1" index="3" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ty_V/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="trunc_ln667_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="85" slack="0"/>
<pin id="403" dir="0" index="1" bw="126" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="0" index="3" bw="8" slack="0"/>
<pin id="406" dir="1" index="4" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln667_1/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_65_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="126" slack="0"/>
<pin id="414" dir="0" index="2" bw="7" slack="0"/>
<pin id="415" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_65/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln369_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln369/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Val2_51_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="85" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="85" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_51/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln369_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="85" slack="1"/>
<pin id="431" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln369_1/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sub_ln130_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="86" slack="2"/>
<pin id="434" dir="0" index="1" bw="85" slack="0"/>
<pin id="435" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln130_2/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln130_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="86" slack="2"/>
<pin id="440" dir="0" index="1" bw="85" slack="0"/>
<pin id="441" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_2/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tz_V_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="1"/>
<pin id="446" dir="0" index="1" bw="86" slack="0"/>
<pin id="447" dir="0" index="2" bw="86" slack="0"/>
<pin id="448" dir="1" index="3" bw="86" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tz_V/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_Result_39_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="86" slack="1"/>
<pin id="454" dir="0" index="2" bw="8" slack="0"/>
<pin id="455" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_39/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_V_13_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="86" slack="1"/>
<pin id="462" dir="0" index="2" bw="86" slack="1"/>
<pin id="463" dir="1" index="3" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_13/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Result_s_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="0"/>
<pin id="468" dir="0" index="1" bw="86" slack="0"/>
<pin id="469" dir="0" index="2" bw="6" slack="0"/>
<pin id="470" dir="0" index="3" bw="8" slack="0"/>
<pin id="471" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_4_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="64" slack="0"/>
<pin id="478" dir="0" index="1" bw="64" slack="0"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="trunc_ln1028_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1028/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="icmp_ln1029_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="64" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1029/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="trunc_ln1035_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="86" slack="0"/>
<pin id="496" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1035/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Result_40_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="0"/>
<pin id="500" dir="0" index="1" bw="22" slack="0"/>
<pin id="501" dir="0" index="2" bw="1" slack="0"/>
<pin id="502" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_40/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="trunc_ln1037_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="0"/>
<pin id="516" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1037/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="NZeros_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="NZeros/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="l_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="0" index="2" bw="32" slack="0"/>
<pin id="528" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln847_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln847/6 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sub_ln848_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="1"/>
<pin id="539" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln848/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="lsb_index_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="7" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/7 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_67_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="31" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="0" index="3" bw="6" slack="0"/>
<pin id="552" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_67/7 "/>
</bind>
</comp>

<comp id="557" class="1004" name="icmp_ln851_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="31" slack="0"/>
<pin id="559" dir="0" index="1" bw="31" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="trunc_ln851_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln851/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sub_ln851_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="0" index="1" bw="7" slack="0"/>
<pin id="570" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln851/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln851_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="7" slack="0"/>
<pin id="575" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln851/7 "/>
</bind>
</comp>

<comp id="577" class="1004" name="lshr_ln851_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="7" slack="0"/>
<pin id="580" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln851/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="p_Result_37_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="86" slack="1"/>
<pin id="585" dir="0" index="1" bw="86" slack="0"/>
<pin id="586" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_37/7 "/>
</bind>
</comp>

<comp id="588" class="1004" name="icmp_ln851_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="86" slack="0"/>
<pin id="590" dir="0" index="1" bw="86" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln851_1/7 "/>
</bind>
</comp>

<comp id="594" class="1004" name="a_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/7 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_68_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="0" index="2" bw="6" slack="0"/>
<pin id="604" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_68/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="xor_ln853_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln853/7 "/>
</bind>
</comp>

<comp id="614" class="1004" name="p_Result_5_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="0"/>
<pin id="616" dir="0" index="1" bw="86" slack="1"/>
<pin id="617" dir="0" index="2" bw="32" slack="0"/>
<pin id="618" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_5/7 "/>
</bind>
</comp>

<comp id="621" class="1004" name="and_ln853_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln853/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="or_ln853_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln853/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="or_ln_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln858_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln858/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="add_ln858_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="7" slack="0"/>
<pin id="649" dir="0" index="1" bw="32" slack="1"/>
<pin id="650" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln858/8 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln858_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="0"/>
<pin id="654" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln858/8 "/>
</bind>
</comp>

<comp id="656" class="1004" name="lshr_ln858_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="86" slack="2"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln858/8 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sub_ln858_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="1"/>
<pin id="664" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln858/8 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln858_1_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln858_1/8 "/>
</bind>
</comp>

<comp id="670" class="1004" name="shl_ln858_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="86" slack="2"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln858/8 "/>
</bind>
</comp>

<comp id="675" class="1004" name="trunc_ln858_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="86" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln858/8 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln858_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="86" slack="0"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln858_1/8 "/>
</bind>
</comp>

<comp id="683" class="1004" name="m_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="1"/>
<pin id="685" dir="0" index="1" bw="64" slack="0"/>
<pin id="686" dir="0" index="2" bw="64" slack="0"/>
<pin id="687" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/8 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln865_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln865/8 "/>
</bind>
</comp>

<comp id="693" class="1004" name="m_1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/8 "/>
</bind>
</comp>

<comp id="699" class="1004" name="m_4_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="63" slack="0"/>
<pin id="701" dir="0" index="1" bw="64" slack="0"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="0" index="3" bw="7" slack="0"/>
<pin id="704" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/8 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_69_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="64" slack="0"/>
<pin id="712" dir="0" index="2" bw="7" slack="0"/>
<pin id="713" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_69/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="m_5_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="63" slack="1"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_5/9 "/>
</bind>
</comp>

<comp id="720" class="1004" name="select_ln869_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="1"/>
<pin id="722" dir="0" index="1" bw="11" slack="0"/>
<pin id="723" dir="0" index="2" bw="11" slack="0"/>
<pin id="724" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln869/9 "/>
</bind>
</comp>

<comp id="727" class="1004" name="sub_ln869_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="11" slack="3"/>
<pin id="730" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln869/9 "/>
</bind>
</comp>

<comp id="732" class="1004" name="add_ln869_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="11" slack="0"/>
<pin id="734" dir="0" index="1" bw="11" slack="0"/>
<pin id="735" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln869/9 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_9_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="12" slack="0"/>
<pin id="740" dir="0" index="1" bw="1" slack="3"/>
<pin id="741" dir="0" index="2" bw="11" slack="0"/>
<pin id="742" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/9 "/>
</bind>
</comp>

<comp id="745" class="1004" name="p_Result_41_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="64" slack="0"/>
<pin id="747" dir="0" index="1" bw="63" slack="0"/>
<pin id="748" dir="0" index="2" bw="12" slack="0"/>
<pin id="749" dir="0" index="3" bw="7" slack="0"/>
<pin id="750" dir="0" index="4" bw="7" slack="0"/>
<pin id="751" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_41/9 "/>
</bind>
</comp>

<comp id="757" class="1004" name="bitcast_ln683_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="64" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln683/9 "/>
</bind>
</comp>

<comp id="762" class="1005" name="t_in_read_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="64" slack="6"/>
<pin id="764" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="t_in_read "/>
</bind>
</comp>

<comp id="767" class="1005" name="tmp_V_11_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="52" slack="1"/>
<pin id="769" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_11 "/>
</bind>
</comp>

<comp id="772" class="1005" name="icmp_ln849_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="6"/>
<pin id="774" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln849 "/>
</bind>
</comp>

<comp id="776" class="1005" name="isNeg_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="1" slack="1"/>
<pin id="778" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="781" class="1005" name="exp_2_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="12" slack="1"/>
<pin id="783" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_2 "/>
</bind>
</comp>

<comp id="786" class="1005" name="y_V_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="88" slack="1"/>
<pin id="788" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="y_V "/>
</bind>
</comp>

<comp id="794" class="1005" name="k_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="7" slack="0"/>
<pin id="796" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="799" class="1005" name="r_V_37_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="88" slack="1"/>
<pin id="801" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="r_V_37 "/>
</bind>
</comp>

<comp id="805" class="1005" name="r_V_38_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="88" slack="1"/>
<pin id="807" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="r_V_38 "/>
</bind>
</comp>

<comp id="811" class="1005" name="cordic_ctab_table_12_1_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="7" slack="1"/>
<pin id="813" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="cordic_ctab_table_12_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="icmp_ln839_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="4"/>
<pin id="818" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln839 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_V_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="86" slack="1"/>
<pin id="822" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_63_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_63 "/>
</bind>
</comp>

<comp id="830" class="1005" name="tx_V_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="88" slack="1"/>
<pin id="832" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="tx_V "/>
</bind>
</comp>

<comp id="835" class="1005" name="ty_V_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="88" slack="1"/>
<pin id="837" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="ty_V "/>
</bind>
</comp>

<comp id="840" class="1005" name="p_Val2_51_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="85" slack="1"/>
<pin id="842" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_51 "/>
</bind>
</comp>

<comp id="845" class="1005" name="tz_V_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="86" slack="1"/>
<pin id="847" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tz_V "/>
</bind>
</comp>

<comp id="850" class="1005" name="p_Result_39_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="3"/>
<pin id="852" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="p_Result_39 "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_V_13_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="86" slack="1"/>
<pin id="857" dir="1" index="1" bw="86" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_13 "/>
</bind>
</comp>

<comp id="863" class="1005" name="l_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="1"/>
<pin id="865" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="868" class="1005" name="trunc_ln847_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="11" slack="3"/>
<pin id="870" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln847 "/>
</bind>
</comp>

<comp id="873" class="1005" name="sub_ln848_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln848 "/>
</bind>
</comp>

<comp id="879" class="1005" name="or_ln_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="884" class="1005" name="icmp_ln858_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln858 "/>
</bind>
</comp>

<comp id="889" class="1005" name="m_4_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="63" slack="1"/>
<pin id="891" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="894" class="1005" name="tmp_69_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="151" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="168"><net_src comp="162" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="126" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="192" pin="1"/><net_sink comp="196" pin=4"/></net>

<net id="208"><net_src comp="128" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="222"><net_src comp="205" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="209" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="12" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="209" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="14" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="233" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="18" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="209" pin="4"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="239" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="233" pin="2"/><net_sink comp="257" pin=2"/></net>

<net id="271"><net_src comp="22" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="24" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="265" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="265" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="277" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="281" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="299"><net_src comp="287" pin="2"/><net_sink comp="293" pin=2"/></net>

<net id="303"><net_src comp="293" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="185" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="185" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="185" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="162" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="173" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="316" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="185" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="341"><net_src comp="151" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="28" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="28" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="151" pin="4"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="159" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="169" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="169" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="372"><net_src comp="349" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="357" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="362" pin="2"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="44" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="159" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="46" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="159" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="159" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="375" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="388" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="383" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="407"><net_src comp="62" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="141" pin="3"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="64" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="66" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="416"><net_src comp="68" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="141" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="70" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="401" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="436"><net_src comp="147" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="429" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="147" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="429" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="432" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="438" pin="2"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="74" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="147" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="76" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="464"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="147" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="472"><net_src comp="78" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="459" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="80" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="76" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="481"><net_src comp="82" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="466" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="24" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="487"><net_src comp="476" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="466" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="42" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="497"><net_src comp="459" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="84" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="86" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="511"><net_src comp="82" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="498" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="24" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="484" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="488" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="484" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="88" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="90" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="536" pin="2"/><net_sink comp="541" pin=1"/></net>

<net id="553"><net_src comp="92" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="94" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="96" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="561"><net_src comp="547" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="98" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="536" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="100" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="576"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="102" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="573" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="577" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="28" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="557" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="588" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="605"><net_src comp="104" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="541" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="96" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="612"><net_src comp="600" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="24" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="74" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="541" pin="2"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="614" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="608" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="621" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="594" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="638"><net_src comp="106" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="98" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="627" pin="2"/><net_sink comp="633" pin=2"/></net>

<net id="645"><net_src comp="541" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="54" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="108" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="110" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="661" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="678"><net_src comp="656" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="670" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="675" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="689"><net_src comp="679" pin="1"/><net_sink comp="683" pin=2"/></net>

<net id="697"><net_src comp="683" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="690" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="705"><net_src comp="112" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="707"><net_src comp="94" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="708"><net_src comp="114" pin="0"/><net_sink comp="699" pin=3"/></net>

<net id="714"><net_src comp="116" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="693" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="110" pin="0"/><net_sink comp="709" pin=2"/></net>

<net id="725"><net_src comp="20" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="726"><net_src comp="118" pin="0"/><net_sink comp="720" pin=2"/></net>

<net id="731"><net_src comp="120" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="720" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="727" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="122" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="732" pin="2"/><net_sink comp="738" pin=2"/></net>

<net id="752"><net_src comp="124" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="753"><net_src comp="717" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="738" pin="3"/><net_sink comp="745" pin=2"/></net>

<net id="755"><net_src comp="8" pin="0"/><net_sink comp="745" pin=3"/></net>

<net id="756"><net_src comp="114" pin="0"/><net_sink comp="745" pin=4"/></net>

<net id="760"><net_src comp="745" pin="5"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="765"><net_src comp="128" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="770"><net_src comp="219" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="775"><net_src comp="223" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="239" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="784"><net_src comp="257" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="789"><net_src comp="300" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="797"><net_src comp="310" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="802"><net_src comp="320" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="804"><net_src comp="799" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="808"><net_src comp="326" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="814"><net_src comp="134" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="819"><net_src comp="337" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="343" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="828"><net_src comp="349" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="833"><net_src comp="367" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="838"><net_src comp="393" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="843"><net_src comp="423" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="848"><net_src comp="444" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="853"><net_src comp="451" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="858"><net_src comp="459" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="862"><net_src comp="855" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="866"><net_src comp="524" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="871"><net_src comp="532" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="876"><net_src comp="536" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="878"><net_src comp="873" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="882"><net_src comp="633" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="887"><net_src comp="641" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="892"><net_src comp="699" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="897"><net_src comp="709" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="720" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cordic_ctab_table_12 | {}
 - Input state : 
	Port: atan_generic<double> : t_in | {1 }
	Port: atan_generic<double> : cordic_ctab_table_12 | {3 4 }
  - Chain level:
	State 1
		tmp_V_10 : 1
		tmp_V_11 : 1
		icmp_ln849 : 2
		br_ln580 : 3
		zext_ln502 : 2
		exp : 3
		isNeg : 4
		sub_ln1311 : 2
		sext_ln1311 : 3
		exp_2 : 5
	State 2
		zext_ln1287 : 1
		r_V : 2
		r_V_32 : 2
		r_V_36 : 3
		y_V : 4
	State 3
		icmp_ln167 : 1
		k : 1
		br_ln167 : 2
		zext_ln1253 : 1
		r_V_37 : 2
		r_V_38 : 2
		zext_ln192 : 1
		cordic_ctab_table_12_1 : 2
		p_Val2_48 : 3
		icmp_ln839 : 1
		br_ln622 : 2
		tmp_V : 1
	State 4
		tx_V : 1
		rend : 1
		ty_V : 1
		rend42 : 1
		trunc_ln667_1 : 1
		tmp_65 : 1
		zext_ln369 : 2
		p_Val2_51 : 3
	State 5
		sub_ln130_2 : 1
		add_ln130_2 : 1
		tz_V : 2
		rend47 : 1
	State 6
		tmp_V_13 : 1
		p_Result_s : 2
		tmp_4 : 3
		trunc_ln1028 : 4
		icmp_ln1029 : 3
		trunc_ln1035 : 2
		p_Result_40 : 3
		tmp : 4
		trunc_ln1037 : 5
		NZeros : 6
		l : 7
		trunc_ln847 : 8
	State 7
		lsb_index : 1
		tmp_67 : 2
		icmp_ln851 : 3
		trunc_ln851 : 1
		sub_ln851 : 2
		zext_ln851 : 3
		lshr_ln851 : 4
		p_Result_37 : 5
		icmp_ln851_1 : 5
		a : 6
		tmp_68 : 2
		xor_ln853 : 3
		p_Result_5 : 2
		and_ln853 : 3
		or_ln853 : 6
		or_ln : 6
		icmp_ln858 : 2
	State 8
		zext_ln858 : 1
		lshr_ln858 : 2
		zext_ln858_1 : 1
		shl_ln858 : 2
		trunc_ln858 : 3
		trunc_ln858_1 : 3
		m : 4
		m_1 : 5
		m_4 : 6
		tmp_69 : 6
	State 9
		add_ln869 : 1
		tmp_9 : 2
		p_Result_41 : 3
		bitcast_ln683 : 4
		p_071 : 5
		ret_ln623 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |       exp_fu_233      |    0    |    13   |
|          |        k_fu_310       |    0    |    15   |
|          |    add_ln130_fu_362   |    0    |    95   |
|          |   add_ln130_1_fu_388  |    0    |    95   |
|          |    p_Val2_51_fu_423   |    0    |    92   |
|    add   |   add_ln130_2_fu_438  |    0    |    93   |
|          |     NZeros_fu_518     |    0    |    39   |
|          |    lsb_index_fu_541   |    0    |    39   |
|          |    add_ln858_fu_647   |    0    |    39   |
|          |       m_1_fu_693      |    0    |    71   |
|          |    add_ln869_fu_732   |    0    |    11   |
|----------|-----------------------|---------|---------|
|          |       r_V_fu_281      |    0    |   271   |
|   lshr   |   lshr_ln851_fu_577   |    0    |    17   |
|          |   lshr_ln858_fu_656   |    0    |   271   |
|----------|-----------------------|---------|---------|
|   ashr   |     r_V_37_fu_320     |    0    |   279   |
|          |     r_V_38_fu_326     |    0    |   279   |
|----------|-----------------------|---------|---------|
|          |      exp_2_fu_257     |    0    |    12   |
|          |     r_V_36_fu_293     |    0    |    86   |
|          |      tx_V_fu_367      |    0    |    88   |
|          |      ty_V_fu_393      |    0    |    88   |
|  select  |      tz_V_fu_444      |    0    |    86   |
|          |    tmp_V_13_fu_459    |    0    |    86   |
|          |        l_fu_524       |    0    |    32   |
|          |        m_fu_683       |    0    |    64   |
|          |  select_ln869_fu_720  |    0    |    11   |
|----------|-----------------------|---------|---------|
|    shl   |     r_V_32_fu_287     |    0    |   271   |
|          |    shl_ln858_fu_670   |    0    |   271   |
|----------|-----------------------|---------|---------|
|          |   sub_ln1311_fu_247   |    0    |    13   |
|          |      tmp_V_fu_343     |    0    |    93   |
|          |    sub_ln130_fu_357   |    0    |    95   |
|          |   sub_ln130_1_fu_383  |    0    |    95   |
|    sub   |   sub_ln130_2_fu_432  |    0    |    93   |
|          |    sub_ln848_fu_536   |    0    |    39   |
|          |    sub_ln851_fu_567   |    0    |    15   |
|          |    sub_ln858_fu_661   |    0    |    39   |
|          |    sub_ln869_fu_727   |    0    |    11   |
|----------|-----------------------|---------|---------|
|   ctlz   |      tmp_4_fu_476     |    73   |    71   |
|          |       tmp_fu_506      |    73   |    71   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln849_fu_223   |    0    |    13   |
|          |   icmp_ln167_fu_304   |    0    |    11   |
|          |   icmp_ln839_fu_337   |    0    |    50   |
|   icmp   |   icmp_ln1029_fu_488  |    0    |    29   |
|          |   icmp_ln851_fu_557   |    0    |    18   |
|          |  icmp_ln851_1_fu_588  |    0    |    50   |
|          |   icmp_ln858_fu_641   |    0    |    18   |
|----------|-----------------------|---------|---------|
|          |   p_Result_37_fu_583  |    0    |    86   |
|    and   |        a_fu_594       |    0    |    2    |
|          |    and_ln853_fu_621   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln853_fu_608   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |    or_ln853_fu_627    |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   | t_in_read_read_fu_128 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    tmp_V_10_fu_209    |    0    |    0    |
|          |  trunc_ln667_1_fu_401 |    0    |    0    |
|partselect|   p_Result_s_fu_466   |    0    |    0    |
|          |     tmp_67_fu_547     |    0    |    0    |
|          |       m_4_fu_699      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    tmp_V_11_fu_219    |    0    |    0    |
|          |  trunc_ln1028_fu_484  |    0    |    0    |
|          |  trunc_ln1035_fu_494  |    0    |    0    |
|   trunc  |  trunc_ln1037_fu_514  |    0    |    0    |
|          |   trunc_ln847_fu_532  |    0    |    0    |
|          |   trunc_ln851_fu_563  |    0    |    0    |
|          |   trunc_ln858_fu_675  |    0    |    0    |
|          |  trunc_ln858_1_fu_679 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln502_fu_229   |    0    |    0    |
|          |   zext_ln1287_fu_277  |    0    |    0    |
|          |       y_V_fu_300      |    0    |    0    |
|          |   zext_ln1253_fu_316  |    0    |    0    |
|          |   zext_ln192_fu_332   |    0    |    0    |
|   zext   |   zext_ln369_fu_419   |    0    |    0    |
|          |  zext_ln369_1_fu_429  |    0    |    0    |
|          |   zext_ln851_fu_573   |    0    |    0    |
|          |   zext_ln858_fu_652   |    0    |    0    |
|          |  zext_ln858_1_fu_666  |    0    |    0    |
|          |   zext_ln865_fu_690   |    0    |    0    |
|          |       m_5_fu_717      |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |      isNeg_fu_239     |    0    |    0    |
|          |     tmp_63_fu_349     |    0    |    0    |
|          |     tmp_64_fu_375     |    0    |    0    |
| bitselect|     tmp_65_fu_411     |    0    |    0    |
|          |   p_Result_39_fu_451  |    0    |    0    |
|          |     tmp_68_fu_600     |    0    |    0    |
|          |   p_Result_5_fu_614   |    0    |    0    |
|          |     tmp_69_fu_709     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln1311_fu_253  |    0    |    0    |
|          |  sext_ln1311_1_fu_274 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       X_V_fu_265      |    0    |    0    |
|bitconcatenate|   p_Result_40_fu_498  |    0    |    0    |
|          |      or_ln_fu_633     |    0    |    0    |
|          |      tmp_9_fu_738     |    0    |    0    |
|----------|-----------------------|---------|---------|
|  partset |   p_Result_41_fu_745  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |   146   |   3732  |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|cordic_ctab_table_12_1_reg_811|    7   |
|         exp_2_reg_781        |   12   |
|      icmp_ln839_reg_816      |    1   |
|      icmp_ln849_reg_772      |    1   |
|      icmp_ln858_reg_884      |    1   |
|         isNeg_reg_776        |    1   |
|           k_reg_794          |    7   |
|           l_reg_863          |   32   |
|          m_4_reg_889         |   63   |
|         or_ln_reg_879        |   32   |
|         p_071_reg_192        |   64   |
|      p_Result_39_reg_850     |    1   |
|       p_Val2_28_reg_159      |   88   |
|       p_Val2_40_reg_169      |   88   |
|       p_Val2_51_reg_840      |   85   |
|        r_V_37_reg_799        |   88   |
|        r_V_38_reg_805        |   88   |
|       sub_ln848_reg_873      |   32   |
|       t_in_read_reg_762      |   64   |
|        tmp_63_reg_825        |    1   |
|        tmp_69_reg_894        |    1   |
|       tmp_V_11_reg_767       |   52   |
|       tmp_V_12_reg_147       |   86   |
|       tmp_V_13_reg_855       |   86   |
|         tmp_V_reg_820        |   86   |
|      trunc_ln847_reg_868     |   11   |
|         tx_V_reg_830         |   88   |
|         ty_V_reg_835         |   88   |
|         tz_V_reg_845         |   86   |
|         ush_1_reg_181        |    7   |
|          y_V_reg_786         |   88   |
+------------------------------+--------+
|             Total            |  1435  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_141 |  p0  |   2  |   7  |   14   ||    9    |
|  tmp_V_12_reg_147 |  p0  |   2  |  86  |   172  ||    9    |
| p_Val2_40_reg_169 |  p0  |   2  |  88  |   176  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   362  ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   146  |  3732  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |  1435  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |  1581  |  3759  |
+-----------+--------+--------+--------+
