{"Source Block": ["hdl/library/axi_dmac/axi_dmac.v@353:363@HdlStmAssign", "assign m_src_axi_wdata = 'd0;\nassign m_src_axi_wstrb = 'd0;\nassign m_src_axi_wlast = 'd0;\nassign m_src_axi_awid = 'h0;\nassign m_src_axi_awlock = 'h0;\nassign m_src_axi_wid = 'h0;\nassign m_src_axi_arid = 'h0;\nassign m_src_axi_arlock = 'h0;\n\nwire up_req_eot;\nwire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac.v@352:362", "assign m_src_axi_awprot = 'd0;\nassign m_src_axi_wdata = 'd0;\nassign m_src_axi_wstrb = 'd0;\nassign m_src_axi_wlast = 'd0;\nassign m_src_axi_awid = 'h0;\nassign m_src_axi_awlock = 'h0;\nassign m_src_axi_wid = 'h0;\nassign m_src_axi_arid = 'h0;\nassign m_src_axi_arlock = 'h0;\n\nwire up_req_eot;\n"], ["hdl/library/axi_dmac/axi_dmac.v@355:365", "assign m_src_axi_wlast = 'd0;\nassign m_src_axi_awid = 'h0;\nassign m_src_axi_awlock = 'h0;\nassign m_src_axi_wid = 'h0;\nassign m_src_axi_arid = 'h0;\nassign m_src_axi_arlock = 'h0;\n\nwire up_req_eot;\nwire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;\nwire up_response_partial;\nwire up_response_valid;\n"], ["hdl/library/axi_dmac/axi_dmac.v@354:364", "assign m_src_axi_wstrb = 'd0;\nassign m_src_axi_wlast = 'd0;\nassign m_src_axi_awid = 'h0;\nassign m_src_axi_awlock = 'h0;\nassign m_src_axi_wid = 'h0;\nassign m_src_axi_arid = 'h0;\nassign m_src_axi_arlock = 'h0;\n\nwire up_req_eot;\nwire [BYTES_PER_BURST_WIDTH-1:0] up_req_measured_burst_length;\nwire up_response_partial;\n"]], "Diff Content": {"Delete": [[358, "assign m_src_axi_wid = 'h0;\n"]], "Add": []}}