/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 248 208)
	(text "data_path" (rect 5 0 66 15)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 175 29 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "enable" (rect 0 0 43 15)(font "Intel Clear" (font_size 8)))
		(text "enable" (rect 21 27 64 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "ramout[15..0]" (rect 0 0 83 15)(font "Intel Clear" (font_size 8)))
		(text "ramout[15..0]" (rect 21 43 104 58)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "CLK" (rect 0 0 23 15)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 59 44 74)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "IR[15..0]" (rect 0 0 51 15)(font "Intel Clear" (font_size 8)))
		(text "IR[15..0]" (rect 21 75 72 90)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "EXEC1" (rect 0 0 37 15)(font "Intel Clear" (font_size 8)))
		(text "EXEC1" (rect 21 91 58 106)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 232 32)
		(output)
		(text "MI" (rect 0 0 14 15)(font "Intel Clear" (font_size 8)))
		(text "MI" (rect 197 27 211 42)(font "Intel Clear" (font_size 8)))
		(line (pt 232 32)(pt 216 32))
	)
	(port
		(pt 232 48)
		(output)
		(text "EQ" (rect 0 0 17 15)(font "Intel Clear" (font_size 8)))
		(text "EQ" (rect 194 43 211 58)(font "Intel Clear" (font_size 8)))
		(line (pt 232 48)(pt 216 48))
	)
	(port
		(pt 232 64)
		(output)
		(text "skipff" (rect 0 0 34 15)(font "Intel Clear" (font_size 8)))
		(text "skipff" (rect 177 59 211 74)(font "Intel Clear" (font_size 8)))
		(line (pt 232 64)(pt 216 64))
	)
	(port
		(pt 232 80)
		(output)
		(text "ACC_out[15..0]" (rect 0 0 92 15)(font "Intel Clear" (font_size 8)))
		(text "ACC_out[15..0]" (rect 119 75 211 90)(font "Intel Clear" (font_size 8)))
		(line (pt 232 80)(pt 216 80)(line_width 3))
	)
	(port
		(pt 232 96)
		(output)
		(text "testr1q[15..0]" (rect 0 0 84 15)(font "Intel Clear" (font_size 8)))
		(text "testr1q[15..0]" (rect 127 91 211 106)(font "Intel Clear" (font_size 8)))
		(line (pt 232 96)(pt 216 96)(line_width 3))
	)
	(port
		(pt 232 112)
		(output)
		(text "carryff" (rect 0 0 37 15)(font "Intel Clear" (font_size 8)))
		(text "carryff" (rect 174 107 211 122)(font "Intel Clear" (font_size 8)))
		(line (pt 232 112)(pt 216 112))
	)
	(port
		(pt 232 128)
		(output)
		(text "testr2q[15..0]" (rect 0 0 84 15)(font "Intel Clear" (font_size 8)))
		(text "testr2q[15..0]" (rect 127 123 211 138)(font "Intel Clear" (font_size 8)))
		(line (pt 232 128)(pt 216 128)(line_width 3))
	)
	(port
		(pt 232 144)
		(output)
		(text "testr3q[15..0]" (rect 0 0 84 15)(font "Intel Clear" (font_size 8)))
		(text "testr3q[15..0]" (rect 127 139 211 154)(font "Intel Clear" (font_size 8)))
		(line (pt 232 144)(pt 216 144)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 216 176))
	)
)
