<dec f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='84' type='static llvm::AllocationOrder llvm::AllocationOrder::create(unsigned int VirtReg, const llvm::VirtRegMap &amp; VRM, const llvm::RegisterClassInfo &amp; RegClassInfo, const llvm::LiveRegMatrix * Matrix)'/>
<def f='llvm/llvm/lib/CodeGen/AllocationOrder.cpp' l='29' ll='53' type='static llvm::AllocationOrder llvm::AllocationOrder::create(unsigned int VirtReg, const llvm::VirtRegMap &amp; VRM, const llvm::RegisterClassInfo &amp; RegClassInfo, const llvm::LiveRegMatrix * Matrix)'/>
<doc f='llvm/llvm/lib/CodeGen/AllocationOrder.cpp' l='28'>// Compare VirtRegMap::getRegAllocPref().</doc>
<doc f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='80'>/// Create a new AllocationOrder for VirtReg.
  /// @param VirtReg      Virtual register to allocate for.
  /// @param VRM          Virtual register map for function.
  /// @param RegClassInfo Information about reserved and allocatable registers.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='268' u='c' c='_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='818' u='c' c='_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalENS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3030' u='c' c='_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSetIS5_Lj16ESt4lessIS5_EEEj'/>
