<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2022.04.08.14:10:32"
 outputDirectory="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="MPSoC:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_GENERATION_ID=1649407079,AUTO_UNIQUE_ID=(clock_source:12.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_nios2_qsys:12.1:breakAbsoluteAddr=198688,breakOffset=32,breakSlave=cpu0.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=18,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_mem0.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;onchip_memdata0.s1&apos; start=&apos;0x28000&apos; end=&apos;0x30000&apos; /&gt;&lt;slave name=&apos;cpu0.jtag_debug_module&apos; start=&apos;0x30800&apos; end=&apos;0x31000&apos; /&gt;&lt;slave name=&apos;fifo_0.in_csr&apos; start=&apos;0x31020&apos; end=&apos;0x31040&apos; /&gt;&lt;slave name=&apos;timer0.s1&apos; start=&apos;0x31040&apos; end=&apos;0x31060&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x31060&apos; end=&apos;0x31068&apos; /&gt;&lt;slave name=&apos;jtag_uart0.avalon_jtag_slave&apos; start=&apos;0x31068&apos; end=&apos;0x31070&apos; /&gt;&lt;slave name=&apos;fifo_0.in&apos; start=&apos;0x31074&apos; end=&apos;0x31078&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_lineSize=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=65568,exceptionOffset=32,exceptionSlave=onchip_mem0.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,impl=Small,instAddrWidth=18,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_mem0.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;onchip_memdata0.s1&apos; start=&apos;0x28000&apos; end=&apos;0x30000&apos; /&gt;&lt;slave name=&apos;cpu0.jtag_debug_module&apos; start=&apos;0x30800&apos; end=&apos;0x31000&apos; /&gt;&lt;slave name=&apos;fifo_0.in_csr&apos; start=&apos;0x31020&apos; end=&apos;0x31040&apos; /&gt;&lt;slave name=&apos;fifo_0.in&apos; start=&apos;0x31074&apos; end=&apos;0x31078&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=98306,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=NoneSmall,resetAbsoluteAddr=65536,resetOffset=0,resetSlave=onchip_mem0.s1,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altera_nios2_qsys:12.1:breakAbsoluteAddr=198688,breakOffset=32,breakSlave=cpu1.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=18,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_mem1.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;onchip_memdata1.s1&apos; start=&apos;0x28000&apos; end=&apos;0x30000&apos; /&gt;&lt;slave name=&apos;cpu1.jtag_debug_module&apos; start=&apos;0x30800&apos; end=&apos;0x31000&apos; /&gt;&lt;slave name=&apos;timer1.s1&apos; start=&apos;0x31000&apos; end=&apos;0x31020&apos; /&gt;&lt;slave name=&apos;fifo_0.in_csr&apos; start=&apos;0x31020&apos; end=&apos;0x31040&apos; /&gt;&lt;slave name=&apos;jtag_uart1.avalon_jtag_slave&apos; start=&apos;0x31040&apos; end=&apos;0x31048&apos; /&gt;&lt;slave name=&apos;fifo_0.out&apos; start=&apos;0x3104C&apos; end=&apos;0x31050&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x31060&apos; end=&apos;0x31068&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_lineSize=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=65568,exceptionOffset=32,exceptionSlave=onchip_mem1.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,impl=Small,instAddrWidth=18,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_mem1.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;onchip_memdata1.s1&apos; start=&apos;0x28000&apos; end=&apos;0x30000&apos; /&gt;&lt;slave name=&apos;cpu1.jtag_debug_module&apos; start=&apos;0x30800&apos; end=&apos;0x31000&apos; /&gt;&lt;slave name=&apos;fifo_0.in_csr&apos; start=&apos;0x31020&apos; end=&apos;0x31040&apos; /&gt;&lt;slave name=&apos;fifo_0.out&apos; start=&apos;0x3104C&apos; end=&apos;0x31050&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=98306,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=NoneSmall,resetAbsoluteAddr=65536,resetOffset=0,resetSlave=onchip_mem1.s1,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(altera_avalon_timer:12.1:alwaysRun=false,counterSize=32,fixedPeriod=false,period=1,periodUnits=MSEC,resetOutput=false,snapshot=true,systemFrequency=50000000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED)(altera_avalon_timer:12.1:alwaysRun=false,counterSize=32,fixedPeriod=false,period=1,periodUnits=MSEC,resetOutput=false,snapshot=true,systemFrequency=50000000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED)(altera_avalon_jtag_uart:12.1:allowMultipleConnections=false,avalonSpec=2.0,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_jtag_uart:12.1:allowMultipleConnections=false,avalonSpec=2.0,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_onchip_memory2:12.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=MPSoC_onchip_mem0,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone IV E,dualPort=false,initMemContent=true,initializationFileName=onchip_mem0,instanceID=NONE,memorySize=65536,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_onchip_memory2:12.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=MPSoC_onchip_mem1,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone IV E,dualPort=false,initMemContent=true,initializationFileName=onchip_mem1,instanceID=NONE,memorySize=65536,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_onchip_memory2:12.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=MPSoC_onchip_memdata0,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone IV E,dualPort=false,initMemContent=true,initializationFileName=onchip_memdata0,instanceID=NONE,memorySize=32768,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_sysid_qsys:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,id=0,timestamp=1649407079)(altera_avalon_onchip_memory2:12.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=MPSoC_onchip_memdata1,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone IV E,dualPort=false,initMemContent=true,initializationFileName=onchip_memdata1,instanceID=NONE,memorySize=32768,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_avalon_fifo:12.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=16,channelWidth=8,deviceFamilyString=Cyclone IV E,errorWidth=8,fifoDepth=16,fifoInputInterfaceOptions=AVALONMM_WRITE,fifoOutputInterfaceOptions=AVALONMM_READ,showHiddenFeatures=false,singleClockMode=true,singleResetMode=false,symbolsPerBeat=2,useBackpressure=true,useIRQ=true,usePacket=true,useReadControl=false,useRegister=false,useWriteControl=true)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00030800)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00030800)(clock:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00010000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00010000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00031040)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00031068)(reset:12.1:)(reset:12.1:)(reset:12.1:)(clock:12.1:)(reset:12.1:)(clock:12.1:)(clock:12.1:)(clock:12.1:)(reset:12.1:)(reset:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00010000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00010000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00031000)(reset:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00031040)(reset:12.1:)(reset:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00031060)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00031060)(clock:12.1:)(reset:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00028000)(clock:12.1:)(reset:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00030800)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00030800)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00028000)(clock:12.1:)(reset:12.1:)(reset:12.1:)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00028000)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00028000)(interrupt:12.1:irqNumber=1)(interrupt:12.1:irqNumber=16)(interrupt:12.1:irqNumber=16)(interrupt:12.1:irqNumber=1)(clock:12.1:)(reset:12.1:)(interrupt:12.1:irqNumber=15)(interrupt:12.1:irqNumber=15)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00031074)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00031074)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0003104c)(avalon:12.1:arbitrationPriority=1,baseAddress=0x0003104c)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00031020)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00031020)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00031020)(avalon:12.1:arbitrationPriority=1,baseAddress=0x00031020)"
   instancePathKey="MPSoC"
   kind="MPSoC"
   version="1.0"
   name="MPSoC">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_GENERATION_ID" value="1649407079" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/MPSoC.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_timer0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0_input_mutex.dat"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0_input_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0_output_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem0.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem1.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata0.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_sysid.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata1.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_fifo_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cmd_xbar_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_irq_mapper_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/MPSoC.qsys"
       attributes="" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 0 starting:MPSoC "MPSoC"</message>
   <message level="Debug">Transform: PipelineBridgeSwap</message>
   <message level="Info" culprit="pipeline_bridge_swap_transform"><![CDATA[After transform: <b>13</b> modules, <b>67</b> connections]]></message>
   <message level="Debug">Transform: ClockCrossingBridgeSwap</message>
   <message level="Debug">Transform: QsysBetaIPSwap</message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Info">No custom instruction connections, skipping transform </message>
   <message level="Debug">Transform: TristateConduitUpgradeTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_translator_transform"><![CDATA[After transform: <b>31</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: AXI4TranslatorTransform</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces cpu1.instruction_master and cpu1_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces cpu0.data_master and cpu0_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces cpu0.instruction_master and cpu0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces cpu1.data_master and cpu1_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces cpu1_jtag_debug_module_translator.avalon_anti_slave_0 and cpu1.jtag_debug_module</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces onchip_mem1_s1_translator.avalon_anti_slave_0 and onchip_mem1.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces onchip_memdata1_s1_translator.avalon_anti_slave_0 and onchip_memdata1.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces fifo_0_out_translator.avalon_anti_slave_0 and fifo_0.out</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces fifo_0_in_csr_translator.avalon_anti_slave_0 and fifo_0.in_csr</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces onchip_mem0_s1_translator.avalon_anti_slave_0 and onchip_mem0.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces timer0_s1_translator.avalon_anti_slave_0 and timer0.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces jtag_uart0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces sysid_control_slave_translator.avalon_anti_slave_0 and sysid.control_slave</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces onchip_memdata0_s1_translator.avalon_anti_slave_0 and onchip_memdata0.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces cpu0_jtag_debug_module_translator.avalon_anti_slave_0 and cpu0.jtag_debug_module</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces fifo_0_in_translator.avalon_anti_slave_0 and fifo_0.in</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces timer1_s1_translator.avalon_anti_slave_0 and timer1.s1</message>
   <message level="Debug">Transform merlin_axi_translator_transform not run on matched interfaces jtag_uart1_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart1.avalon_jtag_slave</message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu1.instruction_master and cpu1_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu0.data_master and cpu0_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu0.instruction_master and cpu0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu1.data_master and cpu1_data_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu1_jtag_debug_module_translator.avalon_anti_slave_0 and cpu1.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_mem1_s1_translator.avalon_anti_slave_0 and onchip_mem1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memdata1_s1_translator.avalon_anti_slave_0 and onchip_memdata1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces fifo_0_out_translator.avalon_anti_slave_0 and fifo_0.out</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces fifo_0_in_csr_translator.avalon_anti_slave_0 and fifo_0.in_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_mem0_s1_translator.avalon_anti_slave_0 and onchip_mem0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer0_s1_translator.avalon_anti_slave_0 and timer0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_control_slave_translator.avalon_anti_slave_0 and sysid.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memdata0_s1_translator.avalon_anti_slave_0 and onchip_memdata0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces cpu0_jtag_debug_module_translator.avalon_anti_slave_0 and cpu0.jtag_debug_module</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces fifo_0_in_translator.avalon_anti_slave_0 and fifo_0.in</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer1_s1_translator.avalon_anti_slave_0 and timer1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart1_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart1.avalon_jtag_slave</message>
   <message level="Info" culprit="merlin_domain_transform"><![CDATA[After transform: <b>64</b> modules, <b>341</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_router_transform"><![CDATA[After transform: <b>82</b> modules, <b>408</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>84</b> modules, <b>417</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: CombinedWidthTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>88</b> modules, <b>354</b> connections]]></message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>123</b> modules, <b>442</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Info" culprit="limiter_update_transform"><![CDATA[After transform: <b>123</b> modules, <b>444</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>125</b> modules, <b>450</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="merlin_interrupt_fanout_transform"><![CDATA[After transform: <b>126</b> modules, <b>453</b> connections]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/MPSoC_cpu0</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_nios2_qsys</b> "<b>submodules/MPSoC_cpu1</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/MPSoC_timer0</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/MPSoC_timer0</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/MPSoC_jtag_uart0</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/MPSoC_jtag_uart0</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/MPSoC_onchip_mem0</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/MPSoC_onchip_mem1</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/MPSoC_onchip_memdata0</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/MPSoC_sysid</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/MPSoC_onchip_memdata1</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_fifo</b> "<b>submodules/MPSoC_fifo_0</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_addr_router</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_addr_router_001</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_addr_router_002</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_addr_router_003</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_id_router</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_id_router</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_id_router</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_id_router</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_id_router_004</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_id_router_005</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_id_router_006</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_id_router_006</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_id_router_008</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_id_router_005</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_id_router_005</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_id_router_005</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_id_router_012</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_router</b> "<b>submodules/MPSoC_id_router_012</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MPSoC_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MPSoC_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MPSoC_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MPSoC_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MPSoC_cmd_xbar_mux_004</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MPSoC_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MPSoC_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MPSoC_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MPSoC_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MPSoC_cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_rsp_xbar_demux_006</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_rsp_xbar_demux_006</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_rsp_xbar_demux_006</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/MPSoC_rsp_xbar_demux_006</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MPSoC_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MPSoC_rsp_xbar_mux_001</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MPSoC_rsp_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/MPSoC_rsp_xbar_mux_001</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/MPSoC_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="MPSoC"><![CDATA["<b>MPSoC</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/MPSoC_irq_mapper_001</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 119 starting:altera_nios2_qsys "submodules/MPSoC_cpu0"</message>
   <message level="Info" culprit="cpu0">Starting RTL generation for module 'MPSoC_cpu0'</message>
   <message level="Info" culprit="cpu0">  Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MPSoC_cpu0 --dir=C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0001_cpu0_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0001_cpu0_gen//MPSoC_cpu0_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:15 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:15 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:18 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:18 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:19 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:19 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:20 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:22 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:25 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:32 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:34 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu0">Done RTL generation for module 'MPSoC_cpu0'</message>
   <message level="Info" culprit="cpu0"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_nios2_qsys</b> "<b>cpu0</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 118 starting:altera_nios2_qsys "submodules/MPSoC_cpu1"</message>
   <message level="Info" culprit="cpu1">Starting RTL generation for module 'MPSoC_cpu1'</message>
   <message level="Info" culprit="cpu1">  Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MPSoC_cpu1 --dir=C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0002_cpu1_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0002_cpu1_gen//MPSoC_cpu1_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:35 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:35 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:35 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:35 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:36 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:36 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:37 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:38 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:41 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:47 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:48 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu1">Done RTL generation for module 'MPSoC_cpu1'</message>
   <message level="Info" culprit="cpu1"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_nios2_qsys</b> "<b>cpu1</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 117 starting:altera_avalon_timer "submodules/MPSoC_timer0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">      3 [main] sh 18528 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">      5 [main] sh 11096 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.10 Build 177</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) Reading project C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) Finding all CPUs</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) Finding all peripherals</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) Finding software components</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) (No Libraries Built)</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) Running Generator Program for MPSoC_timer0</message>
   <message level="Progress"># 2022.04.08 14:09:04 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2022.04.08 14:09:05 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2022.04.08 14:09:05 (*) Generating Symbol C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2022.04.08 14:09:05 (*) Creating command-line system-generation script: C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2022.04.08 14:09:05 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2022.04.08 14:09:05 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2022.04.08 14:09:05 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2022.04.08 14:09:05 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="timer0"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_timer</b> "<b>timer0</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 115 starting:altera_avalon_jtag_uart "submodules/MPSoC_jtag_uart0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">      1 [main] sh 1772 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">      5 [main] sh 2652 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.10 Build 177</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) Reading project C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) Finding all CPUs</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) Finding all peripherals</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) Finding software components</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) (No Libraries Built)</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2022.04.08 14:09:18 (*) Running Generator Program for MPSoC_jtag_uart0</message>
   <message level="Progress"># 2022.04.08 14:09:18 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2022.04.08 14:09:19 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2022.04.08 14:09:19 (*) Generating Symbol C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2022.04.08 14:09:19 (*) Creating command-line system-generation script: C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2022.04.08 14:09:19 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2022.04.08 14:09:19 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2022.04.08 14:09:19 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2022.04.08 14:09:19 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="jtag_uart0"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart0</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 113 starting:altera_avalon_onchip_memory2 "submodules/MPSoC_onchip_mem0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">      4 [main] sh 4596 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">      5 [main] sh 7268 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.10 Build 177</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) Reading project C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) Finding all CPUs</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) Finding all peripherals</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) Finding software components</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) (No Libraries Built)</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) Running Generator Program for MPSoC_onchip_mem0</message>
   <message level="Progress"># 2022.04.08 14:09:32 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2022.04.08 14:09:33 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2022.04.08 14:09:33 (*) Generating Symbol C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2022.04.08 14:09:33 (*) Creating command-line system-generation script: C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2022.04.08 14:09:34 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2022.04.08 14:09:34 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2022.04.08 14:09:34 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2022.04.08 14:09:34 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="onchip_mem0"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_mem0</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 112 starting:altera_avalon_onchip_memory2 "submodules/MPSoC_onchip_mem1"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">      1 [main] sh 4136 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">      2 [main] sh 14992 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.10 Build 177</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) Reading project C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) Finding all CPUs</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) Finding all peripherals</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) Finding software components</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) (No Libraries Built)</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) Running Generator Program for MPSoC_onchip_mem1</message>
   <message level="Progress"># 2022.04.08 14:09:46 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2022.04.08 14:09:47 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2022.04.08 14:09:47 (*) Generating Symbol C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2022.04.08 14:09:47 (*) Creating command-line system-generation script: C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2022.04.08 14:09:47 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2022.04.08 14:09:47 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2022.04.08 14:09:47 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2022.04.08 14:09:47 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="onchip_mem1"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_mem1</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 111 starting:altera_avalon_onchip_memory2 "submodules/MPSoC_onchip_memdata0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">      5 [main] sh 2408 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">      5 [main] sh 1908 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.10 Build 177</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) Reading project C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) Finding all CPUs</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) Finding all peripherals</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) Finding software components</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) (No Libraries Built)</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) Running Generator Program for MPSoC_onchip_memdata0</message>
   <message level="Progress"># 2022.04.08 14:10:01 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2022.04.08 14:10:02 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2022.04.08 14:10:02 (*) Generating Symbol C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2022.04.08 14:10:02 (*) Creating command-line system-generation script: C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2022.04.08 14:10:02 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2022.04.08 14:10:02 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2022.04.08 14:10:02 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2022.04.08 14:10:02 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="onchip_memdata0"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memdata0</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 110 starting:altera_avalon_sysid_qsys "submodules/MPSoC_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 109 starting:altera_avalon_onchip_memory2 "submodules/MPSoC_onchip_memdata1"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">      4 [main] sh 6400 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">      5 [main] sh 7652 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.10 Build 177</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2022.04.08 14:10:13 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2022.04.08 14:10:13 (*) Reading project C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) Finding all CPUs</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) Finding all peripherals</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) Finding software components</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) (No Libraries Built)</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) Running Generator Program for MPSoC_onchip_memdata1</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2022.04.08 14:10:15 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2022.04.08 14:10:15 (*) Generating Symbol C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2022.04.08 14:10:15 (*) Creating command-line system-generation script: C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2022.04.08 14:10:15 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2022.04.08 14:10:15 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2022.04.08 14:10:15 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2022.04.08 14:10:15 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="onchip_memdata1"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memdata1</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 108 starting:altera_avalon_fifo "submodules/MPSoC_fifo_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">      3 [main] sh 5988 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">      5 [main] sh 18596 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.10 Build 177</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2022.04.08 14:10:27 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2022.04.08 14:10:27 (*) Reading project C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) Finding all CPUs</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) Finding all peripherals</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) Finding software components</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) (No Libraries Built)</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) Running Generator Program for MPSoC_fifo_0</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2022.04.08 14:10:30 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2022.04.08 14:10:30 (*) Generating Symbol C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2022.04.08 14:10:30 (*) Creating command-line system-generation script: C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2022.04.08 14:10:30 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2022.04.08 14:10:30 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2022.04.08 14:10:30 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2022.04.08 14:10:30 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="fifo_0"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_fifo</b> "<b>fifo_0</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 107 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu1_instruction_master_translator"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu1_instruction_master_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 103 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu1_jtag_debug_module_translator"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu1_jtag_debug_module_translator</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 89 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="cpu1_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu1_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 85 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 84 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 57 starting:altera_merlin_router "submodules/MPSoC_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 56 starting:altera_merlin_router "submodules/MPSoC_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 55 starting:altera_merlin_router "submodules/MPSoC_addr_router_002"</message>
   <message level="Info" culprit="addr_router_002"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_002</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 54 starting:altera_merlin_router "submodules/MPSoC_addr_router_003"</message>
   <message level="Info" culprit="addr_router_003"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_003</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 53 starting:altera_merlin_router "submodules/MPSoC_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 49 starting:altera_merlin_router "submodules/MPSoC_id_router_004"</message>
   <message level="Info" culprit="id_router_004"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_004</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 48 starting:altera_merlin_router "submodules/MPSoC_id_router_005"</message>
   <message level="Info" culprit="id_router_005"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_005</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 47 starting:altera_merlin_router "submodules/MPSoC_id_router_006"</message>
   <message level="Info" culprit="id_router_006"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_006</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 45 starting:altera_merlin_router "submodules/MPSoC_id_router_008"</message>
   <message level="Info" culprit="id_router_008"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_008</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 41 starting:altera_merlin_router "submodules/MPSoC_id_router_012"</message>
   <message level="Info" culprit="id_router_012"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_012</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 39 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 37 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 33 starting:altera_merlin_demultiplexer "submodules/MPSoC_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 32 starting:altera_merlin_demultiplexer "submodules/MPSoC_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 29 starting:altera_merlin_multiplexer "submodules/MPSoC_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 25 starting:altera_merlin_multiplexer "submodules/MPSoC_cmd_xbar_mux_004"</message>
   <message level="Info" culprit="cmd_xbar_mux_004"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 19 starting:altera_merlin_demultiplexer "submodules/MPSoC_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 15 starting:altera_merlin_demultiplexer "submodules/MPSoC_rsp_xbar_demux_004"</message>
   <message level="Info" culprit="rsp_xbar_demux_004"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_004</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 13 starting:altera_merlin_demultiplexer "submodules/MPSoC_rsp_xbar_demux_006"</message>
   <message level="Info" culprit="rsp_xbar_demux_006"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_006</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 5 starting:altera_merlin_multiplexer "submodules/MPSoC_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 4 starting:altera_merlin_multiplexer "submodules/MPSoC_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 1 starting:altera_irq_mapper "submodules/MPSoC_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="MPSoC">queue size: 0 starting:altera_irq_mapper "submodules/MPSoC_irq_mapper_001"</message>
   <message level="Info" culprit="irq_mapper_001"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:12.1:breakAbsoluteAddr=198688,breakOffset=32,breakSlave=cpu0.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=18,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_mem0.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;onchip_memdata0.s1&apos; start=&apos;0x28000&apos; end=&apos;0x30000&apos; /&gt;&lt;slave name=&apos;cpu0.jtag_debug_module&apos; start=&apos;0x30800&apos; end=&apos;0x31000&apos; /&gt;&lt;slave name=&apos;fifo_0.in_csr&apos; start=&apos;0x31020&apos; end=&apos;0x31040&apos; /&gt;&lt;slave name=&apos;timer0.s1&apos; start=&apos;0x31040&apos; end=&apos;0x31060&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x31060&apos; end=&apos;0x31068&apos; /&gt;&lt;slave name=&apos;jtag_uart0.avalon_jtag_slave&apos; start=&apos;0x31068&apos; end=&apos;0x31070&apos; /&gt;&lt;slave name=&apos;fifo_0.in&apos; start=&apos;0x31074&apos; end=&apos;0x31078&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_lineSize=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=65568,exceptionOffset=32,exceptionSlave=onchip_mem0.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,impl=Small,instAddrWidth=18,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_mem0.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;onchip_memdata0.s1&apos; start=&apos;0x28000&apos; end=&apos;0x30000&apos; /&gt;&lt;slave name=&apos;cpu0.jtag_debug_module&apos; start=&apos;0x30800&apos; end=&apos;0x31000&apos; /&gt;&lt;slave name=&apos;fifo_0.in_csr&apos; start=&apos;0x31020&apos; end=&apos;0x31040&apos; /&gt;&lt;slave name=&apos;fifo_0.in&apos; start=&apos;0x31074&apos; end=&apos;0x31078&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=98306,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=NoneSmall,resetAbsoluteAddr=65536,resetOffset=0,resetSlave=onchip_mem0.s1,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="MPSoC:.:cpu0"
   kind="altera_nios2_qsys"
   version="12.1"
   name="MPSoC_cpu0">
  <parameter name="muldiv_divider" value="false" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="4096" />
  <parameter name="internalIrqMaskSystemInfo" value="98306" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="breakSlave" value="cpu0.jtag_debug_module" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="resetSlave" value="onchip_mem0.s1" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="18" />
  <parameter name="exceptionSlave" value="onchip_mem0.s1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="icache_burstType" value="None" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_mem0.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;onchip_memdata0.s1&apos; start=&apos;0x28000&apos; end=&apos;0x30000&apos; /&gt;&lt;slave name=&apos;cpu0.jtag_debug_module&apos; start=&apos;0x30800&apos; end=&apos;0x31000&apos; /&gt;&lt;slave name=&apos;fifo_0.in_csr&apos; start=&apos;0x31020&apos; end=&apos;0x31040&apos; /&gt;&lt;slave name=&apos;timer0.s1&apos; start=&apos;0x31040&apos; end=&apos;0x31060&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x31060&apos; end=&apos;0x31068&apos; /&gt;&lt;slave name=&apos;jtag_uart0.avalon_jtag_slave&apos; start=&apos;0x31068&apos; end=&apos;0x31070&apos; /&gt;&lt;slave name=&apos;fifo_0.in&apos; start=&apos;0x31074&apos; end=&apos;0x31078&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="65568" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_mem0.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;onchip_memdata0.s1&apos; start=&apos;0x28000&apos; end=&apos;0x30000&apos; /&gt;&lt;slave name=&apos;cpu0.jtag_debug_module&apos; start=&apos;0x30800&apos; end=&apos;0x31000&apos; /&gt;&lt;slave name=&apos;fifo_0.in_csr&apos; start=&apos;0x31020&apos; end=&apos;0x31040&apos; /&gt;&lt;slave name=&apos;fifo_0.in&apos; start=&apos;0x31074&apos; end=&apos;0x31078&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="18" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="65536" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="impl" value="Small" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="198688" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="NoneSmall" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu0_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="cpu0" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 119 starting:altera_nios2_qsys "submodules/MPSoC_cpu0"</message>
   <message level="Info" culprit="cpu0">Starting RTL generation for module 'MPSoC_cpu0'</message>
   <message level="Info" culprit="cpu0">  Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MPSoC_cpu0 --dir=C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0001_cpu0_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0001_cpu0_gen//MPSoC_cpu0_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:15 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:15 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:18 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:18 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:19 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:19 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:20 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:22 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:25 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:32 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu0"># 2022.04.08 14:08:34 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu0">Done RTL generation for module 'MPSoC_cpu0'</message>
   <message level="Info" culprit="cpu0"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_nios2_qsys</b> "<b>cpu0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_qsys:12.1:breakAbsoluteAddr=198688,breakOffset=32,breakSlave=cpu1.jtag_debug_module,clockFrequency=50000000,cpuID=0,cpuID_stored=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=18,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_mem1.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;onchip_memdata1.s1&apos; start=&apos;0x28000&apos; end=&apos;0x30000&apos; /&gt;&lt;slave name=&apos;cpu1.jtag_debug_module&apos; start=&apos;0x30800&apos; end=&apos;0x31000&apos; /&gt;&lt;slave name=&apos;timer1.s1&apos; start=&apos;0x31000&apos; end=&apos;0x31020&apos; /&gt;&lt;slave name=&apos;fifo_0.in_csr&apos; start=&apos;0x31020&apos; end=&apos;0x31040&apos; /&gt;&lt;slave name=&apos;jtag_uart1.avalon_jtag_slave&apos; start=&apos;0x31040&apos; end=&apos;0x31048&apos; /&gt;&lt;slave name=&apos;fifo_0.out&apos; start=&apos;0x3104C&apos; end=&apos;0x31050&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x31060&apos; end=&apos;0x31068&apos; /&gt;&lt;/address-map&gt;,dcache_bursts=false,dcache_lineSize=32,dcache_numTCDM=0,dcache_omitDataMaster=false,dcache_ramBlockType=Automatic,dcache_size=2048,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_debugReqSignals=false,debug_embeddedPLL=true,debug_jtagInstanceID=0,debug_level=Level1,debug_triggerArming=true,deviceFamilyName=Cyclone IV E,deviceFeaturesSystemInfo=NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,exceptionAbsoluteAddr=65568,exceptionOffset=32,exceptionSlave=onchip_mem1.s1,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,impl=Small,instAddrWidth=18,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;onchip_mem1.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;onchip_memdata1.s1&apos; start=&apos;0x28000&apos; end=&apos;0x30000&apos; /&gt;&lt;slave name=&apos;cpu1.jtag_debug_module&apos; start=&apos;0x30800&apos; end=&apos;0x31000&apos; /&gt;&lt;slave name=&apos;fifo_0.in_csr&apos; start=&apos;0x31020&apos; end=&apos;0x31040&apos; /&gt;&lt;slave name=&apos;fifo_0.out&apos; start=&apos;0x3104C&apos; end=&apos;0x31050&apos; /&gt;&lt;/address-map&gt;,internalIrqMaskSystemInfo=98306,is_hardcopy_compatible=false,manuallyAssignCpuID=true,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,muldiv_divider=false,muldiv_multiplierType=NoneSmall,resetAbsoluteAddr=65536,resetOffset=0,resetSlave=onchip_mem1.s1,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateModelChecker=false,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=true,setting_allowFullAddressRange=false,setting_alwaysEncrypt=true,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_avalonDebugPortPresent=false,setting_bhtIndexPcOnly=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Automatic,setting_clearXBitsLDNonBypass=true,setting_debugSimGen=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_extraExceptionInfo=false,setting_fullWaveformSignals=false,setting_illegalInstructionsTrap=false,setting_illegalMemAccessDetection=false,setting_interruptControllerType=Internal,setting_oci_export_jtag_signals=false,setting_perfCounterWidth=32,setting_performanceCounter=false,setting_preciseDivisionErrorException=false,setting_preciseIllegalMemAccessException=false,setting_preciseSlaveAccessErrorException=false,setting_shadowRegisterSets=0,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="MPSoC:.:cpu1"
   kind="altera_nios2_qsys"
   version="12.1"
   name="MPSoC_cpu1">
  <parameter name="muldiv_divider" value="false" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="setting_shadowRegisterSets" value="0" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="setting_preciseSlaveAccessErrorException" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="setting_branchPredictionType" value="Automatic" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="is_hardcopy_compatible" value="false" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="icache_size" value="4096" />
  <parameter name="internalIrqMaskSystemInfo" value="98306" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="breakSlave" value="cpu1.jtag_debug_module" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="cpuID_stored" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="setting_allowFullAddressRange" value="false" />
  <parameter name="setting_illegalInstructionsTrap" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="NOT_LISTED 0 INSTALLED 1 IS_DEFAULT_FAMILY 0 ADDRESS_STALL 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FITTER_USE_FALLING_EDGE_DELAY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_EARLY_TIMING_ESTIMATE_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 1 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 IS_CONFIG_ROM 0 IS_HARDCOPY_FAMILY 0 LVDS_IO 1 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RISEFALL_SUPPORT_IS_HIDDEN 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="setting_interruptControllerType" value="Internal" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="resetSlave" value="onchip_mem1.s1" />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="setting_performanceCounter" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="dataAddrWidth" value="18" />
  <parameter name="exceptionSlave" value="onchip_mem1.s1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="setting_extraExceptionInfo" value="false" />
  <parameter name="resetOffset" value="0" />
  <parameter name="debug_level" value="Level1" />
  <parameter name="setting_perfCounterWidth" value="32" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="setting_fullWaveformSignals" value="false" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="cpuID" value="0" />
  <parameter name="debug_embeddedPLL" value="true" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="icache_burstType" value="None" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_mem1.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;onchip_memdata1.s1&apos; start=&apos;0x28000&apos; end=&apos;0x30000&apos; /&gt;&lt;slave name=&apos;cpu1.jtag_debug_module&apos; start=&apos;0x30800&apos; end=&apos;0x31000&apos; /&gt;&lt;slave name=&apos;timer1.s1&apos; start=&apos;0x31000&apos; end=&apos;0x31020&apos; /&gt;&lt;slave name=&apos;fifo_0.in_csr&apos; start=&apos;0x31020&apos; end=&apos;0x31040&apos; /&gt;&lt;slave name=&apos;jtag_uart1.avalon_jtag_slave&apos; start=&apos;0x31040&apos; end=&apos;0x31048&apos; /&gt;&lt;slave name=&apos;fifo_0.out&apos; start=&apos;0x3104C&apos; end=&apos;0x31050&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x31060&apos; end=&apos;0x31068&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_bhtIndexPcOnly" value="false" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_preciseDivisionErrorException" value="false" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="setting_illegalMemAccessDetection" value="false" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="exceptionAbsoluteAddr" value="65568" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="setting_activateModelChecker" value="false" />
  <parameter name="dcache_lineSize" value="32" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;onchip_mem1.s1&apos; start=&apos;0x10000&apos; end=&apos;0x20000&apos; /&gt;&lt;slave name=&apos;onchip_memdata1.s1&apos; start=&apos;0x28000&apos; end=&apos;0x30000&apos; /&gt;&lt;slave name=&apos;cpu1.jtag_debug_module&apos; start=&apos;0x30800&apos; end=&apos;0x31000&apos; /&gt;&lt;slave name=&apos;fifo_0.in_csr&apos; start=&apos;0x31020&apos; end=&apos;0x31040&apos; /&gt;&lt;slave name=&apos;fifo_0.out&apos; start=&apos;0x3104C&apos; end=&apos;0x31050&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="instAddrWidth" value="18" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_debugSimGen" value="false" />
  <parameter name="resetAbsoluteAddr" value="65536" />
  <parameter name="deviceFamilyName" value="Cyclone IV E" />
  <parameter name="mmu_TLBMissExcSlave" value="" />
  <parameter name="impl" value="Small" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="breakAbsoluteAddr" value="198688" />
  <parameter name="dcache_omitDataMaster" value="false" />
  <parameter name="muldiv_multiplierType" value="NoneSmall" />
  <parameter name="setting_activateTrace" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="manuallyAssignCpuID" value="true" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.sdc"
       type="SDC"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_jtag_debug_module_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_oci_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cpu1_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/nios2_ip/altera_nios2/altera_nios2_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="cpu1" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 118 starting:altera_nios2_qsys "submodules/MPSoC_cpu1"</message>
   <message level="Info" culprit="cpu1">Starting RTL generation for module 'MPSoC_cpu1'</message>
   <message level="Info" culprit="cpu1">  Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MPSoC_cpu1 --dir=C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0002_cpu1_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0002_cpu1_gen//MPSoC_cpu1_processor_configuration.pl  --do_build_sim=0    --bogus  ]</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:35 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:35 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:35 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:35 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:36 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:36 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:37 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:38 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:41 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:47 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu1"># 2022.04.08 14:08:48 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu1">Done RTL generation for module 'MPSoC_cpu1'</message>
   <message level="Info" culprit="cpu1"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_nios2_qsys</b> "<b>cpu1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:12.1:alwaysRun=false,counterSize=32,fixedPeriod=false,period=1,periodUnits=MSEC,resetOutput=false,snapshot=true,systemFrequency=50000000,timeoutPulseOutput=false,timerPreset=FULL_FEATURED"
   instancePathKey="MPSoC:.:timer0"
   kind="altera_avalon_timer"
   version="12.1"
   name="MPSoC_timer0">
  <parameter name="alwaysRun" value="false" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="counterSize" value="32" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="systemFrequency" value="50000000" />
  <parameter name="period" value="1" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_timer0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="timer0,timer1" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 117 starting:altera_avalon_timer "submodules/MPSoC_timer0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">      3 [main] sh 18528 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">      5 [main] sh 11096 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.10 Build 177</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) Reading project C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) Finding all CPUs</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) Finding all peripherals</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) Finding software components</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) (No Libraries Built)</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2022.04.08 14:09:03 (*) Running Generator Program for MPSoC_timer0</message>
   <message level="Progress"># 2022.04.08 14:09:04 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2022.04.08 14:09:05 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2022.04.08 14:09:05 (*) Generating Symbol C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2022.04.08 14:09:05 (*) Creating command-line system-generation script: C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2022.04.08 14:09:05 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2022.04.08 14:09:05 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2022.04.08 14:09:05 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0003_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2022.04.08 14:09:05 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="timer0"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_timer</b> "<b>timer0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:12.1:allowMultipleConnections=false,avalonSpec=2.0,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=INTERACTIVE_ASCII_OUTPUT,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="MPSoC:.:jtag_uart0"
   kind="altera_avalon_jtag_uart"
   version="12.1"
   name="MPSoC_jtag_uart0">
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="INTERACTIVE_ASCII_OUTPUT" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0_input_mutex.dat"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0_input_stream.dat"
       type="OTHER"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_jtag_uart0_output_stream.dat"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="jtag_uart0,jtag_uart1" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 115 starting:altera_avalon_jtag_uart "submodules/MPSoC_jtag_uart0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">      1 [main] sh 1772 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">      5 [main] sh 2652 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.10 Build 177</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) Reading project C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) Finding all CPUs</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) Finding all peripherals</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) Finding software components</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) (No Libraries Built)</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2022.04.08 14:09:17 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2022.04.08 14:09:18 (*) Running Generator Program for MPSoC_jtag_uart0</message>
   <message level="Progress"># 2022.04.08 14:09:18 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2022.04.08 14:09:19 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2022.04.08 14:09:19 (*) Generating Symbol C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2022.04.08 14:09:19 (*) Creating command-line system-generation script: C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2022.04.08 14:09:19 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2022.04.08 14:09:19 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2022.04.08 14:09:19 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0004_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2022.04.08 14:09:19 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="jtag_uart0"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:12.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=MPSoC_onchip_mem0,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone IV E,dualPort=false,initMemContent=true,initializationFileName=onchip_mem0,instanceID=NONE,memorySize=65536,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="MPSoC:.:onchip_mem0"
   kind="altera_avalon_onchip_memory2"
   version="12.1"
   name="MPSoC_onchip_mem0">
  <parameter name="dataWidth" value="32" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="memorySize" value="65536" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="initializationFileName" value="onchip_mem0" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="writable" value="true" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="initMemContent" value="true" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="autoInitializationFileName" value="MPSoC_onchip_mem0" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem0.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="onchip_mem0" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 113 starting:altera_avalon_onchip_memory2 "submodules/MPSoC_onchip_mem0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">      4 [main] sh 4596 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">      5 [main] sh 7268 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.10 Build 177</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) Reading project C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) Finding all CPUs</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) Finding all peripherals</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) Finding software components</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) (No Libraries Built)</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2022.04.08 14:09:31 (*) Running Generator Program for MPSoC_onchip_mem0</message>
   <message level="Progress"># 2022.04.08 14:09:32 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2022.04.08 14:09:33 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2022.04.08 14:09:33 (*) Generating Symbol C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2022.04.08 14:09:33 (*) Creating command-line system-generation script: C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2022.04.08 14:09:34 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2022.04.08 14:09:34 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2022.04.08 14:09:34 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0005_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2022.04.08 14:09:34 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="onchip_mem0"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_mem0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:12.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=MPSoC_onchip_mem1,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone IV E,dualPort=false,initMemContent=true,initializationFileName=onchip_mem1,instanceID=NONE,memorySize=65536,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="MPSoC:.:onchip_mem1"
   kind="altera_avalon_onchip_memory2"
   version="12.1"
   name="MPSoC_onchip_mem1">
  <parameter name="dataWidth" value="32" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="memorySize" value="65536" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="initializationFileName" value="onchip_mem1" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="writable" value="true" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="initMemContent" value="true" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="autoInitializationFileName" value="MPSoC_onchip_mem1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem1.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_mem1.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="onchip_mem1" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 112 starting:altera_avalon_onchip_memory2 "submodules/MPSoC_onchip_mem1"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">      1 [main] sh 4136 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">      2 [main] sh 14992 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.10 Build 177</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) Reading project C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) Finding all CPUs</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) Finding all peripherals</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) Finding software components</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) (No Libraries Built)</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2022.04.08 14:09:45 (*) Running Generator Program for MPSoC_onchip_mem1</message>
   <message level="Progress"># 2022.04.08 14:09:46 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2022.04.08 14:09:47 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2022.04.08 14:09:47 (*) Generating Symbol C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2022.04.08 14:09:47 (*) Creating command-line system-generation script: C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2022.04.08 14:09:47 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2022.04.08 14:09:47 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2022.04.08 14:09:47 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0006_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2022.04.08 14:09:47 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="onchip_mem1"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_mem1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:12.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=MPSoC_onchip_memdata0,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone IV E,dualPort=false,initMemContent=true,initializationFileName=onchip_memdata0,instanceID=NONE,memorySize=32768,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="MPSoC:.:onchip_memdata0"
   kind="altera_avalon_onchip_memory2"
   version="12.1"
   name="MPSoC_onchip_memdata0">
  <parameter name="dataWidth" value="32" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="memorySize" value="32768" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="initializationFileName" value="onchip_memdata0" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="writable" value="true" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="initMemContent" value="true" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="autoInitializationFileName" value="MPSoC_onchip_memdata0" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata0.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="onchip_memdata0" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 111 starting:altera_avalon_onchip_memory2 "submodules/MPSoC_onchip_memdata0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">      5 [main] sh 2408 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">      5 [main] sh 1908 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.10 Build 177</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) Reading project C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) Finding all CPUs</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) Finding all peripherals</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) Finding software components</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) (No Libraries Built)</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2022.04.08 14:10:00 (*) Running Generator Program for MPSoC_onchip_memdata0</message>
   <message level="Progress"># 2022.04.08 14:10:01 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2022.04.08 14:10:02 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2022.04.08 14:10:02 (*) Generating Symbol C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2022.04.08 14:10:02 (*) Creating command-line system-generation script: C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2022.04.08 14:10:02 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2022.04.08 14:10:02 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2022.04.08 14:10:02 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0007_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2022.04.08 14:10:02 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="onchip_memdata0"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memdata0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:12.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,id=0,timestamp=1649407079"
   instancePathKey="MPSoC:.:sysid"
   kind="altera_avalon_sysid_qsys"
   version="12.1"
   name="MPSoC_sysid">
  <parameter name="timestamp" value="1649407079" />
  <parameter name="id" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_sysid.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="sysid" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 110 starting:altera_avalon_sysid_qsys "submodules/MPSoC_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:12.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=MPSoC_onchip_memdata1,blockType=AUTO,dataWidth=32,deviceFamily=Cyclone IV E,dualPort=false,initMemContent=true,initializationFileName=onchip_memdata1,instanceID=NONE,memorySize=32768,readDuringWriteMode=DONT_CARE,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="MPSoC:.:onchip_memdata1"
   kind="altera_avalon_onchip_memory2"
   version="12.1"
   name="MPSoC_onchip_memdata1">
  <parameter name="dataWidth" value="32" />
  <parameter name="slave2Latency" value="1" />
  <parameter name="memorySize" value="32768" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone IV E" />
  <parameter name="initializationFileName" value="onchip_memdata1" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="writable" value="true" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="initMemContent" value="true" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="dualPort" value="false" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="autoInitializationFileName" value="MPSoC_onchip_memdata1" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata1.hex"
       type="HEX"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_onchip_memdata1.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="onchip_memdata1" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 109 starting:altera_avalon_onchip_memory2 "submodules/MPSoC_onchip_memdata1"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">      4 [main] sh 6400 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">      5 [main] sh 7652 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.10 Build 177</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2022.04.08 14:10:13 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2022.04.08 14:10:13 (*) Reading project C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) Finding all CPUs</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) Finding all peripherals</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) Finding software components</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) (No Libraries Built)</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) Running Generator Program for MPSoC_onchip_memdata1</message>
   <message level="Progress"># 2022.04.08 14:10:14 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2022.04.08 14:10:15 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2022.04.08 14:10:15 (*) Generating Symbol C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2022.04.08 14:10:15 (*) Creating command-line system-generation script: C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2022.04.08 14:10:15 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2022.04.08 14:10:15 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2022.04.08 14:10:15 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0009_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2022.04.08 14:10:15 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="onchip_memdata1"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memdata1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_fifo:12.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=16,channelWidth=8,deviceFamilyString=Cyclone IV E,errorWidth=8,fifoDepth=16,fifoInputInterfaceOptions=AVALONMM_WRITE,fifoOutputInterfaceOptions=AVALONMM_READ,showHiddenFeatures=false,singleClockMode=true,singleResetMode=false,symbolsPerBeat=2,useBackpressure=true,useIRQ=true,usePacket=true,useReadControl=false,useRegister=false,useWriteControl=true"
   instancePathKey="MPSoC:.:fifo_0"
   kind="altera_avalon_fifo"
   version="12.1"
   name="MPSoC_fifo_0">
  <parameter name="deviceFamilyString" value="Cyclone IV E" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="useRegister" value="false" />
  <parameter name="useIRQ" value="true" />
  <parameter name="useReadControl" value="false" />
  <parameter name="symbolsPerBeat" value="2" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="useBackpressure" value="true" />
  <parameter name="singleClockMode" value="true" />
  <parameter name="channelWidth" value="8" />
  <parameter name="fifoDepth" value="16" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="bitsPerSymbol" value="16" />
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="usePacket" value="true" />
  <parameter name="errorWidth" value="8" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_fifo_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="fifo_0" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 108 starting:altera_avalon_fifo "submodules/MPSoC_fifo_0"</message>
   <message level="Info">Starting module elaboration.</message>
   <message level="Progress">      3 [main] sh 5988 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen  --no_splash --refresh C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Info">Finished elaborating module.</message>
   <message level="Progress">Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem.ptf</message>
   <message level="Info">Running sopc_builder...</message>
   <message level="Progress">      5 [main] sh 18596 find_fast_cwd: WARNING: Couldn't compute FAST_CWD pointer.  Please report this problem to</message>
   <message level="Progress">the public mailing list cygwin@cygwin.com</message>
   <message level="Progress">cygwin warning:</message>
   <message level="Progress">  MS-DOS style path detected: C:/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  Preferred POSIX equivalent is: /cygdrive/c/altera/12.1/quartus/sopc_builder/bin/nios_sh</message>
   <message level="Progress">  CYGWIN environment variable option "nodosfilewarning" turns off this warning.</message>
   <message level="Progress">  Consult the user's guide for more details about POSIX paths:</message>
   <message level="Progress">    http://cygwin.com/cygwin-ug-net/using.html#using-pathnames</message>
   <message level="Progress">Qt: Untested Windows version 6.2 detected!</message>
   <message level="Progress">"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen  --generate C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"</message>
   <message level="Progress">Altera SOPC Builder Version 12.10 Build 177</message>
   <message level="Progress">Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.</message>
   <message level="Progress">No .sopc_builder configuration file(!)</message>
   <message level="Progress"># 2022.04.08 14:10:27 (*) mk_custom_sdk starting</message>
   <message level="Progress"># 2022.04.08 14:10:27 (*) Reading project C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem.ptf.</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) Finding all CPUs</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) Finding all peripherals</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) Finding software components</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) (Legacy SDK Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) (All TCL Script Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) (No Libraries Built)</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) (Contents Generation Skipped)</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) mk_custom_sdk finishing</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) Starting generation for system: yysystem.</message>
   <message level="Progress">.</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) Running Generator Program for MPSoC_fifo_0</message>
   <message level="Progress"># 2022.04.08 14:10:28 (*) Making arbitration and system (top) modules.</message>
   <message level="Progress"># 2022.04.08 14:10:30 (*) Generating Quartus symbol for top level: yysystem</message>
   <message level="Progress"># 2022.04.08 14:10:30 (*) Generating Symbol C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem.bsf</message>
   <message level="Progress"># 2022.04.08 14:10:30 (*) Creating command-line system-generation script: C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem_generation_script</message>
   <message level="Progress"># 2022.04.08 14:10:30 (*) Running setup for HDL simulator: modelsim</message>
   <message level="Progress">00# 2022.04.08 14:10:30 (*) Completed generation for system: yysystem.</message>
   <message level="Progress"># 2022.04.08 14:10:30 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:</message>
   <message level="Progress">  SOPC Builder database : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem.ptf </message>
   <message level="Progress">  System HDL Model : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem.v </message>
   <message level="Progress">  System Generation Script : C:/Users/sandun/AppData/Local/Temp/alt9090_4154418730731612131.dir/0010_sopclgen/yysystem_generation_script </message>
   <message level="Progress"># 2022.04.08 14:10:30 (*) SUCCESS: SYSTEM GENERATION COMPLETED.</message>
   <message level="Info" culprit="fifo_0"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_fifo</b> "<b>fifo_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=18,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0"
   instancePathKey="MPSoC:.:cpu1_instruction_master_translator"
   kind="altera_merlin_master_translator"
   version="12.1"
   name="altera_merlin_master_translator">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MPSoC"
     as="cpu1_instruction_master_translator,cpu0_data_master_translator,cpu0_instruction_master_translator,cpu1_data_master_translator" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 107 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="cpu1_instruction_master_translator"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_master_translator</b> "<b>cpu1_instruction_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:12.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=1,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=18,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1"
   instancePathKey="MPSoC:.:cpu1_jtag_debug_module_translator"
   kind="altera_merlin_slave_translator"
   version="12.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MPSoC"
     as="cpu1_jtag_debug_module_translator,onchip_mem1_s1_translator,onchip_memdata1_s1_translator,fifo_0_out_translator,fifo_0_in_csr_translator,onchip_mem0_s1_translator,timer0_s1_translator,jtag_uart0_avalon_jtag_slave_translator,sysid_control_slave_translator,onchip_memdata0_s1_translator,cpu0_jtag_debug_module_translator,fifo_0_in_translator,timer1_s1_translator,jtag_uart1_avalon_jtag_slave_translator" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 103 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="cpu1_jtag_debug_module_translator"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>cpu1_jtag_debug_module_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:12.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;cpu1_jtag_debug_module_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000030800&quot;
   end=&quot;0x00000000000031000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;onchip_mem1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000010000&quot;
   end=&quot;0x00000000000020000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;onchip_memdata1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000028000&quot;
   end=&quot;0x00000000000030000&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;fifo_0_out_translator.avalon_universal_slave_0&quot;
   start=&quot;0x000000000003104c&quot;
   end=&quot;0x00000000000031050&quot;
   responds=&quot;1&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;fifo_0_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000031020&quot;
   end=&quot;0x00000000000031040&quot;
   responds=&quot;1&quot; /&gt;
&lt;/address_map&gt;
,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=71,PKT_ADDR_SIDEBAND_L=71,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BURST_TYPE_H=70,PKT_BURST_TYPE_L=69,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_CACHE_H=90,PKT_CACHE_L=87,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=72,PKT_DATA_SIDEBAND_L=72,PKT_DEST_ID_H=82,PKT_DEST_ID_L=79,PKT_PROTECTION_H=86,PKT_PROTECTION_L=84,PKT_QOS_H=74,PKT_QOS_L=74,PKT_SRC_ID_H=78,PKT_SRC_ID_L=75,PKT_THREAD_ID_H=83,PKT_THREAD_ID_L=83,PKT_TRANS_COMPRESSED_READ=54,PKT_TRANS_EXCLUSIVE=59,PKT_TRANS_LOCK=58,PKT_TRANS_POSTED=55,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,ST_CHANNEL_W=14,ST_DATA_W=93,SUPPRESS_0_BYTEEN_RSP=0"
   instancePathKey="MPSoC:.:cpu1_instruction_master_translator_avalon_universal_master_0_agent"
   kind="altera_merlin_master_agent"
   version="12.1"
   name="altera_merlin_master_agent">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MPSoC"
     as="cpu1_instruction_master_translator_avalon_universal_master_0_agent,cpu0_data_master_translator_avalon_universal_master_0_agent,cpu0_instruction_master_translator_avalon_universal_master_0_agent,cpu1_data_master_translator_avalon_universal_master_0_agent" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 89 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message
       level="Info"
       culprit="cpu1_instruction_master_translator_avalon_universal_master_0_agent"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_master_agent</b> "<b>cpu1_instruction_master_translator_avalon_universal_master_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:12.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ID=0,MAX_BURSTWRAP=7,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_BEGIN_BURST=73,PKT_BURSTWRAP_H=65,PKT_BURSTWRAP_L=63,PKT_BURST_SIZE_H=68,PKT_BURST_SIZE_L=66,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=82,PKT_DEST_ID_L=79,PKT_PROTECTION_H=86,PKT_PROTECTION_L=84,PKT_RESPONSE_STATUS_H=92,PKT_RESPONSE_STATUS_L=91,PKT_SRC_ID_H=78,PKT_SRC_ID_L=75,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=54,PKT_TRANS_LOCK=58,PKT_TRANS_POSTED=55,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=14,ST_DATA_W=93,SUPPRESS_0_BYTEEN_CMD=0"
   instancePathKey="MPSoC:.:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent"
   kind="altera_merlin_slave_agent"
   version="12.1"
   name="altera_merlin_slave_agent">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent.sv"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MPSoC"
     as="cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent,onchip_mem1_s1_translator_avalon_universal_slave_0_agent,onchip_memdata1_s1_translator_avalon_universal_slave_0_agent,fifo_0_out_translator_avalon_universal_slave_0_agent,fifo_0_in_csr_translator_avalon_universal_slave_0_agent,onchip_mem0_s1_translator_avalon_universal_slave_0_agent,timer0_s1_translator_avalon_universal_slave_0_agent,jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,sysid_control_slave_translator_avalon_universal_slave_0_agent,onchip_memdata0_s1_translator_avalon_universal_slave_0_agent,cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent,fifo_0_in_translator_avalon_universal_slave_0_agent,timer1_s1_translator_avalon_universal_slave_0_agent,jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 85 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message
       level="Info"
       culprit="cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:12.1:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=94,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="MPSoC:.:cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="12.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MPSoC"
     as="cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,onchip_mem1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,onchip_memdata1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,fifo_0_out_translator_avalon_universal_slave_0_agent_rsp_fifo,fifo_0_in_csr_translator_avalon_universal_slave_0_agent_rsp_fifo,onchip_mem0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,timer0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,jtag_uart0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,onchip_memdata0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,cpu0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,fifo_0_in_translator_avalon_universal_slave_0_agent_rsp_fifo,timer1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,jtag_uart1_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 84 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message
       level="Info"
       culprit="cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>cpu1_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=00010,00100,00001,10000,01000,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DESTINATION_ID=1,2,0,4,3,END_ADDRESS=0x20000,0x30000,0x31000,0x31040,0x31050,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=82,PKT_DEST_ID_L=79,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SLAVES_INFO=1:00010:0x10000:0x20000:both,2:00100:0x28000:0x30000:both,0:00001:0x30800:0x31000:both,4:10000:0x31020:0x31040:both,3:01000:0x3104c:0x31050:both,START_ADDRESS=0x10000,0x28000,0x30800,0x31020,0x3104c,ST_CHANNEL_W=14,ST_DATA_W=93,TYPE_OF_TRANSACTION=both,both,both,both,both"
   instancePathKey="MPSoC:.:addr_router"
   kind="altera_merlin_router"
   version="12.1"
   name="MPSoC_addr_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="addr_router" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 57 starting:altera_merlin_router "submodules/MPSoC_addr_router"</message>
   <message level="Info" culprit="addr_router"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=00000010,00100000,01000000,00000001,00000100,00010000,00001000,10000000,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=5,DESTINATION_ID=5,9,10,4,6,8,7,11,END_ADDRESS=0x20000,0x30000,0x31000,0x31040,0x31060,0x31068,0x31070,0x31078,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=82,PKT_DEST_ID_L=79,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SLAVES_INFO=5:00000010:0x10000:0x20000:both,9:00100000:0x28000:0x30000:both,10:01000000:0x30800:0x31000:both,4:00000001:0x31020:0x31040:both,6:00000100:0x31040:0x31060:both,8:00010000:0x31060:0x31068:both,7:00001000:0x31068:0x31070:both,11:10000000:0x31074:0x31078:both,START_ADDRESS=0x10000,0x28000,0x30800,0x31020,0x31040,0x31060,0x31068,0x31074,ST_CHANNEL_W=14,ST_DATA_W=93,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both"
   instancePathKey="MPSoC:.:addr_router_001"
   kind="altera_merlin_router"
   version="12.1"
   name="MPSoC_addr_router_001">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="addr_router_001" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 56 starting:altera_merlin_router "submodules/MPSoC_addr_router_001"</message>
   <message level="Info" culprit="addr_router_001"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=00010,00100,01000,00001,10000,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=5,DESTINATION_ID=5,9,10,4,11,END_ADDRESS=0x20000,0x30000,0x31000,0x31040,0x31078,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=82,PKT_DEST_ID_L=79,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SLAVES_INFO=5:00010:0x10000:0x20000:both,9:00100:0x28000:0x30000:both,10:01000:0x30800:0x31000:both,4:00001:0x31020:0x31040:both,11:10000:0x31074:0x31078:both,START_ADDRESS=0x10000,0x28000,0x30800,0x31020,0x31074,ST_CHANNEL_W=14,ST_DATA_W=93,TYPE_OF_TRANSACTION=both,both,both,both,both"
   instancePathKey="MPSoC:.:addr_router_002"
   kind="altera_merlin_router"
   version="12.1"
   name="MPSoC_addr_router_002">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="addr_router_002" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 55 starting:altera_merlin_router "submodules/MPSoC_addr_router_002"</message>
   <message level="Info" culprit="addr_router_002"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=00000010,00000100,00000001,01000000,00010000,10000000,00001000,00100000,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DESTINATION_ID=1,2,0,12,4,13,3,8,END_ADDRESS=0x20000,0x30000,0x31000,0x31020,0x31040,0x31048,0x31050,0x31068,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=82,PKT_DEST_ID_L=79,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SLAVES_INFO=1:00000010:0x10000:0x20000:both,2:00000100:0x28000:0x30000:both,0:00000001:0x30800:0x31000:both,12:01000000:0x31000:0x31020:both,4:00010000:0x31020:0x31040:both,13:10000000:0x31040:0x31048:both,3:00001000:0x3104c:0x31050:both,8:00100000:0x31060:0x31068:both,START_ADDRESS=0x10000,0x28000,0x30800,0x31000,0x31020,0x31040,0x3104c,0x31060,ST_CHANNEL_W=14,ST_DATA_W=93,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both"
   instancePathKey="MPSoC:.:addr_router_003"
   kind="altera_merlin_router"
   version="12.1"
   name="MPSoC_addr_router_003">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_addr_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="addr_router_003" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 54 starting:altera_merlin_router "submodules/MPSoC_addr_router_003"</message>
   <message level="Info" culprit="addr_router_003"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>addr_router_003</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,3,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=82,PKT_DEST_ID_L=79,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SLAVES_INFO=0:01:0x0:0x0:both,3:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=93,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="MPSoC:.:id_router"
   kind="altera_merlin_router"
   version="12.1"
   name="MPSoC_id_router">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MPSoC"
     as="id_router,id_router_001,id_router_002,id_router_003" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 53 starting:altera_merlin_router "submodules/MPSoC_id_router"</message>
   <message level="Info" culprit="id_router"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>id_router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DESTINATION_ID=0,1,2,3,END_ADDRESS=0x0,0x0,0x0,0x0,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=82,PKT_DEST_ID_L=79,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SLAVES_INFO=0:0001:0x0:0x0:both,1:0010:0x0:0x0:both,2:0100:0x0:0x0:both,3:1000:0x0:0x0:both,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=93,TYPE_OF_TRANSACTION=both,both,both,both"
   instancePathKey="MPSoC:.:id_router_004"
   kind="altera_merlin_router"
   version="12.1"
   name="MPSoC_id_router_004">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="id_router_004" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 49 starting:altera_merlin_router "submodules/MPSoC_id_router_004"</message>
   <message level="Info" culprit="id_router_004"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DESTINATION_ID=1,2,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=82,PKT_DEST_ID_L=79,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SLAVES_INFO=1:01:0x0:0x0:both,2:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=93,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="MPSoC:.:id_router_005"
   kind="altera_merlin_router"
   version="12.1"
   name="MPSoC_id_router_005">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MPSoC"
     as="id_router_005,id_router_009,id_router_010,id_router_011" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 48 starting:altera_merlin_router "submodules/MPSoC_id_router_005"</message>
   <message level="Info" culprit="id_router_005"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DESTINATION_ID=1,END_ADDRESS=0x0,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=82,PKT_DEST_ID_L=79,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SLAVES_INFO=1:1:0x0:0x0:both,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=93,TYPE_OF_TRANSACTION=both"
   instancePathKey="MPSoC:.:id_router_006"
   kind="altera_merlin_router"
   version="12.1"
   name="MPSoC_id_router_006">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="id_router_006,id_router_007" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 47 starting:altera_merlin_router "submodules/MPSoC_id_router_006"</message>
   <message level="Info" culprit="id_router_006"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=1,DESTINATION_ID=1,3,END_ADDRESS=0x0,0x0,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=82,PKT_DEST_ID_L=79,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SLAVES_INFO=1:01:0x0:0x0:both,3:10:0x0:0x0:both,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=14,ST_DATA_W=93,TYPE_OF_TRANSACTION=both,both"
   instancePathKey="MPSoC:.:id_router_008"
   kind="altera_merlin_router"
   version="12.1"
   name="MPSoC_id_router_008">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_008.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="id_router_008" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 45 starting:altera_merlin_router "submodules/MPSoC_id_router_008"</message>
   <message level="Info" culprit="id_router_008"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_008</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:12.1:AUTO_CLK_CLOCK_RATE=-1,CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=3,DESTINATION_ID=3,END_ADDRESS=0x0,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PKT_ADDR_H=53,PKT_ADDR_L=36,PKT_DEST_ID_H=82,PKT_DEST_ID_L=79,PKT_TRANS_READ=57,PKT_TRANS_WRITE=56,SLAVES_INFO=3:1:0x0:0x0:both,START_ADDRESS=0x0,ST_CHANNEL_W=14,ST_DATA_W=93,TYPE_OF_TRANSACTION=both"
   instancePathKey="MPSoC:.:id_router_012"
   kind="altera_merlin_router"
   version="12.1"
   name="MPSoC_id_router_012">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_id_router_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="id_router_012,id_router_013" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 41 starting:altera_merlin_router "submodules/MPSoC_id_router_012"</message>
   <message level="Info" culprit="id_router_012"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_router</b> "<b>id_router_012</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,ENFORCE_ORDER=1,MAX_OUTSTANDING_RESPONSES=1,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=62,PKT_BYTE_CNT_L=60,PKT_DEST_ID_H=82,PKT_DEST_ID_L=79,PKT_TRANS_POSTED=55,PKT_TRANS_WRITE=56,PREVENT_HAZARDS=0,ST_CHANNEL_W=14,ST_DATA_W=93,VALID_WIDTH=14"
   instancePathKey="MPSoC:.:limiter"
   kind="altera_merlin_traffic_limiter"
   version="12.1"
   name="altera_merlin_traffic_limiter">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter.sv"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/avalon_st/altera_avalon_st_pipeline_stage/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="limiter,limiter_001" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 39 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="limiter"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>limiter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,SYNC_DEPTH=2"
   instancePathKey="MPSoC:.:rst_controller"
   kind="altera_reset_controller"
   version="12.1"
   name="altera_reset_controller">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.v"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_synchronizer.v"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller.sdc"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MPSoC"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 37 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=14,ST_DATA_W=93,VALID_WIDTH=14"
   instancePathKey="MPSoC:.:cmd_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="MPSoC_cmd_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <parameter name="ST_DATA_W" value="93" />
  <parameter name="VALID_WIDTH" value="14" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cmd_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="cmd_xbar_demux,cmd_xbar_demux_002" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 33 starting:altera_merlin_demultiplexer "submodules/MPSoC_cmd_xbar_demux"</message>
   <message level="Info" culprit="cmd_xbar_demux"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=8,ST_CHANNEL_W=14,ST_DATA_W=93,VALID_WIDTH=1"
   instancePathKey="MPSoC:.:cmd_xbar_demux_001"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="MPSoC_cmd_xbar_demux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="8" />
  <parameter name="ST_DATA_W" value="93" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cmd_xbar_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="cmd_xbar_demux_001,cmd_xbar_demux_003" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 32 starting:altera_merlin_demultiplexer "submodules/MPSoC_cmd_xbar_demux_001"</message>
   <message level="Info" culprit="cmd_xbar_demux_001"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_xbar_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=58,ST_CHANNEL_W=14,ST_DATA_W=93,USE_EXTERNAL_ARB=0"
   instancePathKey="MPSoC:.:cmd_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="MPSoC_cmd_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="93" />
  <parameter name="PKT_TRANS_LOCK" value="58" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cmd_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MPSoC"
     as="cmd_xbar_mux,cmd_xbar_mux_001,cmd_xbar_mux_002,cmd_xbar_mux_003,cmd_xbar_mux_005,cmd_xbar_mux_008,cmd_xbar_mux_009,cmd_xbar_mux_010,cmd_xbar_mux_011" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 29 starting:altera_merlin_multiplexer "submodules/MPSoC_cmd_xbar_mux"</message>
   <message level="Info" culprit="cmd_xbar_mux"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=58,ST_CHANNEL_W=14,ST_DATA_W=93,USE_EXTERNAL_ARB=0"
   instancePathKey="MPSoC:.:cmd_xbar_mux_004"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="MPSoC_cmd_xbar_mux_004">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="93" />
  <parameter name="PKT_TRANS_LOCK" value="58" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_cmd_xbar_mux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="cmd_xbar_mux_004" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 25 starting:altera_merlin_multiplexer "submodules/MPSoC_cmd_xbar_mux_004"</message>
   <message level="Info" culprit="cmd_xbar_mux_004"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_xbar_mux_004</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=14,ST_DATA_W=93,VALID_WIDTH=1"
   instancePathKey="MPSoC:.:rsp_xbar_demux"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="MPSoC_rsp_xbar_demux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <parameter name="ST_DATA_W" value="93" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MPSoC"
     as="rsp_xbar_demux,rsp_xbar_demux_001,rsp_xbar_demux_002,rsp_xbar_demux_003,rsp_xbar_demux_005,rsp_xbar_demux_008,rsp_xbar_demux_009,rsp_xbar_demux_010,rsp_xbar_demux_011" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 19 starting:altera_merlin_demultiplexer "submodules/MPSoC_rsp_xbar_demux"</message>
   <message level="Info" culprit="rsp_xbar_demux"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=14,ST_DATA_W=93,VALID_WIDTH=1"
   instancePathKey="MPSoC:.:rsp_xbar_demux_004"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="MPSoC_rsp_xbar_demux_004">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <parameter name="ST_DATA_W" value="93" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_demux_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="rsp_xbar_demux_004" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 15 starting:altera_merlin_demultiplexer "submodules/MPSoC_rsp_xbar_demux_004"</message>
   <message level="Info" culprit="rsp_xbar_demux_004"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:12.1:AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=14,ST_DATA_W=93,VALID_WIDTH=1"
   instancePathKey="MPSoC:.:rsp_xbar_demux_006"
   kind="altera_merlin_demultiplexer"
   version="12.1"
   name="MPSoC_rsp_xbar_demux_006">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <parameter name="ST_DATA_W" value="93" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_demux_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="MPSoC"
     as="rsp_xbar_demux_006,rsp_xbar_demux_007,rsp_xbar_demux_012,rsp_xbar_demux_013" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 13 starting:altera_merlin_demultiplexer "submodules/MPSoC_rsp_xbar_demux_006"</message>
   <message level="Info" culprit="rsp_xbar_demux_006"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_xbar_demux_006</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=58,ST_CHANNEL_W=14,ST_DATA_W=93,USE_EXTERNAL_ARB=0"
   instancePathKey="MPSoC:.:rsp_xbar_mux"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="MPSoC_rsp_xbar_mux">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="93" />
  <parameter name="PKT_TRANS_LOCK" value="58" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="rsp_xbar_mux,rsp_xbar_mux_002" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 5 starting:altera_merlin_multiplexer "submodules/MPSoC_rsp_xbar_mux"</message>
   <message level="Info" culprit="rsp_xbar_mux"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:12.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,AUTO_CLK_CLOCK_RATE=-1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0),NUM_INPUTS=8,PIPELINE_ARB=0,PKT_TRANS_LOCK=58,ST_CHANNEL_W=14,ST_DATA_W=93,USE_EXTERNAL_ARB=0"
   instancePathKey="MPSoC:.:rsp_xbar_mux_001"
   kind="altera_merlin_multiplexer"
   version="12.1"
   name="MPSoC_rsp_xbar_mux_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="NUM_INPUTS" value="8" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="response_status(92:91) cache(90:87) protection(86:84) thread_id(83) dest_id(82:79) src_id(78:75) qos(74) begin_burst(73) data_sideband(72) addr_sideband(71) burst_type(70:69) burst_size(68:66) burstwrap(65:63) byte_cnt(62:60) trans_exclusive(59) trans_lock(58) trans_read(57) trans_write(56) trans_posted(55) trans_compressed_read(54) addr(53:36) byteen(35:32) data(31:0)" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="93" />
  <parameter name="PKT_TRANS_LOCK" value="58" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1,1,1" />
  <parameter name="ST_CHANNEL_W" value="14" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_rsp_xbar_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl"
       attributes="" />
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="rsp_xbar_mux_001,rsp_xbar_mux_003" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 4 starting:altera_merlin_multiplexer "submodules/MPSoC_rsp_xbar_mux_001"</message>
   <message level="Info" culprit="rsp_xbar_mux_001"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_xbar_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:12.1:AUTO_DEVICE_FAMILY=Cyclone IV E,IRQ_MAP=0:1,1:16,2:15,NUM_RCVRS=3,SENDER_IRQ_WIDTH=32"
   instancePathKey="MPSoC:.:irq_mapper"
   kind="altera_irq_mapper"
   version="12.1"
   name="MPSoC_irq_mapper">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter name="IRQ_MAP" value="0:1,1:16,2:15" />
  <parameter name="NUM_RCVRS" value="3" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 1 starting:altera_irq_mapper "submodules/MPSoC_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:12.1:AUTO_DEVICE_FAMILY=Cyclone IV E,IRQ_MAP=0:16,1:1,2:15,NUM_RCVRS=3,SENDER_IRQ_WIDTH=32"
   instancePathKey="MPSoC:.:irq_mapper_001"
   kind="altera_irq_mapper"
   version="12.1"
   name="MPSoC_irq_mapper_001">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="SENDER_IRQ_WIDTH" value="32" />
  <parameter name="IRQ_MAP" value="0:16,1:1,2:15" />
  <parameter name="NUM_RCVRS" value="3" />
  <generatedFiles>
   <file
       path="E:/Semester_06/CO503_Advanced_Embedded_Systems/Practicals/Practical_3_MPSoC_Design/MPSoC2/MPSoC/db/ip/MPSoC/submodules/MPSoC_irq_mapper_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/altera/12.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl"
       attributes="" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="MPSoC" as="irq_mapper_001" />
  <messages>
   <message level="Debug" culprit="MPSoC">queue size: 0 starting:altera_irq_mapper "submodules/MPSoC_irq_mapper_001"</message>
   <message level="Info" culprit="irq_mapper_001"><![CDATA["<b>MPSoC</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper_001</b>"]]></message>
  </messages>
 </entity>
</deploy>
