<stg><name>seq_align_banded_Pipeline_VITIS_LOOP_1361_3</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ip = alloca i32 1

]]></Node>
<StgValue><ssdm name="ip"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i9 0, i9 %ip

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc53:0 %ip_1 = load i9 %ip

]]></Node>
<StgValue><ssdm name="ip_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc53:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53:2 %icmp_ln1361 = icmp_eq  i9 %ip_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln1361"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc53:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc53:4 %add_ln1361 = add i9 %ip_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln1361"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc53:5 %br_ln1361 = br i1 %icmp_ln1361, void %for.inc53.split, void %for.inc82.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1361"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc53.split:0 %specloopname_ln1361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln1361"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.split:1 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %ip_1, i32 1, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
for.inc53.split:2 %zext_ln1363 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln1363"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:3 %last_pe_score_addr_1 = getelementptr i31 %last_pe_score, i64 0, i64 %zext_ln1363

]]></Node>
<StgValue><ssdm name="last_pe_score_addr_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="31" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:4 %last_pe_score_1_addr = getelementptr i31 %last_pe_score_1, i64 0, i64 %zext_ln1363

]]></Node>
<StgValue><ssdm name="last_pe_score_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="9">
<![CDATA[
for.inc53.split:5 %trunc_ln1363 = trunc i9 %ip_1

]]></Node>
<StgValue><ssdm name="trunc_ln1363"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc53.split:6 %br_ln1363 = br i1 %trunc_ln1363, void %arrayidx52.case.0, void %arrayidx52.case.1

]]></Node>
<StgValue><ssdm name="br_ln1363"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1361" val="0"/>
<literal name="trunc_ln1363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="31" op_1_bw="7">
<![CDATA[
arrayidx52.case.0:0 %store_ln1363 = store i31 0, i7 %last_pe_score_addr_1

]]></Node>
<StgValue><ssdm name="store_ln1363"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1361" val="0"/>
<literal name="trunc_ln1363" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.0:1 %br_ln1363 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln1363"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1361" val="0"/>
<literal name="trunc_ln1363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="31" op_1_bw="7">
<![CDATA[
arrayidx52.case.1:0 %store_ln1363 = store i31 0, i7 %last_pe_score_1_addr

]]></Node>
<StgValue><ssdm name="store_ln1363"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1361" val="0"/>
<literal name="trunc_ln1363" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.case.1:1 %br_ln1363 = br void %arrayidx52.exit

]]></Node>
<StgValue><ssdm name="br_ln1363"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx52.exit:0 %store_ln1361 = store i9 %add_ln1361, i9 %ip

]]></Node>
<StgValue><ssdm name="store_ln1361"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
arrayidx52.exit:1 %br_ln1361 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln1361"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0">
<![CDATA[
for.inc82.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
