var g_data = {"10":{"st":"inst","pa":0,"n":"/top/intf0","l":"SystemVerilog","sn":9,"du":{"n":"work.ram_if","s":1,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"intf0","s":10,"z":1}],"loc":{"cp":99.35,"data":{"s":[14,14,1],"b":[8,8,1],"t":[104,102,1]}}},"11":{"st":"inst","pa":0,"n":"/top/intf1","l":"SystemVerilog","sn":9,"du":{"n":"work.ram_if","s":1,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"intf1","s":11,"z":1}],"loc":{"cp":99.35,"data":{"s":[14,14,1],"b":[8,8,1],"t":[104,102,1]}}},"13":{"st":"inst","pa":0,"n":"/top/dut/LATENCY_MODULE","l":"Verilog","sn":13,"du":{"n":"work.latency","s":7,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"dut","s":12,"b":1},{"n":"LATENCY_MODULE","s":13,"z":1}],"loc":{"cp":100.00,"data":{"s":[48,48,1],"t":[172,172,1]}}},"14":{"st":"inst","pa":0,"n":"/top/dut/DP_RAM","l":"Verilog","sn":13,"du":{"n":"work.modified_dual_mem","s":8,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"dut","s":12,"b":1},{"n":"DP_RAM","s":14,"z":1}],"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[108,108,1]}}},"12":{"st":"inst","pa":0,"n":"/top/dut","l":"Verilog","sn":9,"du":{"n":"work.latency_top","s":6,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"dut","s":12,"z":1}],"children":[{"n":"DP_RAM","id":14,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"LATENCY_MODULE","id":13,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[56,56],"b":[8,8],"fc":[8,8],"t":[288,288]}},"loc":{"cp":100.00,"data":{"t":[172,172,1]}}},"9":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":9,"du":{"n":"work.top","s":5,"b":1},"bc":[{"n":"top","s":9,"z":1}],"children":[{"n":"dut","id":12,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00},{"n":"intf1","id":11,"zf":1,"tc":99.35,"s":100.00,"b":100.00,"t":98.07},{"n":"intf0","id":10,"zf":1,"tc":99.35,"s":100.00,"b":100.00,"t":98.07}],"rec":{"cp":99.05,"data":{"s":[102,98],"b":[24,24],"fc":[8,8],"t":[496,492],"a":[2,2]}},"loc":{"cp":88.88,"data":{"s":[18,14,1],"a":[2,2,1]}}},"16":{"st":"inst","pa":0,"n":"/ram_pkg","l":"SystemVerilog","sn":3,"du":{"n":"work.ram_pkg","s":3,"b":1},"bc":[{"n":"ram_pkg","s":16,"z":1}],"loc":{"cp":63.71,"data":{"s":[93,71,1],"b":[27,19,1],"fc":[18,8,1]}}},"17":{"st":"inst","pa":0,"n":"/top_sv_unit","l":"SystemVerilog","sn":9,"du":{"n":"work.top_sv_unit","s":4,"b":1},"bc":[{"n":"top_sv_unit","s":17,"z":1}],"loc":{"cp":87.50,"data":{"s":[64,48,1],"b":[4,3,1],"fc":[1,1,1],"gb":[180,180,1],"cvpc":[8,1],"g":[2,100.00,1]}}},"7":{"st":"du","pa":0,"n":"work.latency","l":"Verilog","sn":14,"one_inst":13,"loc":{"cp":100.00,"data":{"s":[48,48,1],"t":[172,172,1]}}},"6":{"st":"du","pa":0,"n":"work.latency_top","l":"Verilog","sn":13,"one_inst":12,"loc":{"cp":100.00,"data":{"t":[172,172,1]}}},"8":{"st":"du","pa":0,"n":"work.modified_dual_mem","l":"Verilog","sn":15,"one_inst":14,"loc":{"cp":100.00,"data":{"s":[8,8,1],"b":[8,8,1],"fc":[8,8,1],"t":[108,108,1]}}},"1":{"st":"du","pa":0,"n":"work.ram_if","l":"SystemVerilog","sn":1,"loc":{"cp":99.35,"data":{"s":[14,14,1],"b":[8,8,1],"t":[104,102,1]}}},"3":{"st":"du","pa":0,"n":"work.ram_pkg","l":"SystemVerilog","sn":3,"one_inst":16,"loc":{"cp":63.71,"data":{"s":[93,71,1],"b":[27,19,1],"fc":[18,8,1]}}},"5":{"st":"du","pa":0,"n":"work.top","l":"Verilog","sn":9,"one_inst":9,"loc":{"cp":88.88,"data":{"s":[18,14,1],"a":[2,2,1]}}},"4":{"st":"du","pa":0,"n":"work.top_sv_unit","l":"SystemVerilog","sn":9,"one_inst":17,"loc":{"cp":87.50,"data":{"s":[64,48,1],"b":[4,3,1],"fc":[1,1,1],"gb":[180,180,1],"cvpc":[8,1],"g":[2,100.00,1]}}}};
processSummaryData(g_data);