instrcution_memory.v,verilog,xil_defaultlib,../../../../lab.srcs/sources_1/ip/instrcution_memory/sim/instrcution_memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
