
CV6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002bd4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008d8  08002c94  08002c94  00012c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800356c  0800356c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  0800356c  0800356c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800356c  0800356c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800356c  0800356c  0001356c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003570  08003570  00013570  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003574  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  2000000c  08003580  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  08003580  000200ec  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000071eb  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000016c8  00000000  00000000  0002721f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000738  00000000  00000000  000288e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000660  00000000  00000000  00029020  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000cfc3  00000000  00000000  00029680  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007206  00000000  00000000  00036643  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000479f7  00000000  00000000  0003d849  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00085240  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001834  00000000  00000000  000852bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002c7c 	.word	0x08002c7c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002c7c 	.word	0x08002c7c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <OWInit>:
/******************************************************************
 * LOW LEVEL functions for 1-wire bus
 ******************************************************************/

void OWInit(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
    OWSetLink(1);
 80003f8:	2390      	movs	r3, #144	; 0x90
 80003fa:	05db      	lsls	r3, r3, #23
 80003fc:	2280      	movs	r2, #128	; 0x80
 80003fe:	00d2      	lsls	r2, r2, #3
 8000400:	619a      	str	r2, [r3, #24]
    OWInitHw();

    OWReset();
 8000402:	f000 f803 	bl	800040c <OWReset>
}
 8000406:	46c0      	nop			; (mov r8, r8)
 8000408:	46bd      	mov	sp, r7
 800040a:	bd80      	pop	{r7, pc}

0800040c <OWReset>:

uint8_t OWReset(void)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b084      	sub	sp, #16
 8000410:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000412:	b672      	cpsid	i
    uint8_t result;

    DELAY_G;
    __disable_irq();
    OWSetLink(0);
 8000414:	2390      	movs	r3, #144	; 0x90
 8000416:	05db      	lsls	r3, r3, #23
 8000418:	2280      	movs	r2, #128	; 0x80
 800041a:	00d2      	lsls	r2, r2, #3
 800041c:	629a      	str	r2, [r3, #40]	; 0x28
 800041e:	23ff      	movs	r3, #255	; 0xff
 8000420:	005b      	lsls	r3, r3, #1
 8000422:	603b      	str	r3, [r7, #0]

/* Dumb delay for F030. Tuned for default clock configuration, i.e. 48MHz with 1 wait state. */
__attribute__((always_inline))
inline static void _delay_us(volatile uint32_t micros)
{
    micros = (micros * 19) / 4; /* Go to clock cycles */
 8000424:	683a      	ldr	r2, [r7, #0]
 8000426:	0013      	movs	r3, r2
 8000428:	00db      	lsls	r3, r3, #3
 800042a:	189b      	adds	r3, r3, r2
 800042c:	005b      	lsls	r3, r3, #1
 800042e:	189b      	adds	r3, r3, r2
 8000430:	089b      	lsrs	r3, r3, #2
 8000432:	603b      	str	r3, [r7, #0]
    while (micros--); /* Wait till done */
 8000434:	683b      	ldr	r3, [r7, #0]
 8000436:	1e5a      	subs	r2, r3, #1
 8000438:	603a      	str	r2, [r7, #0]
 800043a:	2b00      	cmp	r3, #0
 800043c:	d1fa      	bne.n	8000434 <OWReset+0x28>
    DELAY_H;
    OWSetLink(1);
 800043e:	2390      	movs	r3, #144	; 0x90
 8000440:	05db      	lsls	r3, r3, #23
 8000442:	2280      	movs	r2, #128	; 0x80
 8000444:	00d2      	lsls	r2, r2, #3
 8000446:	619a      	str	r2, [r3, #24]
 8000448:	2346      	movs	r3, #70	; 0x46
 800044a:	60bb      	str	r3, [r7, #8]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 800044c:	68ba      	ldr	r2, [r7, #8]
 800044e:	0013      	movs	r3, r2
 8000450:	00db      	lsls	r3, r3, #3
 8000452:	189b      	adds	r3, r3, r2
 8000454:	005b      	lsls	r3, r3, #1
 8000456:	189b      	adds	r3, r3, r2
 8000458:	089b      	lsrs	r3, r3, #2
 800045a:	60bb      	str	r3, [r7, #8]
    while (micros--); /* Wait till done */
 800045c:	68bb      	ldr	r3, [r7, #8]
 800045e:	1e5a      	subs	r2, r3, #1
 8000460:	60ba      	str	r2, [r7, #8]
 8000462:	2b00      	cmp	r3, #0
 8000464:	d1fa      	bne.n	800045c <OWReset+0x50>
    DELAY_I;
    result = OWGetLink();
 8000466:	2390      	movs	r3, #144	; 0x90
 8000468:	05db      	lsls	r3, r3, #23
 800046a:	691a      	ldr	r2, [r3, #16]
 800046c:	2380      	movs	r3, #128	; 0x80
 800046e:	00db      	lsls	r3, r3, #3
 8000470:	4013      	ands	r3, r2
 8000472:	1e5a      	subs	r2, r3, #1
 8000474:	4193      	sbcs	r3, r2
 8000476:	b2da      	uxtb	r2, r3
 8000478:	230f      	movs	r3, #15
 800047a:	18fb      	adds	r3, r7, r3
 800047c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800047e:	b662      	cpsie	i
 8000480:	4b0a      	ldr	r3, [pc, #40]	; (80004ac <OWReset+0xa0>)
 8000482:	607b      	str	r3, [r7, #4]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 8000484:	687a      	ldr	r2, [r7, #4]
 8000486:	0013      	movs	r3, r2
 8000488:	00db      	lsls	r3, r3, #3
 800048a:	189b      	adds	r3, r3, r2
 800048c:	005b      	lsls	r3, r3, #1
 800048e:	189b      	adds	r3, r3, r2
 8000490:	089b      	lsrs	r3, r3, #2
 8000492:	607b      	str	r3, [r7, #4]
    while (micros--); /* Wait till done */
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	1e5a      	subs	r2, r3, #1
 8000498:	607a      	str	r2, [r7, #4]
 800049a:	2b00      	cmp	r3, #0
 800049c:	d1fa      	bne.n	8000494 <OWReset+0x88>
    __enable_irq();
    DELAY_J;
    return result;
 800049e:	230f      	movs	r3, #15
 80004a0:	18fb      	adds	r3, r7, r3
 80004a2:	781b      	ldrb	r3, [r3, #0]
}
 80004a4:	0018      	movs	r0, r3
 80004a6:	46bd      	mov	sp, r7
 80004a8:	b004      	add	sp, #16
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	00000d0c 	.word	0x00000d0c

080004b0 <OWWriteBit>:

void OWWriteBit(uint8_t bit)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b086      	sub	sp, #24
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	0002      	movs	r2, r0
 80004b8:	1dfb      	adds	r3, r7, #7
 80004ba:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80004bc:	b672      	cpsid	i
    __disable_irq();
    if (bit) {
 80004be:	1dfb      	adds	r3, r7, #7
 80004c0:	781b      	ldrb	r3, [r3, #0]
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d028      	beq.n	8000518 <OWWriteBit+0x68>
        OWSetLink(0);
 80004c6:	2390      	movs	r3, #144	; 0x90
 80004c8:	05db      	lsls	r3, r3, #23
 80004ca:	2280      	movs	r2, #128	; 0x80
 80004cc:	00d2      	lsls	r2, r2, #3
 80004ce:	629a      	str	r2, [r3, #40]	; 0x28
 80004d0:	2304      	movs	r3, #4
 80004d2:	60bb      	str	r3, [r7, #8]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 80004d4:	68ba      	ldr	r2, [r7, #8]
 80004d6:	0013      	movs	r3, r2
 80004d8:	00db      	lsls	r3, r3, #3
 80004da:	189b      	adds	r3, r3, r2
 80004dc:	005b      	lsls	r3, r3, #1
 80004de:	189b      	adds	r3, r3, r2
 80004e0:	089b      	lsrs	r3, r3, #2
 80004e2:	60bb      	str	r3, [r7, #8]
    while (micros--); /* Wait till done */
 80004e4:	68bb      	ldr	r3, [r7, #8]
 80004e6:	1e5a      	subs	r2, r3, #1
 80004e8:	60ba      	str	r2, [r7, #8]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d1fa      	bne.n	80004e4 <OWWriteBit+0x34>
        DELAY_A;
        OWSetLink(1);
 80004ee:	2390      	movs	r3, #144	; 0x90
 80004f0:	05db      	lsls	r3, r3, #23
 80004f2:	2280      	movs	r2, #128	; 0x80
 80004f4:	00d2      	lsls	r2, r2, #3
 80004f6:	619a      	str	r2, [r3, #24]
 80004f8:	2342      	movs	r3, #66	; 0x42
 80004fa:	60fb      	str	r3, [r7, #12]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 80004fc:	68fa      	ldr	r2, [r7, #12]
 80004fe:	0013      	movs	r3, r2
 8000500:	00db      	lsls	r3, r3, #3
 8000502:	189b      	adds	r3, r3, r2
 8000504:	005b      	lsls	r3, r3, #1
 8000506:	189b      	adds	r3, r3, r2
 8000508:	089b      	lsrs	r3, r3, #2
 800050a:	60fb      	str	r3, [r7, #12]
    while (micros--); /* Wait till done */
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	1e5a      	subs	r2, r3, #1
 8000510:	60fa      	str	r2, [r7, #12]
 8000512:	2b00      	cmp	r3, #0
 8000514:	d1fa      	bne.n	800050c <OWWriteBit+0x5c>
 8000516:	e027      	b.n	8000568 <OWWriteBit+0xb8>
        DELAY_B;
    } else {
        OWSetLink(0);
 8000518:	2390      	movs	r3, #144	; 0x90
 800051a:	05db      	lsls	r3, r3, #23
 800051c:	2280      	movs	r2, #128	; 0x80
 800051e:	00d2      	lsls	r2, r2, #3
 8000520:	629a      	str	r2, [r3, #40]	; 0x28
 8000522:	2341      	movs	r3, #65	; 0x41
 8000524:	613b      	str	r3, [r7, #16]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 8000526:	693a      	ldr	r2, [r7, #16]
 8000528:	0013      	movs	r3, r2
 800052a:	00db      	lsls	r3, r3, #3
 800052c:	189b      	adds	r3, r3, r2
 800052e:	005b      	lsls	r3, r3, #1
 8000530:	189b      	adds	r3, r3, r2
 8000532:	089b      	lsrs	r3, r3, #2
 8000534:	613b      	str	r3, [r7, #16]
    while (micros--); /* Wait till done */
 8000536:	693b      	ldr	r3, [r7, #16]
 8000538:	1e5a      	subs	r2, r3, #1
 800053a:	613a      	str	r2, [r7, #16]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d1fa      	bne.n	8000536 <OWWriteBit+0x86>
        DELAY_C;
        OWSetLink(1);
 8000540:	2390      	movs	r3, #144	; 0x90
 8000542:	05db      	lsls	r3, r3, #23
 8000544:	2280      	movs	r2, #128	; 0x80
 8000546:	00d2      	lsls	r2, r2, #3
 8000548:	619a      	str	r2, [r3, #24]
 800054a:	2305      	movs	r3, #5
 800054c:	617b      	str	r3, [r7, #20]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 800054e:	697a      	ldr	r2, [r7, #20]
 8000550:	0013      	movs	r3, r2
 8000552:	00db      	lsls	r3, r3, #3
 8000554:	189b      	adds	r3, r3, r2
 8000556:	005b      	lsls	r3, r3, #1
 8000558:	189b      	adds	r3, r3, r2
 800055a:	089b      	lsrs	r3, r3, #2
 800055c:	617b      	str	r3, [r7, #20]
    while (micros--); /* Wait till done */
 800055e:	697b      	ldr	r3, [r7, #20]
 8000560:	1e5a      	subs	r2, r3, #1
 8000562:	617a      	str	r2, [r7, #20]
 8000564:	2b00      	cmp	r3, #0
 8000566:	d1fa      	bne.n	800055e <OWWriteBit+0xae>
  __ASM volatile ("cpsie i" : : : "memory");
 8000568:	b662      	cpsie	i
        DELAY_D;
    }
    __enable_irq();
}
 800056a:	46c0      	nop			; (mov r8, r8)
 800056c:	46bd      	mov	sp, r7
 800056e:	b006      	add	sp, #24
 8000570:	bd80      	pop	{r7, pc}

08000572 <OWReadBit>:

uint8_t OWReadBit(void)
{
 8000572:	b580      	push	{r7, lr}
 8000574:	b084      	sub	sp, #16
 8000576:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000578:	b672      	cpsid	i
    uint8_t result;

    __disable_irq();
    OWSetLink(0);
 800057a:	2390      	movs	r3, #144	; 0x90
 800057c:	05db      	lsls	r3, r3, #23
 800057e:	2280      	movs	r2, #128	; 0x80
 8000580:	00d2      	lsls	r2, r2, #3
 8000582:	629a      	str	r2, [r3, #40]	; 0x28
 8000584:	2304      	movs	r3, #4
 8000586:	603b      	str	r3, [r7, #0]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 8000588:	683a      	ldr	r2, [r7, #0]
 800058a:	0013      	movs	r3, r2
 800058c:	00db      	lsls	r3, r3, #3
 800058e:	189b      	adds	r3, r3, r2
 8000590:	005b      	lsls	r3, r3, #1
 8000592:	189b      	adds	r3, r3, r2
 8000594:	089b      	lsrs	r3, r3, #2
 8000596:	603b      	str	r3, [r7, #0]
    while (micros--); /* Wait till done */
 8000598:	683b      	ldr	r3, [r7, #0]
 800059a:	1e5a      	subs	r2, r3, #1
 800059c:	603a      	str	r2, [r7, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d1fa      	bne.n	8000598 <OWReadBit+0x26>
    DELAY_A;
    OWSetLink(1);
 80005a2:	2390      	movs	r3, #144	; 0x90
 80005a4:	05db      	lsls	r3, r3, #23
 80005a6:	2280      	movs	r2, #128	; 0x80
 80005a8:	00d2      	lsls	r2, r2, #3
 80005aa:	619a      	str	r2, [r3, #24]
 80005ac:	2309      	movs	r3, #9
 80005ae:	60bb      	str	r3, [r7, #8]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 80005b0:	68ba      	ldr	r2, [r7, #8]
 80005b2:	0013      	movs	r3, r2
 80005b4:	00db      	lsls	r3, r3, #3
 80005b6:	189b      	adds	r3, r3, r2
 80005b8:	005b      	lsls	r3, r3, #1
 80005ba:	189b      	adds	r3, r3, r2
 80005bc:	089b      	lsrs	r3, r3, #2
 80005be:	60bb      	str	r3, [r7, #8]
    while (micros--); /* Wait till done */
 80005c0:	68bb      	ldr	r3, [r7, #8]
 80005c2:	1e5a      	subs	r2, r3, #1
 80005c4:	60ba      	str	r2, [r7, #8]
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d1fa      	bne.n	80005c0 <OWReadBit+0x4e>
    DELAY_E;
    result = OWGetLink();
 80005ca:	2390      	movs	r3, #144	; 0x90
 80005cc:	05db      	lsls	r3, r3, #23
 80005ce:	691a      	ldr	r2, [r3, #16]
 80005d0:	2380      	movs	r3, #128	; 0x80
 80005d2:	00db      	lsls	r3, r3, #3
 80005d4:	4013      	ands	r3, r2
 80005d6:	1e5a      	subs	r2, r3, #1
 80005d8:	4193      	sbcs	r3, r2
 80005da:	b2da      	uxtb	r2, r3
 80005dc:	230f      	movs	r3, #15
 80005de:	18fb      	adds	r3, r7, r3
 80005e0:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80005e2:	b662      	cpsie	i
 80005e4:	2337      	movs	r3, #55	; 0x37
 80005e6:	607b      	str	r3, [r7, #4]
    micros = (micros * 19) / 4; /* Go to clock cycles */
 80005e8:	687a      	ldr	r2, [r7, #4]
 80005ea:	0013      	movs	r3, r2
 80005ec:	00db      	lsls	r3, r3, #3
 80005ee:	189b      	adds	r3, r3, r2
 80005f0:	005b      	lsls	r3, r3, #1
 80005f2:	189b      	adds	r3, r3, r2
 80005f4:	089b      	lsrs	r3, r3, #2
 80005f6:	607b      	str	r3, [r7, #4]
    while (micros--); /* Wait till done */
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	1e5a      	subs	r2, r3, #1
 80005fc:	607a      	str	r2, [r7, #4]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d1fa      	bne.n	80005f8 <OWReadBit+0x86>
    __enable_irq();
    DELAY_F;
    return result;
 8000602:	230f      	movs	r3, #15
 8000604:	18fb      	adds	r3, r7, r3
 8000606:	781b      	ldrb	r3, [r3, #0]
}
 8000608:	0018      	movs	r0, r3
 800060a:	46bd      	mov	sp, r7
 800060c:	b004      	add	sp, #16
 800060e:	bd80      	pop	{r7, pc}

08000610 <OWWriteByte>:

void OWWriteByte(uint8_t data)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	0002      	movs	r2, r0
 8000618:	1dfb      	adds	r3, r7, #7
 800061a:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    for (i = 0; i < 8; i++) {
 800061c:	230f      	movs	r3, #15
 800061e:	18fb      	adds	r3, r7, r3
 8000620:	2200      	movs	r2, #0
 8000622:	701a      	strb	r2, [r3, #0]
 8000624:	e012      	b.n	800064c <OWWriteByte+0x3c>
        OWWriteBit(data & 0x01);
 8000626:	1dfb      	adds	r3, r7, #7
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	2201      	movs	r2, #1
 800062c:	4013      	ands	r3, r2
 800062e:	b2db      	uxtb	r3, r3
 8000630:	0018      	movs	r0, r3
 8000632:	f7ff ff3d 	bl	80004b0 <OWWriteBit>
        data >>= 1;
 8000636:	1dfb      	adds	r3, r7, #7
 8000638:	1dfa      	adds	r2, r7, #7
 800063a:	7812      	ldrb	r2, [r2, #0]
 800063c:	0852      	lsrs	r2, r2, #1
 800063e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 8; i++) {
 8000640:	210f      	movs	r1, #15
 8000642:	187b      	adds	r3, r7, r1
 8000644:	781a      	ldrb	r2, [r3, #0]
 8000646:	187b      	adds	r3, r7, r1
 8000648:	3201      	adds	r2, #1
 800064a:	701a      	strb	r2, [r3, #0]
 800064c:	230f      	movs	r3, #15
 800064e:	18fb      	adds	r3, r7, r3
 8000650:	781b      	ldrb	r3, [r3, #0]
 8000652:	2b07      	cmp	r3, #7
 8000654:	d9e7      	bls.n	8000626 <OWWriteByte+0x16>
    }
}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	46bd      	mov	sp, r7
 800065a:	b004      	add	sp, #16
 800065c:	bd80      	pop	{r7, pc}

0800065e <OWReadByte>:

uint8_t OWReadByte(void)
{
 800065e:	b580      	push	{r7, lr}
 8000660:	b082      	sub	sp, #8
 8000662:	af00      	add	r7, sp, #0
    int i, result = 0;
 8000664:	2300      	movs	r3, #0
 8000666:	603b      	str	r3, [r7, #0]

    for (i = 0; i < 8; i++) {
 8000668:	2300      	movs	r3, #0
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	e00d      	b.n	800068a <OWReadByte+0x2c>
        result >>= 1;
 800066e:	683b      	ldr	r3, [r7, #0]
 8000670:	105b      	asrs	r3, r3, #1
 8000672:	603b      	str	r3, [r7, #0]
        if (OWReadBit())
 8000674:	f7ff ff7d 	bl	8000572 <OWReadBit>
 8000678:	1e03      	subs	r3, r0, #0
 800067a:	d003      	beq.n	8000684 <OWReadByte+0x26>
            result |= 0x80;
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	2280      	movs	r2, #128	; 0x80
 8000680:	4313      	orrs	r3, r2
 8000682:	603b      	str	r3, [r7, #0]
    for (i = 0; i < 8; i++) {
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	3301      	adds	r3, #1
 8000688:	607b      	str	r3, [r7, #4]
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	2b07      	cmp	r3, #7
 800068e:	ddee      	ble.n	800066e <OWReadByte+0x10>
    }
    return result;
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	b2db      	uxtb	r3, r3
}
 8000694:	0018      	movs	r0, r3
 8000696:	46bd      	mov	sp, r7
 8000698:	b002      	add	sp, #8
 800069a:	bd80      	pop	{r7, pc}

0800069c <OWSendCmd>:

void OWSendCmd(uint8_t *ROM, uint8_t cmd)
{
 800069c:	b590      	push	{r4, r7, lr}
 800069e:	b085      	sub	sp, #20
 80006a0:	af00      	add	r7, sp, #0
 80006a2:	6078      	str	r0, [r7, #4]
 80006a4:	000a      	movs	r2, r1
 80006a6:	1cfb      	adds	r3, r7, #3
 80006a8:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    OWReset();
 80006aa:	f7ff feaf 	bl	800040c <OWReset>
    if (ROM == NULL) {
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d103      	bne.n	80006bc <OWSendCmd+0x20>
        OWWriteByte(OW_SKIP_ROM_CMD);
 80006b4:	20cc      	movs	r0, #204	; 0xcc
 80006b6:	f7ff ffab 	bl	8000610 <OWWriteByte>
 80006ba:	e01a      	b.n	80006f2 <OWSendCmd+0x56>
    } else {
        OWWriteByte(OW_MATCH_ROM_CMD);
 80006bc:	2055      	movs	r0, #85	; 0x55
 80006be:	f7ff ffa7 	bl	8000610 <OWWriteByte>
        for (i = 0; i < 8; i++)
 80006c2:	230f      	movs	r3, #15
 80006c4:	18fb      	adds	r3, r7, r3
 80006c6:	2200      	movs	r2, #0
 80006c8:	701a      	strb	r2, [r3, #0]
 80006ca:	e00d      	b.n	80006e8 <OWSendCmd+0x4c>
            OWWriteByte(ROM[i]);
 80006cc:	240f      	movs	r4, #15
 80006ce:	193b      	adds	r3, r7, r4
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	687a      	ldr	r2, [r7, #4]
 80006d4:	18d3      	adds	r3, r2, r3
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	0018      	movs	r0, r3
 80006da:	f7ff ff99 	bl	8000610 <OWWriteByte>
        for (i = 0; i < 8; i++)
 80006de:	193b      	adds	r3, r7, r4
 80006e0:	781a      	ldrb	r2, [r3, #0]
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	3201      	adds	r2, #1
 80006e6:	701a      	strb	r2, [r3, #0]
 80006e8:	230f      	movs	r3, #15
 80006ea:	18fb      	adds	r3, r7, r3
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2b07      	cmp	r3, #7
 80006f0:	d9ec      	bls.n	80006cc <OWSendCmd+0x30>
    }
    OWWriteByte(cmd);
 80006f2:	1cfb      	adds	r3, r7, #3
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	0018      	movs	r0, r3
 80006f8:	f7ff ff8a 	bl	8000610 <OWWriteByte>
}
 80006fc:	46c0      	nop			; (mov r8, r8)
 80006fe:	46bd      	mov	sp, r7
 8000700:	b005      	add	sp, #20
 8000702:	bd90      	pop	{r4, r7, pc}

08000704 <OWCRC>:

void OWCRC(uint8_t x, uint8_t *crc)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b084      	sub	sp, #16
 8000708:	af00      	add	r7, sp, #0
 800070a:	0002      	movs	r2, r0
 800070c:	6039      	str	r1, [r7, #0]
 800070e:	1dfb      	adds	r3, r7, #7
 8000710:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 8; i; i--) {
 8000712:	230f      	movs	r3, #15
 8000714:	18fb      	adds	r3, r7, r3
 8000716:	2208      	movs	r2, #8
 8000718:	701a      	strb	r2, [r3, #0]
 800071a:	e027      	b.n	800076c <OWCRC+0x68>
        uint8_t mix = (*crc ^ x) & 0x01;
 800071c:	683b      	ldr	r3, [r7, #0]
 800071e:	781a      	ldrb	r2, [r3, #0]
 8000720:	1dfb      	adds	r3, r7, #7
 8000722:	781b      	ldrb	r3, [r3, #0]
 8000724:	4053      	eors	r3, r2
 8000726:	b2da      	uxtb	r2, r3
 8000728:	200e      	movs	r0, #14
 800072a:	183b      	adds	r3, r7, r0
 800072c:	2101      	movs	r1, #1
 800072e:	400a      	ands	r2, r1
 8000730:	701a      	strb	r2, [r3, #0]
        *crc >>= 1;
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	085b      	lsrs	r3, r3, #1
 8000738:	b2da      	uxtb	r2, r3
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	701a      	strb	r2, [r3, #0]
        if (mix) {
 800073e:	183b      	adds	r3, r7, r0
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d007      	beq.n	8000756 <OWCRC+0x52>
            *crc ^= 0x8C;
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	2274      	movs	r2, #116	; 0x74
 800074c:	4252      	negs	r2, r2
 800074e:	4053      	eors	r3, r2
 8000750:	b2da      	uxtb	r2, r3
 8000752:	683b      	ldr	r3, [r7, #0]
 8000754:	701a      	strb	r2, [r3, #0]
        }
        x >>= 1;
 8000756:	1dfb      	adds	r3, r7, #7
 8000758:	1dfa      	adds	r2, r7, #7
 800075a:	7812      	ldrb	r2, [r2, #0]
 800075c:	0852      	lsrs	r2, r2, #1
 800075e:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 8; i; i--) {
 8000760:	210f      	movs	r1, #15
 8000762:	187b      	adds	r3, r7, r1
 8000764:	781a      	ldrb	r2, [r3, #0]
 8000766:	187b      	adds	r3, r7, r1
 8000768:	3a01      	subs	r2, #1
 800076a:	701a      	strb	r2, [r3, #0]
 800076c:	230f      	movs	r3, #15
 800076e:	18fb      	adds	r3, r7, r3
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d1d2      	bne.n	800071c <OWCRC+0x18>
    }
}
 8000776:	46c0      	nop			; (mov r8, r8)
 8000778:	46bd      	mov	sp, r7
 800077a:	b004      	add	sp, #16
 800077c:	bd80      	pop	{r7, pc}

0800077e <OWConvertAll>:

    return 1;
}

void OWConvertAll(void)
{
 800077e:	b580      	push	{r7, lr}
 8000780:	af00      	add	r7, sp, #0
    OWSendCmd(NULL, OW_CONVERT_T_CMD);
 8000782:	2144      	movs	r1, #68	; 0x44
 8000784:	2000      	movs	r0, #0
 8000786:	f7ff ff89 	bl	800069c <OWSendCmd>
}
 800078a:	46c0      	nop			; (mov r8, r8)
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <OWReadTemperature>:

uint8_t OWReadTemperature(int16_t *result)
{
 8000790:	b5b0      	push	{r4, r5, r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
    uint8_t i, crc = 0, buf[8];
 8000798:	2316      	movs	r3, #22
 800079a:	18fb      	adds	r3, r7, r3
 800079c:	2200      	movs	r2, #0
 800079e:	701a      	strb	r2, [r3, #0]

    OWSendCmd(NULL, OW_RD_SCR_CMD);
 80007a0:	21be      	movs	r1, #190	; 0xbe
 80007a2:	2000      	movs	r0, #0
 80007a4:	f7ff ff7a 	bl	800069c <OWSendCmd>
    for (i = 0; i < 8; i++) {
 80007a8:	2317      	movs	r3, #23
 80007aa:	18fb      	adds	r3, r7, r3
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]
 80007b0:	e01a      	b.n	80007e8 <OWReadTemperature+0x58>
        buf[i] = OWReadByte();
 80007b2:	2417      	movs	r4, #23
 80007b4:	0025      	movs	r5, r4
 80007b6:	193b      	adds	r3, r7, r4
 80007b8:	781c      	ldrb	r4, [r3, #0]
 80007ba:	f7ff ff50 	bl	800065e <OWReadByte>
 80007be:	0003      	movs	r3, r0
 80007c0:	001a      	movs	r2, r3
 80007c2:	210c      	movs	r1, #12
 80007c4:	187b      	adds	r3, r7, r1
 80007c6:	551a      	strb	r2, [r3, r4]
        OWCRC(buf[i], &crc);
 80007c8:	002c      	movs	r4, r5
 80007ca:	193b      	adds	r3, r7, r4
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	187a      	adds	r2, r7, r1
 80007d0:	5cd3      	ldrb	r3, [r2, r3]
 80007d2:	2216      	movs	r2, #22
 80007d4:	18ba      	adds	r2, r7, r2
 80007d6:	0011      	movs	r1, r2
 80007d8:	0018      	movs	r0, r3
 80007da:	f7ff ff93 	bl	8000704 <OWCRC>
    for (i = 0; i < 8; i++) {
 80007de:	193b      	adds	r3, r7, r4
 80007e0:	781a      	ldrb	r2, [r3, #0]
 80007e2:	193b      	adds	r3, r7, r4
 80007e4:	3201      	adds	r2, #1
 80007e6:	701a      	strb	r2, [r3, #0]
 80007e8:	2317      	movs	r3, #23
 80007ea:	18fb      	adds	r3, r7, r3
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	2b07      	cmp	r3, #7
 80007f0:	d9df      	bls.n	80007b2 <OWReadTemperature+0x22>
    }
    if (crc != OWReadByte()) {
 80007f2:	f7ff ff34 	bl	800065e <OWReadByte>
 80007f6:	0003      	movs	r3, r0
 80007f8:	001a      	movs	r2, r3
 80007fa:	2316      	movs	r3, #22
 80007fc:	18fb      	adds	r3, r7, r3
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	429a      	cmp	r2, r3
 8000802:	d004      	beq.n	800080e <OWReadTemperature+0x7e>
        *result = OW_ERR_BADCRC;
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	4a15      	ldr	r2, [pc, #84]	; (800085c <OWReadTemperature+0xcc>)
 8000808:	801a      	strh	r2, [r3, #0]
        return 0;
 800080a:	2300      	movs	r3, #0
 800080c:	e021      	b.n	8000852 <OWReadTemperature+0xc2>
    }

    *result = (int8_t)((buf[1] << 4) | (buf[0] >> 4)) * 100 + (buf[0] & 0x0F) * 100 / 16;
 800080e:	210c      	movs	r1, #12
 8000810:	187b      	adds	r3, r7, r1
 8000812:	785b      	ldrb	r3, [r3, #1]
 8000814:	011b      	lsls	r3, r3, #4
 8000816:	b25a      	sxtb	r2, r3
 8000818:	187b      	adds	r3, r7, r1
 800081a:	781b      	ldrb	r3, [r3, #0]
 800081c:	091b      	lsrs	r3, r3, #4
 800081e:	b2db      	uxtb	r3, r3
 8000820:	b25b      	sxtb	r3, r3
 8000822:	4313      	orrs	r3, r2
 8000824:	b25b      	sxtb	r3, r3
 8000826:	b29b      	uxth	r3, r3
 8000828:	2264      	movs	r2, #100	; 0x64
 800082a:	4353      	muls	r3, r2
 800082c:	b29a      	uxth	r2, r3
 800082e:	187b      	adds	r3, r7, r1
 8000830:	781b      	ldrb	r3, [r3, #0]
 8000832:	0019      	movs	r1, r3
 8000834:	230f      	movs	r3, #15
 8000836:	400b      	ands	r3, r1
 8000838:	2164      	movs	r1, #100	; 0x64
 800083a:	434b      	muls	r3, r1
 800083c:	2b00      	cmp	r3, #0
 800083e:	da00      	bge.n	8000842 <OWReadTemperature+0xb2>
 8000840:	330f      	adds	r3, #15
 8000842:	111b      	asrs	r3, r3, #4
 8000844:	b29b      	uxth	r3, r3
 8000846:	18d3      	adds	r3, r2, r3
 8000848:	b29b      	uxth	r3, r3
 800084a:	b21a      	sxth	r2, r3
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	801a      	strh	r2, [r3, #0]

    return 1;
 8000850:	2301      	movs	r3, #1
}
 8000852:	0018      	movs	r0, r3
 8000854:	46bd      	mov	sp, r7
 8000856:	b006      	add	sp, #24
 8000858:	bdb0      	pop	{r4, r5, r7, pc}
 800085a:	46c0      	nop			; (mov r8, r8)
 800085c:	ffff8000 	.word	0xffff8000

08000860 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b082      	sub	sp, #8
 8000864:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000866:	f000 fba5 	bl	8000fb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800086a:	f000 f867 	bl	800093c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800086e:	f000 f941 	bl	8000af4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000872:	f000 f90f 	bl	8000a94 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8000876:	f000 f8b1 	bl	80009dc <MX_ADC_Init>
  /* USER CODE BEGIN 2 */
  OWInit();
 800087a:	f7ff fdbb 	bl	80003f4 <OWInit>
  HAL_ADCEx_Calibration_Start(&hadc);
 800087e:	4b2c      	ldr	r3, [pc, #176]	; (8000930 <main+0xd0>)
 8000880:	0018      	movs	r0, r3
 8000882:	f000 ff2f 	bl	80016e4 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc);
 8000886:	4b2a      	ldr	r3, [pc, #168]	; (8000930 <main+0xd0>)
 8000888:	0018      	movs	r0, r3
 800088a:	f000 fd59 	bl	8001340 <HAL_ADC_Start>

    /* USER CODE BEGIN 3 */
	  int16_t temp_18b20;


	  OWConvertAll();
 800088e:	f7ff ff76 	bl	800077e <OWConvertAll>
	  HAL_Delay(CONVERT_T_DELAY);
 8000892:	4b28      	ldr	r3, [pc, #160]	; (8000934 <main+0xd4>)
 8000894:	0018      	movs	r0, r3
 8000896:	f000 fbf1 	bl	800107c <HAL_Delay>
	  if (OWReadTemperature(&temp_18b20)!=0) // OK
 800089a:	1d3b      	adds	r3, r7, #4
 800089c:	0018      	movs	r0, r3
 800089e:	f7ff ff77 	bl	8000790 <OWReadTemperature>
 80008a2:	1e03      	subs	r3, r0, #0
 80008a4:	d032      	beq.n	800090c <main+0xac>
	  {
		  uint8_t n;
		  n=temp_18b20%10;// zaokrouhleni
 80008a6:	1d3b      	adds	r3, r7, #4
 80008a8:	2200      	movs	r2, #0
 80008aa:	5e9b      	ldrsh	r3, [r3, r2]
 80008ac:	210a      	movs	r1, #10
 80008ae:	0018      	movs	r0, r3
 80008b0:	f7ff fd9a 	bl	80003e8 <__aeabi_idivmod>
 80008b4:	000b      	movs	r3, r1
 80008b6:	b21a      	sxth	r2, r3
 80008b8:	1dfb      	adds	r3, r7, #7
 80008ba:	701a      	strb	r2, [r3, #0]
		  if (n>=5) temp_18b20=(temp_18b20/10)+1;
 80008bc:	1dfb      	adds	r3, r7, #7
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	2b04      	cmp	r3, #4
 80008c2:	d90f      	bls.n	80008e4 <main+0x84>
 80008c4:	1d3b      	adds	r3, r7, #4
 80008c6:	2200      	movs	r2, #0
 80008c8:	5e9b      	ldrsh	r3, [r3, r2]
 80008ca:	210a      	movs	r1, #10
 80008cc:	0018      	movs	r0, r3
 80008ce:	f7ff fca5 	bl	800021c <__divsi3>
 80008d2:	0003      	movs	r3, r0
 80008d4:	b21b      	sxth	r3, r3
 80008d6:	b29b      	uxth	r3, r3
 80008d8:	3301      	adds	r3, #1
 80008da:	b29b      	uxth	r3, r3
 80008dc:	b21a      	sxth	r2, r3
 80008de:	1d3b      	adds	r3, r7, #4
 80008e0:	801a      	strh	r2, [r3, #0]
 80008e2:	e00a      	b.n	80008fa <main+0x9a>
		  else temp_18b20=temp_18b20/10;
 80008e4:	1d3b      	adds	r3, r7, #4
 80008e6:	2200      	movs	r2, #0
 80008e8:	5e9b      	ldrsh	r3, [r3, r2]
 80008ea:	210a      	movs	r1, #10
 80008ec:	0018      	movs	r0, r3
 80008ee:	f7ff fc95 	bl	800021c <__divsi3>
 80008f2:	0003      	movs	r3, r0
 80008f4:	b21a      	sxth	r2, r3
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	801a      	strh	r2, [r3, #0]
		  sct_value(temp_18b20,0);
 80008fa:	1d3b      	adds	r3, r7, #4
 80008fc:	2200      	movs	r2, #0
 80008fe:	5e9b      	ldrsh	r3, [r3, r2]
 8000900:	b29b      	uxth	r3, r3
 8000902:	2100      	movs	r1, #0
 8000904:	0018      	movs	r0, r3
 8000906:	f000 f9fd 	bl	8000d04 <sct_value>
 800090a:	e003      	b.n	8000914 <main+0xb4>
	  }
	  else // error
	  {
		 sct_value(0,8);
 800090c:	2108      	movs	r1, #8
 800090e:	2000      	movs	r0, #0
 8000910:	f000 f9f8 	bl	8000d04 <sct_value>
	  }

	  sct_value(ADC_value[HAL_ADC_GetValue(&hadc)],0);
 8000914:	4b06      	ldr	r3, [pc, #24]	; (8000930 <main+0xd0>)
 8000916:	0018      	movs	r0, r3
 8000918:	f000 fd66 	bl	80013e8 <HAL_ADC_GetValue>
 800091c:	0002      	movs	r2, r0
 800091e:	4b06      	ldr	r3, [pc, #24]	; (8000938 <main+0xd8>)
 8000920:	0052      	lsls	r2, r2, #1
 8000922:	5ed3      	ldrsh	r3, [r2, r3]
 8000924:	b29b      	uxth	r3, r3
 8000926:	2100      	movs	r1, #0
 8000928:	0018      	movs	r0, r3
 800092a:	f000 f9eb 	bl	8000d04 <sct_value>
  {
 800092e:	e7ae      	b.n	800088e <main+0x2e>
 8000930:	200000a8 	.word	0x200000a8
 8000934:	000002ee 	.word	0x000002ee
 8000938:	08002cb4 	.word	0x08002cb4

0800093c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800093c:	b590      	push	{r4, r7, lr}
 800093e:	b091      	sub	sp, #68	; 0x44
 8000940:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000942:	2410      	movs	r4, #16
 8000944:	193b      	adds	r3, r7, r4
 8000946:	0018      	movs	r0, r3
 8000948:	2330      	movs	r3, #48	; 0x30
 800094a:	001a      	movs	r2, r3
 800094c:	2100      	movs	r1, #0
 800094e:	f002 f98d 	bl	8002c6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000952:	003b      	movs	r3, r7
 8000954:	0018      	movs	r0, r3
 8000956:	2310      	movs	r3, #16
 8000958:	001a      	movs	r2, r3
 800095a:	2100      	movs	r1, #0
 800095c:	f002 f986 	bl	8002c6c <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000960:	0021      	movs	r1, r4
 8000962:	187b      	adds	r3, r7, r1
 8000964:	2212      	movs	r2, #18
 8000966:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000968:	187b      	adds	r3, r7, r1
 800096a:	2201      	movs	r2, #1
 800096c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800096e:	187b      	adds	r3, r7, r1
 8000970:	2201      	movs	r2, #1
 8000972:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2210      	movs	r2, #16
 8000978:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2210      	movs	r2, #16
 800097e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000980:	187b      	adds	r3, r7, r1
 8000982:	2202      	movs	r2, #2
 8000984:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2200      	movs	r2, #0
 800098a:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800098c:	187b      	adds	r3, r7, r1
 800098e:	22a0      	movs	r2, #160	; 0xa0
 8000990:	0392      	lsls	r2, r2, #14
 8000992:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000994:	187b      	adds	r3, r7, r1
 8000996:	2200      	movs	r2, #0
 8000998:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800099a:	187b      	adds	r3, r7, r1
 800099c:	0018      	movs	r0, r3
 800099e:	f001 f981 	bl	8001ca4 <HAL_RCC_OscConfig>
 80009a2:	1e03      	subs	r3, r0, #0
 80009a4:	d001      	beq.n	80009aa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80009a6:	f000 f967 	bl	8000c78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009aa:	003b      	movs	r3, r7
 80009ac:	2207      	movs	r2, #7
 80009ae:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009b0:	003b      	movs	r3, r7
 80009b2:	2202      	movs	r2, #2
 80009b4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009b6:	003b      	movs	r3, r7
 80009b8:	2200      	movs	r2, #0
 80009ba:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009bc:	003b      	movs	r3, r7
 80009be:	2200      	movs	r2, #0
 80009c0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80009c2:	003b      	movs	r3, r7
 80009c4:	2101      	movs	r1, #1
 80009c6:	0018      	movs	r0, r3
 80009c8:	f001 fc88 	bl	80022dc <HAL_RCC_ClockConfig>
 80009cc:	1e03      	subs	r3, r0, #0
 80009ce:	d001      	beq.n	80009d4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80009d0:	f000 f952 	bl	8000c78 <Error_Handler>
  }
}
 80009d4:	46c0      	nop			; (mov r8, r8)
 80009d6:	46bd      	mov	sp, r7
 80009d8:	b011      	add	sp, #68	; 0x44
 80009da:	bd90      	pop	{r4, r7, pc}

080009dc <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009e2:	1d3b      	adds	r3, r7, #4
 80009e4:	0018      	movs	r0, r3
 80009e6:	230c      	movs	r3, #12
 80009e8:	001a      	movs	r2, r3
 80009ea:	2100      	movs	r1, #0
 80009ec:	f002 f93e 	bl	8002c6c <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 80009f0:	4b26      	ldr	r3, [pc, #152]	; (8000a8c <MX_ADC_Init+0xb0>)
 80009f2:	4a27      	ldr	r2, [pc, #156]	; (8000a90 <MX_ADC_Init+0xb4>)
 80009f4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80009f6:	4b25      	ldr	r3, [pc, #148]	; (8000a8c <MX_ADC_Init+0xb0>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_10B;
 80009fc:	4b23      	ldr	r3, [pc, #140]	; (8000a8c <MX_ADC_Init+0xb0>)
 80009fe:	2208      	movs	r2, #8
 8000a00:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a02:	4b22      	ldr	r3, [pc, #136]	; (8000a8c <MX_ADC_Init+0xb0>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000a08:	4b20      	ldr	r3, [pc, #128]	; (8000a8c <MX_ADC_Init+0xb0>)
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a0e:	4b1f      	ldr	r3, [pc, #124]	; (8000a8c <MX_ADC_Init+0xb0>)
 8000a10:	2204      	movs	r2, #4
 8000a12:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000a14:	4b1d      	ldr	r3, [pc, #116]	; (8000a8c <MX_ADC_Init+0xb0>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000a1a:	4b1c      	ldr	r3, [pc, #112]	; (8000a8c <MX_ADC_Init+0xb0>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000a20:	4b1a      	ldr	r3, [pc, #104]	; (8000a8c <MX_ADC_Init+0xb0>)
 8000a22:	2201      	movs	r2, #1
 8000a24:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000a26:	4b19      	ldr	r3, [pc, #100]	; (8000a8c <MX_ADC_Init+0xb0>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a2c:	4b17      	ldr	r3, [pc, #92]	; (8000a8c <MX_ADC_Init+0xb0>)
 8000a2e:	22c2      	movs	r2, #194	; 0xc2
 8000a30:	32ff      	adds	r2, #255	; 0xff
 8000a32:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a34:	4b15      	ldr	r3, [pc, #84]	; (8000a8c <MX_ADC_Init+0xb0>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000a3a:	4b14      	ldr	r3, [pc, #80]	; (8000a8c <MX_ADC_Init+0xb0>)
 8000a3c:	2224      	movs	r2, #36	; 0x24
 8000a3e:	2100      	movs	r1, #0
 8000a40:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000a42:	4b12      	ldr	r3, [pc, #72]	; (8000a8c <MX_ADC_Init+0xb0>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000a48:	4b10      	ldr	r3, [pc, #64]	; (8000a8c <MX_ADC_Init+0xb0>)
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	f000 fb38 	bl	80010c0 <HAL_ADC_Init>
 8000a50:	1e03      	subs	r3, r0, #0
 8000a52:	d001      	beq.n	8000a58 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000a54:	f000 f910 	bl	8000c78 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000a58:	1d3b      	adds	r3, r7, #4
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000a5e:	1d3b      	adds	r3, r7, #4
 8000a60:	2280      	movs	r2, #128	; 0x80
 8000a62:	0152      	lsls	r2, r2, #5
 8000a64:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000a66:	1d3b      	adds	r3, r7, #4
 8000a68:	2280      	movs	r2, #128	; 0x80
 8000a6a:	0552      	lsls	r2, r2, #21
 8000a6c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a6e:	1d3a      	adds	r2, r7, #4
 8000a70:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <MX_ADC_Init+0xb0>)
 8000a72:	0011      	movs	r1, r2
 8000a74:	0018      	movs	r0, r3
 8000a76:	f000 fcc3 	bl	8001400 <HAL_ADC_ConfigChannel>
 8000a7a:	1e03      	subs	r3, r0, #0
 8000a7c:	d001      	beq.n	8000a82 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 8000a7e:	f000 f8fb 	bl	8000c78 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000a82:	46c0      	nop			; (mov r8, r8)
 8000a84:	46bd      	mov	sp, r7
 8000a86:	b004      	add	sp, #16
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	46c0      	nop			; (mov r8, r8)
 8000a8c:	200000a8 	.word	0x200000a8
 8000a90:	40012400 	.word	0x40012400

08000a94 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a98:	4b14      	ldr	r3, [pc, #80]	; (8000aec <MX_USART2_UART_Init+0x58>)
 8000a9a:	4a15      	ldr	r2, [pc, #84]	; (8000af0 <MX_USART2_UART_Init+0x5c>)
 8000a9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000a9e:	4b13      	ldr	r3, [pc, #76]	; (8000aec <MX_USART2_UART_Init+0x58>)
 8000aa0:	2296      	movs	r2, #150	; 0x96
 8000aa2:	0212      	lsls	r2, r2, #8
 8000aa4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000aa6:	4b11      	ldr	r3, [pc, #68]	; (8000aec <MX_USART2_UART_Init+0x58>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000aac:	4b0f      	ldr	r3, [pc, #60]	; (8000aec <MX_USART2_UART_Init+0x58>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ab2:	4b0e      	ldr	r3, [pc, #56]	; (8000aec <MX_USART2_UART_Init+0x58>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ab8:	4b0c      	ldr	r3, [pc, #48]	; (8000aec <MX_USART2_UART_Init+0x58>)
 8000aba:	220c      	movs	r2, #12
 8000abc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000abe:	4b0b      	ldr	r3, [pc, #44]	; (8000aec <MX_USART2_UART_Init+0x58>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ac4:	4b09      	ldr	r3, [pc, #36]	; (8000aec <MX_USART2_UART_Init+0x58>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000aca:	4b08      	ldr	r3, [pc, #32]	; (8000aec <MX_USART2_UART_Init+0x58>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ad0:	4b06      	ldr	r3, [pc, #24]	; (8000aec <MX_USART2_UART_Init+0x58>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ad6:	4b05      	ldr	r3, [pc, #20]	; (8000aec <MX_USART2_UART_Init+0x58>)
 8000ad8:	0018      	movs	r0, r3
 8000ada:	f001 fd51 	bl	8002580 <HAL_UART_Init>
 8000ade:	1e03      	subs	r3, r0, #0
 8000ae0:	d001      	beq.n	8000ae6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000ae2:	f000 f8c9 	bl	8000c78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ae6:	46c0      	nop			; (mov r8, r8)
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	20000028 	.word	0x20000028
 8000af0:	40004400 	.word	0x40004400

08000af4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000af4:	b590      	push	{r4, r7, lr}
 8000af6:	b08b      	sub	sp, #44	; 0x2c
 8000af8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afa:	2414      	movs	r4, #20
 8000afc:	193b      	adds	r3, r7, r4
 8000afe:	0018      	movs	r0, r3
 8000b00:	2314      	movs	r3, #20
 8000b02:	001a      	movs	r2, r3
 8000b04:	2100      	movs	r1, #0
 8000b06:	f002 f8b1 	bl	8002c6c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b0a:	4b56      	ldr	r3, [pc, #344]	; (8000c64 <MX_GPIO_Init+0x170>)
 8000b0c:	695a      	ldr	r2, [r3, #20]
 8000b0e:	4b55      	ldr	r3, [pc, #340]	; (8000c64 <MX_GPIO_Init+0x170>)
 8000b10:	2180      	movs	r1, #128	; 0x80
 8000b12:	0309      	lsls	r1, r1, #12
 8000b14:	430a      	orrs	r2, r1
 8000b16:	615a      	str	r2, [r3, #20]
 8000b18:	4b52      	ldr	r3, [pc, #328]	; (8000c64 <MX_GPIO_Init+0x170>)
 8000b1a:	695a      	ldr	r2, [r3, #20]
 8000b1c:	2380      	movs	r3, #128	; 0x80
 8000b1e:	031b      	lsls	r3, r3, #12
 8000b20:	4013      	ands	r3, r2
 8000b22:	613b      	str	r3, [r7, #16]
 8000b24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b26:	4b4f      	ldr	r3, [pc, #316]	; (8000c64 <MX_GPIO_Init+0x170>)
 8000b28:	695a      	ldr	r2, [r3, #20]
 8000b2a:	4b4e      	ldr	r3, [pc, #312]	; (8000c64 <MX_GPIO_Init+0x170>)
 8000b2c:	2180      	movs	r1, #128	; 0x80
 8000b2e:	03c9      	lsls	r1, r1, #15
 8000b30:	430a      	orrs	r2, r1
 8000b32:	615a      	str	r2, [r3, #20]
 8000b34:	4b4b      	ldr	r3, [pc, #300]	; (8000c64 <MX_GPIO_Init+0x170>)
 8000b36:	695a      	ldr	r2, [r3, #20]
 8000b38:	2380      	movs	r3, #128	; 0x80
 8000b3a:	03db      	lsls	r3, r3, #15
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	60fb      	str	r3, [r7, #12]
 8000b40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b42:	4b48      	ldr	r3, [pc, #288]	; (8000c64 <MX_GPIO_Init+0x170>)
 8000b44:	695a      	ldr	r2, [r3, #20]
 8000b46:	4b47      	ldr	r3, [pc, #284]	; (8000c64 <MX_GPIO_Init+0x170>)
 8000b48:	2180      	movs	r1, #128	; 0x80
 8000b4a:	0289      	lsls	r1, r1, #10
 8000b4c:	430a      	orrs	r2, r1
 8000b4e:	615a      	str	r2, [r3, #20]
 8000b50:	4b44      	ldr	r3, [pc, #272]	; (8000c64 <MX_GPIO_Init+0x170>)
 8000b52:	695a      	ldr	r2, [r3, #20]
 8000b54:	2380      	movs	r3, #128	; 0x80
 8000b56:	029b      	lsls	r3, r3, #10
 8000b58:	4013      	ands	r3, r2
 8000b5a:	60bb      	str	r3, [r7, #8]
 8000b5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b5e:	4b41      	ldr	r3, [pc, #260]	; (8000c64 <MX_GPIO_Init+0x170>)
 8000b60:	695a      	ldr	r2, [r3, #20]
 8000b62:	4b40      	ldr	r3, [pc, #256]	; (8000c64 <MX_GPIO_Init+0x170>)
 8000b64:	2180      	movs	r1, #128	; 0x80
 8000b66:	02c9      	lsls	r1, r1, #11
 8000b68:	430a      	orrs	r2, r1
 8000b6a:	615a      	str	r2, [r3, #20]
 8000b6c:	4b3d      	ldr	r3, [pc, #244]	; (8000c64 <MX_GPIO_Init+0x170>)
 8000b6e:	695a      	ldr	r2, [r3, #20]
 8000b70:	2380      	movs	r3, #128	; 0x80
 8000b72:	02db      	lsls	r3, r3, #11
 8000b74:	4013      	ands	r3, r2
 8000b76:	607b      	str	r3, [r7, #4]
 8000b78:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000b7a:	2390      	movs	r3, #144	; 0x90
 8000b7c:	05db      	lsls	r3, r3, #23
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2130      	movs	r1, #48	; 0x30
 8000b82:	0018      	movs	r0, r3
 8000b84:	f001 f870 	bl	8001c68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_Pin|SCT_NOE_Pin|SCT_CLK_Pin|SCT_SDI_Pin 
 8000b88:	4937      	ldr	r1, [pc, #220]	; (8000c68 <MX_GPIO_Init+0x174>)
 8000b8a:	4b38      	ldr	r3, [pc, #224]	; (8000c6c <MX_GPIO_Init+0x178>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	0018      	movs	r0, r3
 8000b90:	f001 f86a 	bl	8001c68 <HAL_GPIO_WritePin>
                          |SCT_NLA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DQ_GPIO_Port, DQ_Pin, GPIO_PIN_SET);
 8000b94:	2380      	movs	r3, #128	; 0x80
 8000b96:	00d9      	lsls	r1, r3, #3
 8000b98:	2390      	movs	r3, #144	; 0x90
 8000b9a:	05db      	lsls	r3, r3, #23
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	f001 f862 	bl	8001c68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ba4:	193b      	adds	r3, r7, r4
 8000ba6:	2280      	movs	r2, #128	; 0x80
 8000ba8:	0192      	lsls	r2, r2, #6
 8000baa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bac:	193b      	adds	r3, r7, r4
 8000bae:	4a30      	ldr	r2, [pc, #192]	; (8000c70 <MX_GPIO_Init+0x17c>)
 8000bb0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	193b      	adds	r3, r7, r4
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bb8:	193b      	adds	r3, r7, r4
 8000bba:	4a2e      	ldr	r2, [pc, #184]	; (8000c74 <MX_GPIO_Init+0x180>)
 8000bbc:	0019      	movs	r1, r3
 8000bbe:	0010      	movs	r0, r2
 8000bc0:	f000 fee2 	bl	8001988 <HAL_GPIO_Init>

  /*Configure GPIO pins : S2_Pin S1_Pin */
  GPIO_InitStruct.Pin = S2_Pin|S1_Pin;
 8000bc4:	193b      	adds	r3, r7, r4
 8000bc6:	2203      	movs	r2, #3
 8000bc8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bca:	193b      	adds	r3, r7, r4
 8000bcc:	2200      	movs	r2, #0
 8000bce:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bd0:	193b      	adds	r3, r7, r4
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bd6:	193b      	adds	r3, r7, r4
 8000bd8:	4a26      	ldr	r2, [pc, #152]	; (8000c74 <MX_GPIO_Init+0x180>)
 8000bda:	0019      	movs	r1, r3
 8000bdc:	0010      	movs	r0, r2
 8000bde:	f000 fed3 	bl	8001988 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LD2_Pin;
 8000be2:	193b      	adds	r3, r7, r4
 8000be4:	2230      	movs	r2, #48	; 0x30
 8000be6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000be8:	193b      	adds	r3, r7, r4
 8000bea:	2201      	movs	r2, #1
 8000bec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bee:	193b      	adds	r3, r7, r4
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf4:	193b      	adds	r3, r7, r4
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bfa:	193a      	adds	r2, r7, r4
 8000bfc:	2390      	movs	r3, #144	; 0x90
 8000bfe:	05db      	lsls	r3, r3, #23
 8000c00:	0011      	movs	r1, r2
 8000c02:	0018      	movs	r0, r3
 8000c04:	f000 fec0 	bl	8001988 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin SCT_NOE_Pin SCT_CLK_Pin SCT_SDI_Pin 
                           SCT_NLA_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|SCT_NOE_Pin|SCT_CLK_Pin|SCT_SDI_Pin 
 8000c08:	0021      	movs	r1, r4
 8000c0a:	187b      	adds	r3, r7, r1
 8000c0c:	4a16      	ldr	r2, [pc, #88]	; (8000c68 <MX_GPIO_Init+0x174>)
 8000c0e:	601a      	str	r2, [r3, #0]
                          |SCT_NLA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c10:	187b      	adds	r3, r7, r1
 8000c12:	2201      	movs	r2, #1
 8000c14:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	187b      	adds	r3, r7, r1
 8000c18:	2200      	movs	r2, #0
 8000c1a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1c:	187b      	adds	r3, r7, r1
 8000c1e:	2200      	movs	r2, #0
 8000c20:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c22:	000c      	movs	r4, r1
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	4a11      	ldr	r2, [pc, #68]	; (8000c6c <MX_GPIO_Init+0x178>)
 8000c28:	0019      	movs	r1, r3
 8000c2a:	0010      	movs	r0, r2
 8000c2c:	f000 feac 	bl	8001988 <HAL_GPIO_Init>

  /*Configure GPIO pin : DQ_Pin */
  GPIO_InitStruct.Pin = DQ_Pin;
 8000c30:	0021      	movs	r1, r4
 8000c32:	187b      	adds	r3, r7, r1
 8000c34:	2280      	movs	r2, #128	; 0x80
 8000c36:	00d2      	lsls	r2, r2, #3
 8000c38:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000c3a:	187b      	adds	r3, r7, r1
 8000c3c:	2211      	movs	r2, #17
 8000c3e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	187b      	adds	r3, r7, r1
 8000c42:	2200      	movs	r2, #0
 8000c44:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	187b      	adds	r3, r7, r1
 8000c48:	2200      	movs	r2, #0
 8000c4a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DQ_GPIO_Port, &GPIO_InitStruct);
 8000c4c:	187a      	adds	r2, r7, r1
 8000c4e:	2390      	movs	r3, #144	; 0x90
 8000c50:	05db      	lsls	r3, r3, #23
 8000c52:	0011      	movs	r1, r2
 8000c54:	0018      	movs	r0, r3
 8000c56:	f000 fe97 	bl	8001988 <HAL_GPIO_Init>

}
 8000c5a:	46c0      	nop			; (mov r8, r8)
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	b00b      	add	sp, #44	; 0x2c
 8000c60:	bd90      	pop	{r4, r7, pc}
 8000c62:	46c0      	nop			; (mov r8, r8)
 8000c64:	40021000 	.word	0x40021000
 8000c68:	00000439 	.word	0x00000439
 8000c6c:	48000400 	.word	0x48000400
 8000c70:	10210000 	.word	0x10210000
 8000c74:	48000800 	.word	0x48000800

08000c78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c7c:	46c0      	nop			; (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
	...

08000c84 <sct_led>:
	sct_led(0);
	HAL_GPIO_WritePin(SCT_CLK_GPIO_Port, SCT_NOE_Pin, 0);
}

void sct_led(uint32_t value)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
	uint32_t i;

	for(i=0;i<=31;i++)
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	60fb      	str	r3, [r7, #12]
 8000c90:	e022      	b.n	8000cd8 <sct_led+0x54>
	{

		if (value & 0x00000001)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2201      	movs	r2, #1
 8000c96:	4013      	ands	r3, r2
 8000c98:	d006      	beq.n	8000ca8 <sct_led+0x24>
		{
			HAL_GPIO_WritePin(SCT_CLK_GPIO_Port, SCT_SDI_Pin, 1);
 8000c9a:	4b19      	ldr	r3, [pc, #100]	; (8000d00 <sct_led+0x7c>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	2110      	movs	r1, #16
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	f000 ffe1 	bl	8001c68 <HAL_GPIO_WritePin>
 8000ca6:	e005      	b.n	8000cb4 <sct_led+0x30>
		}
		else
		{
			HAL_GPIO_WritePin(SCT_CLK_GPIO_Port, SCT_SDI_Pin, 0);
 8000ca8:	4b15      	ldr	r3, [pc, #84]	; (8000d00 <sct_led+0x7c>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	2110      	movs	r1, #16
 8000cae:	0018      	movs	r0, r3
 8000cb0:	f000 ffda 	bl	8001c68 <HAL_GPIO_WritePin>
		}
		value >>= 1;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	085b      	lsrs	r3, r3, #1
 8000cb8:	607b      	str	r3, [r7, #4]

		HAL_GPIO_WritePin(SCT_CLK_GPIO_Port, SCT_CLK_Pin, 1);
 8000cba:	4b11      	ldr	r3, [pc, #68]	; (8000d00 <sct_led+0x7c>)
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	2108      	movs	r1, #8
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	f000 ffd1 	bl	8001c68 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SCT_CLK_GPIO_Port, SCT_CLK_Pin, 0);
 8000cc6:	4b0e      	ldr	r3, [pc, #56]	; (8000d00 <sct_led+0x7c>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2108      	movs	r1, #8
 8000ccc:	0018      	movs	r0, r3
 8000cce:	f000 ffcb 	bl	8001c68 <HAL_GPIO_WritePin>
	for(i=0;i<=31;i++)
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	60fb      	str	r3, [r7, #12]
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	2b1f      	cmp	r3, #31
 8000cdc:	d9d9      	bls.n	8000c92 <sct_led+0xe>


	}
	HAL_GPIO_WritePin(SCT_CLK_GPIO_Port, SCT_NLA_Pin, 1);
 8000cde:	4b08      	ldr	r3, [pc, #32]	; (8000d00 <sct_led+0x7c>)
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	2120      	movs	r1, #32
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	f000 ffbf 	bl	8001c68 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCT_CLK_GPIO_Port, SCT_NLA_Pin, 0);
 8000cea:	4b05      	ldr	r3, [pc, #20]	; (8000d00 <sct_led+0x7c>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	2120      	movs	r1, #32
 8000cf0:	0018      	movs	r0, r3
 8000cf2:	f000 ffb9 	bl	8001c68 <HAL_GPIO_WritePin>
}
 8000cf6:	46c0      	nop			; (mov r8, r8)
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	b004      	add	sp, #16
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	46c0      	nop			; (mov r8, r8)
 8000d00:	48000400 	.word	0x48000400

08000d04 <sct_value>:

void sct_value(uint16_t value1, uint8_t led)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b084      	sub	sp, #16
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	0002      	movs	r2, r0
 8000d0c:	1dbb      	adds	r3, r7, #6
 8000d0e:	801a      	strh	r2, [r3, #0]
 8000d10:	1d7b      	adds	r3, r7, #5
 8000d12:	1c0a      	adds	r2, r1, #0
 8000d14:	701a      	strb	r2, [r3, #0]
 uint32_t reg=0;
 8000d16:	2300      	movs	r3, #0
 8000d18:	60fb      	str	r3, [r7, #12]

	reg |= reg_values[0][value1 /100 % 10];
 8000d1a:	1dbb      	adds	r3, r7, #6
 8000d1c:	881b      	ldrh	r3, [r3, #0]
 8000d1e:	2164      	movs	r1, #100	; 0x64
 8000d20:	0018      	movs	r0, r3
 8000d22:	f7ff f9f1 	bl	8000108 <__udivsi3>
 8000d26:	0003      	movs	r3, r0
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	210a      	movs	r1, #10
 8000d2c:	0018      	movs	r0, r3
 8000d2e:	f7ff fa71 	bl	8000214 <__aeabi_uidivmod>
 8000d32:	000b      	movs	r3, r1
 8000d34:	b29b      	uxth	r3, r3
 8000d36:	001a      	movs	r2, r3
 8000d38:	4b1e      	ldr	r3, [pc, #120]	; (8000db4 <sct_value+0xb0>)
 8000d3a:	0092      	lsls	r2, r2, #2
 8000d3c:	58d3      	ldr	r3, [r2, r3]
 8000d3e:	68fa      	ldr	r2, [r7, #12]
 8000d40:	4313      	orrs	r3, r2
 8000d42:	60fb      	str	r3, [r7, #12]
	reg |= reg_values[1][value1 /10 % 10];
 8000d44:	1dbb      	adds	r3, r7, #6
 8000d46:	881b      	ldrh	r3, [r3, #0]
 8000d48:	210a      	movs	r1, #10
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	f7ff f9dc 	bl	8000108 <__udivsi3>
 8000d50:	0003      	movs	r3, r0
 8000d52:	b29b      	uxth	r3, r3
 8000d54:	210a      	movs	r1, #10
 8000d56:	0018      	movs	r0, r3
 8000d58:	f7ff fa5c 	bl	8000214 <__aeabi_uidivmod>
 8000d5c:	000b      	movs	r3, r1
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	001a      	movs	r2, r3
 8000d62:	4b14      	ldr	r3, [pc, #80]	; (8000db4 <sct_value+0xb0>)
 8000d64:	320a      	adds	r2, #10
 8000d66:	0092      	lsls	r2, r2, #2
 8000d68:	58d3      	ldr	r3, [r2, r3]
 8000d6a:	68fa      	ldr	r2, [r7, #12]
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	60fb      	str	r3, [r7, #12]
	reg |= reg_values[2][value1 %10];
 8000d70:	1dbb      	adds	r3, r7, #6
 8000d72:	881b      	ldrh	r3, [r3, #0]
 8000d74:	210a      	movs	r1, #10
 8000d76:	0018      	movs	r0, r3
 8000d78:	f7ff fa4c 	bl	8000214 <__aeabi_uidivmod>
 8000d7c:	000b      	movs	r3, r1
 8000d7e:	b29b      	uxth	r3, r3
 8000d80:	001a      	movs	r2, r3
 8000d82:	4b0c      	ldr	r3, [pc, #48]	; (8000db4 <sct_value+0xb0>)
 8000d84:	3214      	adds	r2, #20
 8000d86:	0092      	lsls	r2, r2, #2
 8000d88:	58d3      	ldr	r3, [r2, r3]
 8000d8a:	68fa      	ldr	r2, [r7, #12]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	60fb      	str	r3, [r7, #12]
	reg |= reg_values[3][led];
 8000d90:	1d7b      	adds	r3, r7, #5
 8000d92:	781a      	ldrb	r2, [r3, #0]
 8000d94:	4b07      	ldr	r3, [pc, #28]	; (8000db4 <sct_value+0xb0>)
 8000d96:	321e      	adds	r2, #30
 8000d98:	0092      	lsls	r2, r2, #2
 8000d9a:	58d3      	ldr	r3, [r2, r3]
 8000d9c:	68fa      	ldr	r2, [r7, #12]
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	60fb      	str	r3, [r7, #12]

	sct_led(reg);
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	0018      	movs	r0, r3
 8000da6:	f7ff ff6d 	bl	8000c84 <sct_led>


}
 8000daa:	46c0      	nop			; (mov r8, r8)
 8000dac:	46bd      	mov	sp, r7
 8000dae:	b004      	add	sp, #16
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	46c0      	nop			; (mov r8, r8)
 8000db4:	080034b4 	.word	0x080034b4

08000db8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b082      	sub	sp, #8
 8000dbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dbe:	4b0f      	ldr	r3, [pc, #60]	; (8000dfc <HAL_MspInit+0x44>)
 8000dc0:	699a      	ldr	r2, [r3, #24]
 8000dc2:	4b0e      	ldr	r3, [pc, #56]	; (8000dfc <HAL_MspInit+0x44>)
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	430a      	orrs	r2, r1
 8000dc8:	619a      	str	r2, [r3, #24]
 8000dca:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <HAL_MspInit+0x44>)
 8000dcc:	699b      	ldr	r3, [r3, #24]
 8000dce:	2201      	movs	r2, #1
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	607b      	str	r3, [r7, #4]
 8000dd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dd6:	4b09      	ldr	r3, [pc, #36]	; (8000dfc <HAL_MspInit+0x44>)
 8000dd8:	69da      	ldr	r2, [r3, #28]
 8000dda:	4b08      	ldr	r3, [pc, #32]	; (8000dfc <HAL_MspInit+0x44>)
 8000ddc:	2180      	movs	r1, #128	; 0x80
 8000dde:	0549      	lsls	r1, r1, #21
 8000de0:	430a      	orrs	r2, r1
 8000de2:	61da      	str	r2, [r3, #28]
 8000de4:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <HAL_MspInit+0x44>)
 8000de6:	69da      	ldr	r2, [r3, #28]
 8000de8:	2380      	movs	r3, #128	; 0x80
 8000dea:	055b      	lsls	r3, r3, #21
 8000dec:	4013      	ands	r3, r2
 8000dee:	603b      	str	r3, [r7, #0]
 8000df0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000df2:	46c0      	nop			; (mov r8, r8)
 8000df4:	46bd      	mov	sp, r7
 8000df6:	b002      	add	sp, #8
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	46c0      	nop			; (mov r8, r8)
 8000dfc:	40021000 	.word	0x40021000

08000e00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b08a      	sub	sp, #40	; 0x28
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e08:	2314      	movs	r3, #20
 8000e0a:	18fb      	adds	r3, r7, r3
 8000e0c:	0018      	movs	r0, r3
 8000e0e:	2314      	movs	r3, #20
 8000e10:	001a      	movs	r2, r3
 8000e12:	2100      	movs	r1, #0
 8000e14:	f001 ff2a 	bl	8002c6c <memset>
  if(hadc->Instance==ADC1)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a19      	ldr	r2, [pc, #100]	; (8000e84 <HAL_ADC_MspInit+0x84>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d12c      	bne.n	8000e7c <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000e22:	4b19      	ldr	r3, [pc, #100]	; (8000e88 <HAL_ADC_MspInit+0x88>)
 8000e24:	699a      	ldr	r2, [r3, #24]
 8000e26:	4b18      	ldr	r3, [pc, #96]	; (8000e88 <HAL_ADC_MspInit+0x88>)
 8000e28:	2180      	movs	r1, #128	; 0x80
 8000e2a:	0089      	lsls	r1, r1, #2
 8000e2c:	430a      	orrs	r2, r1
 8000e2e:	619a      	str	r2, [r3, #24]
 8000e30:	4b15      	ldr	r3, [pc, #84]	; (8000e88 <HAL_ADC_MspInit+0x88>)
 8000e32:	699a      	ldr	r2, [r3, #24]
 8000e34:	2380      	movs	r3, #128	; 0x80
 8000e36:	009b      	lsls	r3, r3, #2
 8000e38:	4013      	ands	r3, r2
 8000e3a:	613b      	str	r3, [r7, #16]
 8000e3c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3e:	4b12      	ldr	r3, [pc, #72]	; (8000e88 <HAL_ADC_MspInit+0x88>)
 8000e40:	695a      	ldr	r2, [r3, #20]
 8000e42:	4b11      	ldr	r3, [pc, #68]	; (8000e88 <HAL_ADC_MspInit+0x88>)
 8000e44:	2180      	movs	r1, #128	; 0x80
 8000e46:	0289      	lsls	r1, r1, #10
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	615a      	str	r2, [r3, #20]
 8000e4c:	4b0e      	ldr	r3, [pc, #56]	; (8000e88 <HAL_ADC_MspInit+0x88>)
 8000e4e:	695a      	ldr	r2, [r3, #20]
 8000e50:	2380      	movs	r3, #128	; 0x80
 8000e52:	029b      	lsls	r3, r3, #10
 8000e54:	4013      	ands	r3, r2
 8000e56:	60fb      	str	r3, [r7, #12]
 8000e58:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration    
    PA1     ------> ADC_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000e5a:	2114      	movs	r1, #20
 8000e5c:	187b      	adds	r3, r7, r1
 8000e5e:	2202      	movs	r2, #2
 8000e60:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e62:	187b      	adds	r3, r7, r1
 8000e64:	2203      	movs	r2, #3
 8000e66:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e68:	187b      	adds	r3, r7, r1
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6e:	187a      	adds	r2, r7, r1
 8000e70:	2390      	movs	r3, #144	; 0x90
 8000e72:	05db      	lsls	r3, r3, #23
 8000e74:	0011      	movs	r1, r2
 8000e76:	0018      	movs	r0, r3
 8000e78:	f000 fd86 	bl	8001988 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000e7c:	46c0      	nop			; (mov r8, r8)
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	b00a      	add	sp, #40	; 0x28
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	40012400 	.word	0x40012400
 8000e88:	40021000 	.word	0x40021000

08000e8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b08a      	sub	sp, #40	; 0x28
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e94:	2314      	movs	r3, #20
 8000e96:	18fb      	adds	r3, r7, r3
 8000e98:	0018      	movs	r0, r3
 8000e9a:	2314      	movs	r3, #20
 8000e9c:	001a      	movs	r2, r3
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	f001 fee4 	bl	8002c6c <memset>
  if(huart->Instance==USART2)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	4a1c      	ldr	r2, [pc, #112]	; (8000f1c <HAL_UART_MspInit+0x90>)
 8000eaa:	4293      	cmp	r3, r2
 8000eac:	d132      	bne.n	8000f14 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000eae:	4b1c      	ldr	r3, [pc, #112]	; (8000f20 <HAL_UART_MspInit+0x94>)
 8000eb0:	69da      	ldr	r2, [r3, #28]
 8000eb2:	4b1b      	ldr	r3, [pc, #108]	; (8000f20 <HAL_UART_MspInit+0x94>)
 8000eb4:	2180      	movs	r1, #128	; 0x80
 8000eb6:	0289      	lsls	r1, r1, #10
 8000eb8:	430a      	orrs	r2, r1
 8000eba:	61da      	str	r2, [r3, #28]
 8000ebc:	4b18      	ldr	r3, [pc, #96]	; (8000f20 <HAL_UART_MspInit+0x94>)
 8000ebe:	69da      	ldr	r2, [r3, #28]
 8000ec0:	2380      	movs	r3, #128	; 0x80
 8000ec2:	029b      	lsls	r3, r3, #10
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	613b      	str	r3, [r7, #16]
 8000ec8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eca:	4b15      	ldr	r3, [pc, #84]	; (8000f20 <HAL_UART_MspInit+0x94>)
 8000ecc:	695a      	ldr	r2, [r3, #20]
 8000ece:	4b14      	ldr	r3, [pc, #80]	; (8000f20 <HAL_UART_MspInit+0x94>)
 8000ed0:	2180      	movs	r1, #128	; 0x80
 8000ed2:	0289      	lsls	r1, r1, #10
 8000ed4:	430a      	orrs	r2, r1
 8000ed6:	615a      	str	r2, [r3, #20]
 8000ed8:	4b11      	ldr	r3, [pc, #68]	; (8000f20 <HAL_UART_MspInit+0x94>)
 8000eda:	695a      	ldr	r2, [r3, #20]
 8000edc:	2380      	movs	r3, #128	; 0x80
 8000ede:	029b      	lsls	r3, r3, #10
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	60fb      	str	r3, [r7, #12]
 8000ee4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ee6:	2114      	movs	r1, #20
 8000ee8:	187b      	adds	r3, r7, r1
 8000eea:	220c      	movs	r2, #12
 8000eec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eee:	187b      	adds	r3, r7, r1
 8000ef0:	2202      	movs	r2, #2
 8000ef2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	187b      	adds	r3, r7, r1
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efa:	187b      	adds	r3, r7, r1
 8000efc:	2200      	movs	r2, #0
 8000efe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000f00:	187b      	adds	r3, r7, r1
 8000f02:	2201      	movs	r2, #1
 8000f04:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f06:	187a      	adds	r2, r7, r1
 8000f08:	2390      	movs	r3, #144	; 0x90
 8000f0a:	05db      	lsls	r3, r3, #23
 8000f0c:	0011      	movs	r1, r2
 8000f0e:	0018      	movs	r0, r3
 8000f10:	f000 fd3a 	bl	8001988 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f14:	46c0      	nop			; (mov r8, r8)
 8000f16:	46bd      	mov	sp, r7
 8000f18:	b00a      	add	sp, #40	; 0x28
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40004400 	.word	0x40004400
 8000f20:	40021000 	.word	0x40021000

08000f24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f28:	46c0      	nop			; (mov r8, r8)
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}

08000f2e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f32:	e7fe      	b.n	8000f32 <HardFault_Handler+0x4>

08000f34 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f38:	46c0      	nop			; (mov r8, r8)
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f42:	46c0      	nop			; (mov r8, r8)
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f4c:	f000 f87a 	bl	8001044 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f50:	46c0      	nop			; (mov r8, r8)
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f56:	b580      	push	{r7, lr}
 8000f58:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000f5a:	46c0      	nop			; (mov r8, r8)
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f60:	480d      	ldr	r0, [pc, #52]	; (8000f98 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f62:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f64:	480d      	ldr	r0, [pc, #52]	; (8000f9c <LoopForever+0x6>)
  ldr r1, =_edata
 8000f66:	490e      	ldr	r1, [pc, #56]	; (8000fa0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f68:	4a0e      	ldr	r2, [pc, #56]	; (8000fa4 <LoopForever+0xe>)
  movs r3, #0
 8000f6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f6c:	e002      	b.n	8000f74 <LoopCopyDataInit>

08000f6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f72:	3304      	adds	r3, #4

08000f74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f78:	d3f9      	bcc.n	8000f6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f7a:	4a0b      	ldr	r2, [pc, #44]	; (8000fa8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f7c:	4c0b      	ldr	r4, [pc, #44]	; (8000fac <LoopForever+0x16>)
  movs r3, #0
 8000f7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f80:	e001      	b.n	8000f86 <LoopFillZerobss>

08000f82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f84:	3204      	adds	r2, #4

08000f86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f88:	d3fb      	bcc.n	8000f82 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000f8a:	f7ff ffe4 	bl	8000f56 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000f8e:	f001 fe49 	bl	8002c24 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f92:	f7ff fc65 	bl	8000860 <main>

08000f96 <LoopForever>:

LoopForever:
    b LoopForever
 8000f96:	e7fe      	b.n	8000f96 <LoopForever>
  ldr   r0, =_estack
 8000f98:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000f9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fa0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000fa4:	08003574 	.word	0x08003574
  ldr r2, =_sbss
 8000fa8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000fac:	200000ec 	.word	0x200000ec

08000fb0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fb0:	e7fe      	b.n	8000fb0 <ADC1_IRQHandler>
	...

08000fb4 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fb8:	4b07      	ldr	r3, [pc, #28]	; (8000fd8 <HAL_Init+0x24>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	4b06      	ldr	r3, [pc, #24]	; (8000fd8 <HAL_Init+0x24>)
 8000fbe:	2110      	movs	r1, #16
 8000fc0:	430a      	orrs	r2, r1
 8000fc2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	f000 f809 	bl	8000fdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fca:	f7ff fef5 	bl	8000db8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fce:	2300      	movs	r3, #0
}
 8000fd0:	0018      	movs	r0, r3
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	40022000 	.word	0x40022000

08000fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fdc:	b590      	push	{r4, r7, lr}
 8000fde:	b083      	sub	sp, #12
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fe4:	4b14      	ldr	r3, [pc, #80]	; (8001038 <HAL_InitTick+0x5c>)
 8000fe6:	681c      	ldr	r4, [r3, #0]
 8000fe8:	4b14      	ldr	r3, [pc, #80]	; (800103c <HAL_InitTick+0x60>)
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	0019      	movs	r1, r3
 8000fee:	23fa      	movs	r3, #250	; 0xfa
 8000ff0:	0098      	lsls	r0, r3, #2
 8000ff2:	f7ff f889 	bl	8000108 <__udivsi3>
 8000ff6:	0003      	movs	r3, r0
 8000ff8:	0019      	movs	r1, r3
 8000ffa:	0020      	movs	r0, r4
 8000ffc:	f7ff f884 	bl	8000108 <__udivsi3>
 8001000:	0003      	movs	r3, r0
 8001002:	0018      	movs	r0, r3
 8001004:	f000 fcb3 	bl	800196e <HAL_SYSTICK_Config>
 8001008:	1e03      	subs	r3, r0, #0
 800100a:	d001      	beq.n	8001010 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800100c:	2301      	movs	r3, #1
 800100e:	e00f      	b.n	8001030 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2b03      	cmp	r3, #3
 8001014:	d80b      	bhi.n	800102e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001016:	6879      	ldr	r1, [r7, #4]
 8001018:	2301      	movs	r3, #1
 800101a:	425b      	negs	r3, r3
 800101c:	2200      	movs	r2, #0
 800101e:	0018      	movs	r0, r3
 8001020:	f000 fc90 	bl	8001944 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001024:	4b06      	ldr	r3, [pc, #24]	; (8001040 <HAL_InitTick+0x64>)
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800102a:	2300      	movs	r3, #0
 800102c:	e000      	b.n	8001030 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800102e:	2301      	movs	r3, #1
}
 8001030:	0018      	movs	r0, r3
 8001032:	46bd      	mov	sp, r7
 8001034:	b003      	add	sp, #12
 8001036:	bd90      	pop	{r4, r7, pc}
 8001038:	20000000 	.word	0x20000000
 800103c:	20000008 	.word	0x20000008
 8001040:	20000004 	.word	0x20000004

08001044 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001048:	4b05      	ldr	r3, [pc, #20]	; (8001060 <HAL_IncTick+0x1c>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	001a      	movs	r2, r3
 800104e:	4b05      	ldr	r3, [pc, #20]	; (8001064 <HAL_IncTick+0x20>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	18d2      	adds	r2, r2, r3
 8001054:	4b03      	ldr	r3, [pc, #12]	; (8001064 <HAL_IncTick+0x20>)
 8001056:	601a      	str	r2, [r3, #0]
}
 8001058:	46c0      	nop			; (mov r8, r8)
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	46c0      	nop			; (mov r8, r8)
 8001060:	20000008 	.word	0x20000008
 8001064:	200000e8 	.word	0x200000e8

08001068 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  return uwTick;
 800106c:	4b02      	ldr	r3, [pc, #8]	; (8001078 <HAL_GetTick+0x10>)
 800106e:	681b      	ldr	r3, [r3, #0]
}
 8001070:	0018      	movs	r0, r3
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	46c0      	nop			; (mov r8, r8)
 8001078:	200000e8 	.word	0x200000e8

0800107c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001084:	f7ff fff0 	bl	8001068 <HAL_GetTick>
 8001088:	0003      	movs	r3, r0
 800108a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	3301      	adds	r3, #1
 8001094:	d005      	beq.n	80010a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001096:	4b09      	ldr	r3, [pc, #36]	; (80010bc <HAL_Delay+0x40>)
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	001a      	movs	r2, r3
 800109c:	68fb      	ldr	r3, [r7, #12]
 800109e:	189b      	adds	r3, r3, r2
 80010a0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80010a2:	46c0      	nop			; (mov r8, r8)
 80010a4:	f7ff ffe0 	bl	8001068 <HAL_GetTick>
 80010a8:	0002      	movs	r2, r0
 80010aa:	68bb      	ldr	r3, [r7, #8]
 80010ac:	1ad3      	subs	r3, r2, r3
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d8f7      	bhi.n	80010a4 <HAL_Delay+0x28>
  {
  }
}
 80010b4:	46c0      	nop			; (mov r8, r8)
 80010b6:	46bd      	mov	sp, r7
 80010b8:	b004      	add	sp, #16
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20000008 	.word	0x20000008

080010c0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010c8:	230f      	movs	r3, #15
 80010ca:	18fb      	adds	r3, r7, r3
 80010cc:	2200      	movs	r2, #0
 80010ce:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80010d0:	2300      	movs	r3, #0
 80010d2:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d101      	bne.n	80010de <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80010da:	2301      	movs	r3, #1
 80010dc:	e125      	b.n	800132a <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d10a      	bne.n	80010fc <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	2200      	movs	r2, #0
 80010ea:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	2234      	movs	r2, #52	; 0x34
 80010f0:	2100      	movs	r1, #0
 80010f2:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	0018      	movs	r0, r3
 80010f8:	f7ff fe82 	bl	8000e00 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001100:	2210      	movs	r2, #16
 8001102:	4013      	ands	r3, r2
 8001104:	d000      	beq.n	8001108 <HAL_ADC_Init+0x48>
 8001106:	e103      	b.n	8001310 <HAL_ADC_Init+0x250>
 8001108:	230f      	movs	r3, #15
 800110a:	18fb      	adds	r3, r7, r3
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d000      	beq.n	8001114 <HAL_ADC_Init+0x54>
 8001112:	e0fd      	b.n	8001310 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	2204      	movs	r2, #4
 800111c:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800111e:	d000      	beq.n	8001122 <HAL_ADC_Init+0x62>
 8001120:	e0f6      	b.n	8001310 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001126:	4a83      	ldr	r2, [pc, #524]	; (8001334 <HAL_ADC_Init+0x274>)
 8001128:	4013      	ands	r3, r2
 800112a:	2202      	movs	r2, #2
 800112c:	431a      	orrs	r2, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	2203      	movs	r2, #3
 800113a:	4013      	ands	r3, r2
 800113c:	2b01      	cmp	r3, #1
 800113e:	d112      	bne.n	8001166 <HAL_ADC_Init+0xa6>
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	2201      	movs	r2, #1
 8001148:	4013      	ands	r3, r2
 800114a:	2b01      	cmp	r3, #1
 800114c:	d009      	beq.n	8001162 <HAL_ADC_Init+0xa2>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	68da      	ldr	r2, [r3, #12]
 8001154:	2380      	movs	r3, #128	; 0x80
 8001156:	021b      	lsls	r3, r3, #8
 8001158:	401a      	ands	r2, r3
 800115a:	2380      	movs	r3, #128	; 0x80
 800115c:	021b      	lsls	r3, r3, #8
 800115e:	429a      	cmp	r2, r3
 8001160:	d101      	bne.n	8001166 <HAL_ADC_Init+0xa6>
 8001162:	2301      	movs	r3, #1
 8001164:	e000      	b.n	8001168 <HAL_ADC_Init+0xa8>
 8001166:	2300      	movs	r3, #0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d116      	bne.n	800119a <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	2218      	movs	r2, #24
 8001174:	4393      	bics	r3, r2
 8001176:	0019      	movs	r1, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	689a      	ldr	r2, [r3, #8]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	430a      	orrs	r2, r1
 8001182:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	691b      	ldr	r3, [r3, #16]
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	0899      	lsrs	r1, r3, #2
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	430a      	orrs	r2, r1
 8001198:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	68da      	ldr	r2, [r3, #12]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4964      	ldr	r1, [pc, #400]	; (8001338 <HAL_ADC_Init+0x278>)
 80011a6:	400a      	ands	r2, r1
 80011a8:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	7e1b      	ldrb	r3, [r3, #24]
 80011ae:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	7e5b      	ldrb	r3, [r3, #25]
 80011b4:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80011b6:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	7e9b      	ldrb	r3, [r3, #26]
 80011bc:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80011be:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011c4:	2b01      	cmp	r3, #1
 80011c6:	d002      	beq.n	80011ce <HAL_ADC_Init+0x10e>
 80011c8:	2380      	movs	r3, #128	; 0x80
 80011ca:	015b      	lsls	r3, r3, #5
 80011cc:	e000      	b.n	80011d0 <HAL_ADC_Init+0x110>
 80011ce:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80011d0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80011d6:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	691b      	ldr	r3, [r3, #16]
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d101      	bne.n	80011e4 <HAL_ADC_Init+0x124>
 80011e0:	2304      	movs	r3, #4
 80011e2:	e000      	b.n	80011e6 <HAL_ADC_Init+0x126>
 80011e4:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80011e6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	2124      	movs	r1, #36	; 0x24
 80011ec:	5c5b      	ldrb	r3, [r3, r1]
 80011ee:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80011f0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80011f2:	68ba      	ldr	r2, [r7, #8]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	7edb      	ldrb	r3, [r3, #27]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d115      	bne.n	800122c <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	7e9b      	ldrb	r3, [r3, #26]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d105      	bne.n	8001214 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	2280      	movs	r2, #128	; 0x80
 800120c:	0252      	lsls	r2, r2, #9
 800120e:	4313      	orrs	r3, r2
 8001210:	60bb      	str	r3, [r7, #8]
 8001212:	e00b      	b.n	800122c <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001218:	2220      	movs	r2, #32
 800121a:	431a      	orrs	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001224:	2201      	movs	r2, #1
 8001226:	431a      	orrs	r2, r3
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	69da      	ldr	r2, [r3, #28]
 8001230:	23c2      	movs	r3, #194	; 0xc2
 8001232:	33ff      	adds	r3, #255	; 0xff
 8001234:	429a      	cmp	r2, r3
 8001236:	d007      	beq.n	8001248 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001240:	4313      	orrs	r3, r2
 8001242:	68ba      	ldr	r2, [r7, #8]
 8001244:	4313      	orrs	r3, r2
 8001246:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	68d9      	ldr	r1, [r3, #12]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	68ba      	ldr	r2, [r7, #8]
 8001254:	430a      	orrs	r2, r1
 8001256:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800125c:	2380      	movs	r3, #128	; 0x80
 800125e:	055b      	lsls	r3, r3, #21
 8001260:	429a      	cmp	r2, r3
 8001262:	d01b      	beq.n	800129c <HAL_ADC_Init+0x1dc>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001268:	2b01      	cmp	r3, #1
 800126a:	d017      	beq.n	800129c <HAL_ADC_Init+0x1dc>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001270:	2b02      	cmp	r3, #2
 8001272:	d013      	beq.n	800129c <HAL_ADC_Init+0x1dc>
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001278:	2b03      	cmp	r3, #3
 800127a:	d00f      	beq.n	800129c <HAL_ADC_Init+0x1dc>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001280:	2b04      	cmp	r3, #4
 8001282:	d00b      	beq.n	800129c <HAL_ADC_Init+0x1dc>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001288:	2b05      	cmp	r3, #5
 800128a:	d007      	beq.n	800129c <HAL_ADC_Init+0x1dc>
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001290:	2b06      	cmp	r3, #6
 8001292:	d003      	beq.n	800129c <HAL_ADC_Init+0x1dc>
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001298:	2b07      	cmp	r3, #7
 800129a:	d112      	bne.n	80012c2 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	695a      	ldr	r2, [r3, #20]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	2107      	movs	r1, #7
 80012a8:	438a      	bics	r2, r1
 80012aa:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	6959      	ldr	r1, [r3, #20]
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012b6:	2207      	movs	r2, #7
 80012b8:	401a      	ands	r2, r3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	430a      	orrs	r2, r1
 80012c0:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	4a1c      	ldr	r2, [pc, #112]	; (800133c <HAL_ADC_Init+0x27c>)
 80012ca:	4013      	ands	r3, r2
 80012cc:	68ba      	ldr	r2, [r7, #8]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d10b      	bne.n	80012ea <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2200      	movs	r2, #0
 80012d6:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012dc:	2203      	movs	r2, #3
 80012de:	4393      	bics	r3, r2
 80012e0:	2201      	movs	r2, #1
 80012e2:	431a      	orrs	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80012e8:	e01c      	b.n	8001324 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012ee:	2212      	movs	r2, #18
 80012f0:	4393      	bics	r3, r2
 80012f2:	2210      	movs	r2, #16
 80012f4:	431a      	orrs	r2, r3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012fe:	2201      	movs	r2, #1
 8001300:	431a      	orrs	r2, r3
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001306:	230f      	movs	r3, #15
 8001308:	18fb      	adds	r3, r7, r3
 800130a:	2201      	movs	r2, #1
 800130c:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800130e:	e009      	b.n	8001324 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001314:	2210      	movs	r2, #16
 8001316:	431a      	orrs	r2, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 800131c:	230f      	movs	r3, #15
 800131e:	18fb      	adds	r3, r7, r3
 8001320:	2201      	movs	r2, #1
 8001322:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001324:	230f      	movs	r3, #15
 8001326:	18fb      	adds	r3, r7, r3
 8001328:	781b      	ldrb	r3, [r3, #0]
}
 800132a:	0018      	movs	r0, r3
 800132c:	46bd      	mov	sp, r7
 800132e:	b004      	add	sp, #16
 8001330:	bd80      	pop	{r7, pc}
 8001332:	46c0      	nop			; (mov r8, r8)
 8001334:	fffffefd 	.word	0xfffffefd
 8001338:	fffe0219 	.word	0xfffe0219
 800133c:	833fffe7 	.word	0x833fffe7

08001340 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001340:	b590      	push	{r4, r7, lr}
 8001342:	b085      	sub	sp, #20
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001348:	230f      	movs	r3, #15
 800134a:	18fb      	adds	r3, r7, r3
 800134c:	2200      	movs	r2, #0
 800134e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	2204      	movs	r2, #4
 8001358:	4013      	ands	r3, r2
 800135a:	d138      	bne.n	80013ce <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2234      	movs	r2, #52	; 0x34
 8001360:	5c9b      	ldrb	r3, [r3, r2]
 8001362:	2b01      	cmp	r3, #1
 8001364:	d101      	bne.n	800136a <HAL_ADC_Start+0x2a>
 8001366:	2302      	movs	r3, #2
 8001368:	e038      	b.n	80013dc <HAL_ADC_Start+0x9c>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2234      	movs	r2, #52	; 0x34
 800136e:	2101      	movs	r1, #1
 8001370:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	7e5b      	ldrb	r3, [r3, #25]
 8001376:	2b01      	cmp	r3, #1
 8001378:	d007      	beq.n	800138a <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800137a:	230f      	movs	r3, #15
 800137c:	18fc      	adds	r4, r7, r3
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	0018      	movs	r0, r3
 8001382:	f000 f933 	bl	80015ec <ADC_Enable>
 8001386:	0003      	movs	r3, r0
 8001388:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800138a:	230f      	movs	r3, #15
 800138c:	18fb      	adds	r3, r7, r3
 800138e:	781b      	ldrb	r3, [r3, #0]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d120      	bne.n	80013d6 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001398:	4a12      	ldr	r2, [pc, #72]	; (80013e4 <HAL_ADC_Start+0xa4>)
 800139a:	4013      	ands	r3, r2
 800139c:	2280      	movs	r2, #128	; 0x80
 800139e:	0052      	lsls	r2, r2, #1
 80013a0:	431a      	orrs	r2, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2200      	movs	r2, #0
 80013aa:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2234      	movs	r2, #52	; 0x34
 80013b0:	2100      	movs	r1, #0
 80013b2:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	221c      	movs	r2, #28
 80013ba:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	689a      	ldr	r2, [r3, #8]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2104      	movs	r1, #4
 80013c8:	430a      	orrs	r2, r1
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	e003      	b.n	80013d6 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80013ce:	230f      	movs	r3, #15
 80013d0:	18fb      	adds	r3, r7, r3
 80013d2:	2202      	movs	r2, #2
 80013d4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80013d6:	230f      	movs	r3, #15
 80013d8:	18fb      	adds	r3, r7, r3
 80013da:	781b      	ldrb	r3, [r3, #0]
}
 80013dc:	0018      	movs	r0, r3
 80013de:	46bd      	mov	sp, r7
 80013e0:	b005      	add	sp, #20
 80013e2:	bd90      	pop	{r4, r7, pc}
 80013e4:	fffff0fe 	.word	0xfffff0fe

080013e8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80013f6:	0018      	movs	r0, r3
 80013f8:	46bd      	mov	sp, r7
 80013fa:	b002      	add	sp, #8
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800140a:	230f      	movs	r3, #15
 800140c:	18fb      	adds	r3, r7, r3
 800140e:	2200      	movs	r2, #0
 8001410:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001412:	2300      	movs	r3, #0
 8001414:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800141a:	2380      	movs	r3, #128	; 0x80
 800141c:	055b      	lsls	r3, r3, #21
 800141e:	429a      	cmp	r2, r3
 8001420:	d011      	beq.n	8001446 <HAL_ADC_ConfigChannel+0x46>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001426:	2b01      	cmp	r3, #1
 8001428:	d00d      	beq.n	8001446 <HAL_ADC_ConfigChannel+0x46>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800142e:	2b02      	cmp	r3, #2
 8001430:	d009      	beq.n	8001446 <HAL_ADC_ConfigChannel+0x46>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001436:	2b03      	cmp	r3, #3
 8001438:	d005      	beq.n	8001446 <HAL_ADC_ConfigChannel+0x46>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800143e:	2b04      	cmp	r3, #4
 8001440:	d001      	beq.n	8001446 <HAL_ADC_ConfigChannel+0x46>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2234      	movs	r2, #52	; 0x34
 800144a:	5c9b      	ldrb	r3, [r3, r2]
 800144c:	2b01      	cmp	r3, #1
 800144e:	d101      	bne.n	8001454 <HAL_ADC_ConfigChannel+0x54>
 8001450:	2302      	movs	r3, #2
 8001452:	e0bb      	b.n	80015cc <HAL_ADC_ConfigChannel+0x1cc>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2234      	movs	r2, #52	; 0x34
 8001458:	2101      	movs	r1, #1
 800145a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	689b      	ldr	r3, [r3, #8]
 8001462:	2204      	movs	r2, #4
 8001464:	4013      	ands	r3, r2
 8001466:	d000      	beq.n	800146a <HAL_ADC_ConfigChannel+0x6a>
 8001468:	e09f      	b.n	80015aa <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	4a59      	ldr	r2, [pc, #356]	; (80015d4 <HAL_ADC_ConfigChannel+0x1d4>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d100      	bne.n	8001476 <HAL_ADC_ConfigChannel+0x76>
 8001474:	e077      	b.n	8001566 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2201      	movs	r2, #1
 8001482:	409a      	lsls	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	430a      	orrs	r2, r1
 800148a:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001490:	2380      	movs	r3, #128	; 0x80
 8001492:	055b      	lsls	r3, r3, #21
 8001494:	429a      	cmp	r2, r3
 8001496:	d037      	beq.n	8001508 <HAL_ADC_ConfigChannel+0x108>
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800149c:	2b01      	cmp	r3, #1
 800149e:	d033      	beq.n	8001508 <HAL_ADC_ConfigChannel+0x108>
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d02f      	beq.n	8001508 <HAL_ADC_ConfigChannel+0x108>
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ac:	2b03      	cmp	r3, #3
 80014ae:	d02b      	beq.n	8001508 <HAL_ADC_ConfigChannel+0x108>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b4:	2b04      	cmp	r3, #4
 80014b6:	d027      	beq.n	8001508 <HAL_ADC_ConfigChannel+0x108>
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014bc:	2b05      	cmp	r3, #5
 80014be:	d023      	beq.n	8001508 <HAL_ADC_ConfigChannel+0x108>
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014c4:	2b06      	cmp	r3, #6
 80014c6:	d01f      	beq.n	8001508 <HAL_ADC_ConfigChannel+0x108>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014cc:	2b07      	cmp	r3, #7
 80014ce:	d01b      	beq.n	8001508 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	689a      	ldr	r2, [r3, #8]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	695b      	ldr	r3, [r3, #20]
 80014da:	2107      	movs	r1, #7
 80014dc:	400b      	ands	r3, r1
 80014de:	429a      	cmp	r2, r3
 80014e0:	d012      	beq.n	8001508 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	695a      	ldr	r2, [r3, #20]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2107      	movs	r1, #7
 80014ee:	438a      	bics	r2, r1
 80014f0:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	6959      	ldr	r1, [r3, #20]
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	689b      	ldr	r3, [r3, #8]
 80014fc:	2207      	movs	r2, #7
 80014fe:	401a      	ands	r2, r3
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	430a      	orrs	r2, r1
 8001506:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2b10      	cmp	r3, #16
 800150e:	d003      	beq.n	8001518 <HAL_ADC_ConfigChannel+0x118>
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2b11      	cmp	r3, #17
 8001516:	d152      	bne.n	80015be <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001518:	4b2f      	ldr	r3, [pc, #188]	; (80015d8 <HAL_ADC_ConfigChannel+0x1d8>)
 800151a:	6819      	ldr	r1, [r3, #0]
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2b10      	cmp	r3, #16
 8001522:	d102      	bne.n	800152a <HAL_ADC_ConfigChannel+0x12a>
 8001524:	2380      	movs	r3, #128	; 0x80
 8001526:	041b      	lsls	r3, r3, #16
 8001528:	e001      	b.n	800152e <HAL_ADC_ConfigChannel+0x12e>
 800152a:	2380      	movs	r3, #128	; 0x80
 800152c:	03db      	lsls	r3, r3, #15
 800152e:	4a2a      	ldr	r2, [pc, #168]	; (80015d8 <HAL_ADC_ConfigChannel+0x1d8>)
 8001530:	430b      	orrs	r3, r1
 8001532:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2b10      	cmp	r3, #16
 800153a:	d140      	bne.n	80015be <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800153c:	4b27      	ldr	r3, [pc, #156]	; (80015dc <HAL_ADC_ConfigChannel+0x1dc>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4927      	ldr	r1, [pc, #156]	; (80015e0 <HAL_ADC_ConfigChannel+0x1e0>)
 8001542:	0018      	movs	r0, r3
 8001544:	f7fe fde0 	bl	8000108 <__udivsi3>
 8001548:	0003      	movs	r3, r0
 800154a:	001a      	movs	r2, r3
 800154c:	0013      	movs	r3, r2
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	189b      	adds	r3, r3, r2
 8001552:	005b      	lsls	r3, r3, #1
 8001554:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001556:	e002      	b.n	800155e <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	3b01      	subs	r3, #1
 800155c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800155e:	68bb      	ldr	r3, [r7, #8]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1f9      	bne.n	8001558 <HAL_ADC_ConfigChannel+0x158>
 8001564:	e02b      	b.n	80015be <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2101      	movs	r1, #1
 8001572:	4099      	lsls	r1, r3
 8001574:	000b      	movs	r3, r1
 8001576:	43d9      	mvns	r1, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	400a      	ands	r2, r1
 800157e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	2b10      	cmp	r3, #16
 8001586:	d003      	beq.n	8001590 <HAL_ADC_ConfigChannel+0x190>
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2b11      	cmp	r3, #17
 800158e:	d116      	bne.n	80015be <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001590:	4b11      	ldr	r3, [pc, #68]	; (80015d8 <HAL_ADC_ConfigChannel+0x1d8>)
 8001592:	6819      	ldr	r1, [r3, #0]
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2b10      	cmp	r3, #16
 800159a:	d101      	bne.n	80015a0 <HAL_ADC_ConfigChannel+0x1a0>
 800159c:	4a11      	ldr	r2, [pc, #68]	; (80015e4 <HAL_ADC_ConfigChannel+0x1e4>)
 800159e:	e000      	b.n	80015a2 <HAL_ADC_ConfigChannel+0x1a2>
 80015a0:	4a11      	ldr	r2, [pc, #68]	; (80015e8 <HAL_ADC_ConfigChannel+0x1e8>)
 80015a2:	4b0d      	ldr	r3, [pc, #52]	; (80015d8 <HAL_ADC_ConfigChannel+0x1d8>)
 80015a4:	400a      	ands	r2, r1
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	e009      	b.n	80015be <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015ae:	2220      	movs	r2, #32
 80015b0:	431a      	orrs	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80015b6:	230f      	movs	r3, #15
 80015b8:	18fb      	adds	r3, r7, r3
 80015ba:	2201      	movs	r2, #1
 80015bc:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2234      	movs	r2, #52	; 0x34
 80015c2:	2100      	movs	r1, #0
 80015c4:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80015c6:	230f      	movs	r3, #15
 80015c8:	18fb      	adds	r3, r7, r3
 80015ca:	781b      	ldrb	r3, [r3, #0]
}
 80015cc:	0018      	movs	r0, r3
 80015ce:	46bd      	mov	sp, r7
 80015d0:	b004      	add	sp, #16
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	00001001 	.word	0x00001001
 80015d8:	40012708 	.word	0x40012708
 80015dc:	20000000 	.word	0x20000000
 80015e0:	000f4240 	.word	0x000f4240
 80015e4:	ff7fffff 	.word	0xff7fffff
 80015e8:	ffbfffff 	.word	0xffbfffff

080015ec <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b084      	sub	sp, #16
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80015f4:	2300      	movs	r3, #0
 80015f6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80015f8:	2300      	movs	r3, #0
 80015fa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	2203      	movs	r2, #3
 8001604:	4013      	ands	r3, r2
 8001606:	2b01      	cmp	r3, #1
 8001608:	d112      	bne.n	8001630 <ADC_Enable+0x44>
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2201      	movs	r2, #1
 8001612:	4013      	ands	r3, r2
 8001614:	2b01      	cmp	r3, #1
 8001616:	d009      	beq.n	800162c <ADC_Enable+0x40>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	68da      	ldr	r2, [r3, #12]
 800161e:	2380      	movs	r3, #128	; 0x80
 8001620:	021b      	lsls	r3, r3, #8
 8001622:	401a      	ands	r2, r3
 8001624:	2380      	movs	r3, #128	; 0x80
 8001626:	021b      	lsls	r3, r3, #8
 8001628:	429a      	cmp	r2, r3
 800162a:	d101      	bne.n	8001630 <ADC_Enable+0x44>
 800162c:	2301      	movs	r3, #1
 800162e:	e000      	b.n	8001632 <ADC_Enable+0x46>
 8001630:	2300      	movs	r3, #0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d14b      	bne.n	80016ce <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	4a26      	ldr	r2, [pc, #152]	; (80016d8 <ADC_Enable+0xec>)
 800163e:	4013      	ands	r3, r2
 8001640:	d00d      	beq.n	800165e <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001646:	2210      	movs	r2, #16
 8001648:	431a      	orrs	r2, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001652:	2201      	movs	r2, #1
 8001654:	431a      	orrs	r2, r3
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 800165a:	2301      	movs	r3, #1
 800165c:	e038      	b.n	80016d0 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	689a      	ldr	r2, [r3, #8]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	2101      	movs	r1, #1
 800166a:	430a      	orrs	r2, r1
 800166c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800166e:	4b1b      	ldr	r3, [pc, #108]	; (80016dc <ADC_Enable+0xf0>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	491b      	ldr	r1, [pc, #108]	; (80016e0 <ADC_Enable+0xf4>)
 8001674:	0018      	movs	r0, r3
 8001676:	f7fe fd47 	bl	8000108 <__udivsi3>
 800167a:	0003      	movs	r3, r0
 800167c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800167e:	e002      	b.n	8001686 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8001680:	68bb      	ldr	r3, [r7, #8]
 8001682:	3b01      	subs	r3, #1
 8001684:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001686:	68bb      	ldr	r3, [r7, #8]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d1f9      	bne.n	8001680 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 800168c:	f7ff fcec 	bl	8001068 <HAL_GetTick>
 8001690:	0003      	movs	r3, r0
 8001692:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001694:	e014      	b.n	80016c0 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001696:	f7ff fce7 	bl	8001068 <HAL_GetTick>
 800169a:	0002      	movs	r2, r0
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d90d      	bls.n	80016c0 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016a8:	2210      	movs	r2, #16
 80016aa:	431a      	orrs	r2, r3
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	639a      	str	r2, [r3, #56]	; 0x38
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016b4:	2201      	movs	r2, #1
 80016b6:	431a      	orrs	r2, r3
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	63da      	str	r2, [r3, #60]	; 0x3c
      
        return HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	e007      	b.n	80016d0 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2201      	movs	r2, #1
 80016c8:	4013      	ands	r3, r2
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d1e3      	bne.n	8001696 <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80016ce:	2300      	movs	r3, #0
}
 80016d0:	0018      	movs	r0, r3
 80016d2:	46bd      	mov	sp, r7
 80016d4:	b004      	add	sp, #16
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	80000017 	.word	0x80000017
 80016dc:	20000000 	.word	0x20000000
 80016e0:	000f4240 	.word	0x000f4240

080016e4 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b086      	sub	sp, #24
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016ec:	2317      	movs	r3, #23
 80016ee:	18fb      	adds	r3, r7, r3
 80016f0:	2200      	movs	r2, #0
 80016f2:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 80016f4:	2300      	movs	r3, #0
 80016f6:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 80016f8:	2300      	movs	r3, #0
 80016fa:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2234      	movs	r2, #52	; 0x34
 8001700:	5c9b      	ldrb	r3, [r3, r2]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d101      	bne.n	800170a <HAL_ADCEx_Calibration_Start+0x26>
 8001706:	2302      	movs	r3, #2
 8001708:	e084      	b.n	8001814 <HAL_ADCEx_Calibration_Start+0x130>
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2234      	movs	r2, #52	; 0x34
 800170e:	2101      	movs	r1, #1
 8001710:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	689b      	ldr	r3, [r3, #8]
 8001718:	2203      	movs	r2, #3
 800171a:	4013      	ands	r3, r2
 800171c:	2b01      	cmp	r3, #1
 800171e:	d112      	bne.n	8001746 <HAL_ADCEx_Calibration_Start+0x62>
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	2201      	movs	r2, #1
 8001728:	4013      	ands	r3, r2
 800172a:	2b01      	cmp	r3, #1
 800172c:	d009      	beq.n	8001742 <HAL_ADCEx_Calibration_Start+0x5e>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	68da      	ldr	r2, [r3, #12]
 8001734:	2380      	movs	r3, #128	; 0x80
 8001736:	021b      	lsls	r3, r3, #8
 8001738:	401a      	ands	r2, r3
 800173a:	2380      	movs	r3, #128	; 0x80
 800173c:	021b      	lsls	r3, r3, #8
 800173e:	429a      	cmp	r2, r3
 8001740:	d101      	bne.n	8001746 <HAL_ADCEx_Calibration_Start+0x62>
 8001742:	2301      	movs	r3, #1
 8001744:	e000      	b.n	8001748 <HAL_ADCEx_Calibration_Start+0x64>
 8001746:	2300      	movs	r3, #0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d152      	bne.n	80017f2 <HAL_ADCEx_Calibration_Start+0x10e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001750:	4a32      	ldr	r2, [pc, #200]	; (800181c <HAL_ADCEx_Calibration_Start+0x138>)
 8001752:	4013      	ands	r3, r2
 8001754:	2202      	movs	r2, #2
 8001756:	431a      	orrs	r2, r3
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	639a      	str	r2, [r3, #56]	; 0x38
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	2203      	movs	r2, #3
 8001764:	4013      	ands	r3, r2
 8001766:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	68da      	ldr	r2, [r3, #12]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2103      	movs	r1, #3
 8001774:	438a      	bics	r2, r1
 8001776:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	689a      	ldr	r2, [r3, #8]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2180      	movs	r1, #128	; 0x80
 8001784:	0609      	lsls	r1, r1, #24
 8001786:	430a      	orrs	r2, r1
 8001788:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 800178a:	f7ff fc6d 	bl	8001068 <HAL_GetTick>
 800178e:	0003      	movs	r3, r0
 8001790:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8001792:	e014      	b.n	80017be <HAL_ADCEx_Calibration_Start+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001794:	f7ff fc68 	bl	8001068 <HAL_GetTick>
 8001798:	0002      	movs	r2, r0
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	2b02      	cmp	r3, #2
 80017a0:	d90d      	bls.n	80017be <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017a6:	2212      	movs	r2, #18
 80017a8:	4393      	bics	r3, r2
 80017aa:	2210      	movs	r2, #16
 80017ac:	431a      	orrs	r2, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	639a      	str	r2, [r3, #56]	; 0x38
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2234      	movs	r2, #52	; 0x34
 80017b6:	2100      	movs	r1, #0
 80017b8:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e02a      	b.n	8001814 <HAL_ADCEx_Calibration_Start+0x130>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	0fdb      	lsrs	r3, r3, #31
 80017c6:	07da      	lsls	r2, r3, #31
 80017c8:	2380      	movs	r3, #128	; 0x80
 80017ca:	061b      	lsls	r3, r3, #24
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d0e1      	beq.n	8001794 <HAL_ADCEx_Calibration_Start+0xb0>
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	68d9      	ldr	r1, [r3, #12]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	68fa      	ldr	r2, [r7, #12]
 80017dc:	430a      	orrs	r2, r1
 80017de:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017e4:	2203      	movs	r2, #3
 80017e6:	4393      	bics	r3, r2
 80017e8:	2201      	movs	r2, #1
 80017ea:	431a      	orrs	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	639a      	str	r2, [r3, #56]	; 0x38
 80017f0:	e009      	b.n	8001806 <HAL_ADCEx_Calibration_Start+0x122>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017f6:	2220      	movs	r2, #32
 80017f8:	431a      	orrs	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80017fe:	2317      	movs	r3, #23
 8001800:	18fb      	adds	r3, r7, r3
 8001802:	2201      	movs	r2, #1
 8001804:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2234      	movs	r2, #52	; 0x34
 800180a:	2100      	movs	r1, #0
 800180c:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 800180e:	2317      	movs	r3, #23
 8001810:	18fb      	adds	r3, r7, r3
 8001812:	781b      	ldrb	r3, [r3, #0]
}
 8001814:	0018      	movs	r0, r3
 8001816:	46bd      	mov	sp, r7
 8001818:	b006      	add	sp, #24
 800181a:	bd80      	pop	{r7, pc}
 800181c:	fffffefd 	.word	0xfffffefd

08001820 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001820:	b590      	push	{r4, r7, lr}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	0002      	movs	r2, r0
 8001828:	6039      	str	r1, [r7, #0]
 800182a:	1dfb      	adds	r3, r7, #7
 800182c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800182e:	1dfb      	adds	r3, r7, #7
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	2b7f      	cmp	r3, #127	; 0x7f
 8001834:	d828      	bhi.n	8001888 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001836:	4a2f      	ldr	r2, [pc, #188]	; (80018f4 <__NVIC_SetPriority+0xd4>)
 8001838:	1dfb      	adds	r3, r7, #7
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	b25b      	sxtb	r3, r3
 800183e:	089b      	lsrs	r3, r3, #2
 8001840:	33c0      	adds	r3, #192	; 0xc0
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	589b      	ldr	r3, [r3, r2]
 8001846:	1dfa      	adds	r2, r7, #7
 8001848:	7812      	ldrb	r2, [r2, #0]
 800184a:	0011      	movs	r1, r2
 800184c:	2203      	movs	r2, #3
 800184e:	400a      	ands	r2, r1
 8001850:	00d2      	lsls	r2, r2, #3
 8001852:	21ff      	movs	r1, #255	; 0xff
 8001854:	4091      	lsls	r1, r2
 8001856:	000a      	movs	r2, r1
 8001858:	43d2      	mvns	r2, r2
 800185a:	401a      	ands	r2, r3
 800185c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	019b      	lsls	r3, r3, #6
 8001862:	22ff      	movs	r2, #255	; 0xff
 8001864:	401a      	ands	r2, r3
 8001866:	1dfb      	adds	r3, r7, #7
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	0018      	movs	r0, r3
 800186c:	2303      	movs	r3, #3
 800186e:	4003      	ands	r3, r0
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001874:	481f      	ldr	r0, [pc, #124]	; (80018f4 <__NVIC_SetPriority+0xd4>)
 8001876:	1dfb      	adds	r3, r7, #7
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	b25b      	sxtb	r3, r3
 800187c:	089b      	lsrs	r3, r3, #2
 800187e:	430a      	orrs	r2, r1
 8001880:	33c0      	adds	r3, #192	; 0xc0
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001886:	e031      	b.n	80018ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001888:	4a1b      	ldr	r2, [pc, #108]	; (80018f8 <__NVIC_SetPriority+0xd8>)
 800188a:	1dfb      	adds	r3, r7, #7
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	0019      	movs	r1, r3
 8001890:	230f      	movs	r3, #15
 8001892:	400b      	ands	r3, r1
 8001894:	3b08      	subs	r3, #8
 8001896:	089b      	lsrs	r3, r3, #2
 8001898:	3306      	adds	r3, #6
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	18d3      	adds	r3, r2, r3
 800189e:	3304      	adds	r3, #4
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	1dfa      	adds	r2, r7, #7
 80018a4:	7812      	ldrb	r2, [r2, #0]
 80018a6:	0011      	movs	r1, r2
 80018a8:	2203      	movs	r2, #3
 80018aa:	400a      	ands	r2, r1
 80018ac:	00d2      	lsls	r2, r2, #3
 80018ae:	21ff      	movs	r1, #255	; 0xff
 80018b0:	4091      	lsls	r1, r2
 80018b2:	000a      	movs	r2, r1
 80018b4:	43d2      	mvns	r2, r2
 80018b6:	401a      	ands	r2, r3
 80018b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	019b      	lsls	r3, r3, #6
 80018be:	22ff      	movs	r2, #255	; 0xff
 80018c0:	401a      	ands	r2, r3
 80018c2:	1dfb      	adds	r3, r7, #7
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	0018      	movs	r0, r3
 80018c8:	2303      	movs	r3, #3
 80018ca:	4003      	ands	r3, r0
 80018cc:	00db      	lsls	r3, r3, #3
 80018ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018d0:	4809      	ldr	r0, [pc, #36]	; (80018f8 <__NVIC_SetPriority+0xd8>)
 80018d2:	1dfb      	adds	r3, r7, #7
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	001c      	movs	r4, r3
 80018d8:	230f      	movs	r3, #15
 80018da:	4023      	ands	r3, r4
 80018dc:	3b08      	subs	r3, #8
 80018de:	089b      	lsrs	r3, r3, #2
 80018e0:	430a      	orrs	r2, r1
 80018e2:	3306      	adds	r3, #6
 80018e4:	009b      	lsls	r3, r3, #2
 80018e6:	18c3      	adds	r3, r0, r3
 80018e8:	3304      	adds	r3, #4
 80018ea:	601a      	str	r2, [r3, #0]
}
 80018ec:	46c0      	nop			; (mov r8, r8)
 80018ee:	46bd      	mov	sp, r7
 80018f0:	b003      	add	sp, #12
 80018f2:	bd90      	pop	{r4, r7, pc}
 80018f4:	e000e100 	.word	0xe000e100
 80018f8:	e000ed00 	.word	0xe000ed00

080018fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	3b01      	subs	r3, #1
 8001908:	4a0c      	ldr	r2, [pc, #48]	; (800193c <SysTick_Config+0x40>)
 800190a:	4293      	cmp	r3, r2
 800190c:	d901      	bls.n	8001912 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800190e:	2301      	movs	r3, #1
 8001910:	e010      	b.n	8001934 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001912:	4b0b      	ldr	r3, [pc, #44]	; (8001940 <SysTick_Config+0x44>)
 8001914:	687a      	ldr	r2, [r7, #4]
 8001916:	3a01      	subs	r2, #1
 8001918:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800191a:	2301      	movs	r3, #1
 800191c:	425b      	negs	r3, r3
 800191e:	2103      	movs	r1, #3
 8001920:	0018      	movs	r0, r3
 8001922:	f7ff ff7d 	bl	8001820 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001926:	4b06      	ldr	r3, [pc, #24]	; (8001940 <SysTick_Config+0x44>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800192c:	4b04      	ldr	r3, [pc, #16]	; (8001940 <SysTick_Config+0x44>)
 800192e:	2207      	movs	r2, #7
 8001930:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001932:	2300      	movs	r3, #0
}
 8001934:	0018      	movs	r0, r3
 8001936:	46bd      	mov	sp, r7
 8001938:	b002      	add	sp, #8
 800193a:	bd80      	pop	{r7, pc}
 800193c:	00ffffff 	.word	0x00ffffff
 8001940:	e000e010 	.word	0xe000e010

08001944 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	60b9      	str	r1, [r7, #8]
 800194c:	607a      	str	r2, [r7, #4]
 800194e:	210f      	movs	r1, #15
 8001950:	187b      	adds	r3, r7, r1
 8001952:	1c02      	adds	r2, r0, #0
 8001954:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001956:	68ba      	ldr	r2, [r7, #8]
 8001958:	187b      	adds	r3, r7, r1
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	b25b      	sxtb	r3, r3
 800195e:	0011      	movs	r1, r2
 8001960:	0018      	movs	r0, r3
 8001962:	f7ff ff5d 	bl	8001820 <__NVIC_SetPriority>
}
 8001966:	46c0      	nop			; (mov r8, r8)
 8001968:	46bd      	mov	sp, r7
 800196a:	b004      	add	sp, #16
 800196c:	bd80      	pop	{r7, pc}

0800196e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b082      	sub	sp, #8
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	0018      	movs	r0, r3
 800197a:	f7ff ffbf 	bl	80018fc <SysTick_Config>
 800197e:	0003      	movs	r3, r0
}
 8001980:	0018      	movs	r0, r3
 8001982:	46bd      	mov	sp, r7
 8001984:	b002      	add	sp, #8
 8001986:	bd80      	pop	{r7, pc}

08001988 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001988:	b580      	push	{r7, lr}
 800198a:	b086      	sub	sp, #24
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001992:	2300      	movs	r3, #0
 8001994:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001996:	e14f      	b.n	8001c38 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2101      	movs	r1, #1
 800199e:	697a      	ldr	r2, [r7, #20]
 80019a0:	4091      	lsls	r1, r2
 80019a2:	000a      	movs	r2, r1
 80019a4:	4013      	ands	r3, r2
 80019a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d100      	bne.n	80019b0 <HAL_GPIO_Init+0x28>
 80019ae:	e140      	b.n	8001c32 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d003      	beq.n	80019c0 <HAL_GPIO_Init+0x38>
 80019b8:	683b      	ldr	r3, [r7, #0]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	2b12      	cmp	r3, #18
 80019be:	d123      	bne.n	8001a08 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	08da      	lsrs	r2, r3, #3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	3208      	adds	r2, #8
 80019c8:	0092      	lsls	r2, r2, #2
 80019ca:	58d3      	ldr	r3, [r2, r3]
 80019cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	2207      	movs	r2, #7
 80019d2:	4013      	ands	r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	220f      	movs	r2, #15
 80019d8:	409a      	lsls	r2, r3
 80019da:	0013      	movs	r3, r2
 80019dc:	43da      	mvns	r2, r3
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	4013      	ands	r3, r2
 80019e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	691a      	ldr	r2, [r3, #16]
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	2107      	movs	r1, #7
 80019ec:	400b      	ands	r3, r1
 80019ee:	009b      	lsls	r3, r3, #2
 80019f0:	409a      	lsls	r2, r3
 80019f2:	0013      	movs	r3, r2
 80019f4:	693a      	ldr	r2, [r7, #16]
 80019f6:	4313      	orrs	r3, r2
 80019f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	08da      	lsrs	r2, r3, #3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	3208      	adds	r2, #8
 8001a02:	0092      	lsls	r2, r2, #2
 8001a04:	6939      	ldr	r1, [r7, #16]
 8001a06:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	2203      	movs	r2, #3
 8001a14:	409a      	lsls	r2, r3
 8001a16:	0013      	movs	r3, r2
 8001a18:	43da      	mvns	r2, r3
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	4013      	ands	r3, r2
 8001a1e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	2203      	movs	r2, #3
 8001a26:	401a      	ands	r2, r3
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	409a      	lsls	r2, r3
 8001a2e:	0013      	movs	r3, r2
 8001a30:	693a      	ldr	r2, [r7, #16]
 8001a32:	4313      	orrs	r3, r2
 8001a34:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d00b      	beq.n	8001a5c <HAL_GPIO_Init+0xd4>
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d007      	beq.n	8001a5c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a50:	2b11      	cmp	r3, #17
 8001a52:	d003      	beq.n	8001a5c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	2b12      	cmp	r3, #18
 8001a5a:	d130      	bne.n	8001abe <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a62:	697b      	ldr	r3, [r7, #20]
 8001a64:	005b      	lsls	r3, r3, #1
 8001a66:	2203      	movs	r2, #3
 8001a68:	409a      	lsls	r2, r3
 8001a6a:	0013      	movs	r3, r2
 8001a6c:	43da      	mvns	r2, r3
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	4013      	ands	r3, r2
 8001a72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	68da      	ldr	r2, [r3, #12]
 8001a78:	697b      	ldr	r3, [r7, #20]
 8001a7a:	005b      	lsls	r3, r3, #1
 8001a7c:	409a      	lsls	r2, r3
 8001a7e:	0013      	movs	r3, r2
 8001a80:	693a      	ldr	r2, [r7, #16]
 8001a82:	4313      	orrs	r3, r2
 8001a84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	693a      	ldr	r2, [r7, #16]
 8001a8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a92:	2201      	movs	r2, #1
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	409a      	lsls	r2, r3
 8001a98:	0013      	movs	r3, r2
 8001a9a:	43da      	mvns	r2, r3
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	091b      	lsrs	r3, r3, #4
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	401a      	ands	r2, r3
 8001aac:	697b      	ldr	r3, [r7, #20]
 8001aae:	409a      	lsls	r2, r3
 8001ab0:	0013      	movs	r3, r2
 8001ab2:	693a      	ldr	r2, [r7, #16]
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	693a      	ldr	r2, [r7, #16]
 8001abc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	68db      	ldr	r3, [r3, #12]
 8001ac2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	2203      	movs	r2, #3
 8001aca:	409a      	lsls	r2, r3
 8001acc:	0013      	movs	r3, r2
 8001ace:	43da      	mvns	r2, r3
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001ad6:	683b      	ldr	r3, [r7, #0]
 8001ad8:	689a      	ldr	r2, [r3, #8]
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	409a      	lsls	r2, r3
 8001ae0:	0013      	movs	r3, r2
 8001ae2:	693a      	ldr	r2, [r7, #16]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	685a      	ldr	r2, [r3, #4]
 8001af2:	2380      	movs	r3, #128	; 0x80
 8001af4:	055b      	lsls	r3, r3, #21
 8001af6:	4013      	ands	r3, r2
 8001af8:	d100      	bne.n	8001afc <HAL_GPIO_Init+0x174>
 8001afa:	e09a      	b.n	8001c32 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001afc:	4b54      	ldr	r3, [pc, #336]	; (8001c50 <HAL_GPIO_Init+0x2c8>)
 8001afe:	699a      	ldr	r2, [r3, #24]
 8001b00:	4b53      	ldr	r3, [pc, #332]	; (8001c50 <HAL_GPIO_Init+0x2c8>)
 8001b02:	2101      	movs	r1, #1
 8001b04:	430a      	orrs	r2, r1
 8001b06:	619a      	str	r2, [r3, #24]
 8001b08:	4b51      	ldr	r3, [pc, #324]	; (8001c50 <HAL_GPIO_Init+0x2c8>)
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	2201      	movs	r2, #1
 8001b0e:	4013      	ands	r3, r2
 8001b10:	60bb      	str	r3, [r7, #8]
 8001b12:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b14:	4a4f      	ldr	r2, [pc, #316]	; (8001c54 <HAL_GPIO_Init+0x2cc>)
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	089b      	lsrs	r3, r3, #2
 8001b1a:	3302      	adds	r3, #2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	589b      	ldr	r3, [r3, r2]
 8001b20:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	2203      	movs	r2, #3
 8001b26:	4013      	ands	r3, r2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	220f      	movs	r2, #15
 8001b2c:	409a      	lsls	r2, r3
 8001b2e:	0013      	movs	r3, r2
 8001b30:	43da      	mvns	r2, r3
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	4013      	ands	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	2390      	movs	r3, #144	; 0x90
 8001b3c:	05db      	lsls	r3, r3, #23
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d013      	beq.n	8001b6a <HAL_GPIO_Init+0x1e2>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	4a44      	ldr	r2, [pc, #272]	; (8001c58 <HAL_GPIO_Init+0x2d0>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d00d      	beq.n	8001b66 <HAL_GPIO_Init+0x1de>
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	4a43      	ldr	r2, [pc, #268]	; (8001c5c <HAL_GPIO_Init+0x2d4>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d007      	beq.n	8001b62 <HAL_GPIO_Init+0x1da>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	4a42      	ldr	r2, [pc, #264]	; (8001c60 <HAL_GPIO_Init+0x2d8>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d101      	bne.n	8001b5e <HAL_GPIO_Init+0x1d6>
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e006      	b.n	8001b6c <HAL_GPIO_Init+0x1e4>
 8001b5e:	2305      	movs	r3, #5
 8001b60:	e004      	b.n	8001b6c <HAL_GPIO_Init+0x1e4>
 8001b62:	2302      	movs	r3, #2
 8001b64:	e002      	b.n	8001b6c <HAL_GPIO_Init+0x1e4>
 8001b66:	2301      	movs	r3, #1
 8001b68:	e000      	b.n	8001b6c <HAL_GPIO_Init+0x1e4>
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	697a      	ldr	r2, [r7, #20]
 8001b6e:	2103      	movs	r1, #3
 8001b70:	400a      	ands	r2, r1
 8001b72:	0092      	lsls	r2, r2, #2
 8001b74:	4093      	lsls	r3, r2
 8001b76:	693a      	ldr	r2, [r7, #16]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b7c:	4935      	ldr	r1, [pc, #212]	; (8001c54 <HAL_GPIO_Init+0x2cc>)
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	089b      	lsrs	r3, r3, #2
 8001b82:	3302      	adds	r3, #2
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	693a      	ldr	r2, [r7, #16]
 8001b88:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b8a:	4b36      	ldr	r3, [pc, #216]	; (8001c64 <HAL_GPIO_Init+0x2dc>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	43da      	mvns	r2, r3
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	4013      	ands	r3, r2
 8001b98:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	685a      	ldr	r2, [r3, #4]
 8001b9e:	2380      	movs	r3, #128	; 0x80
 8001ba0:	025b      	lsls	r3, r3, #9
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	d003      	beq.n	8001bae <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001bae:	4b2d      	ldr	r3, [pc, #180]	; (8001c64 <HAL_GPIO_Init+0x2dc>)
 8001bb0:	693a      	ldr	r2, [r7, #16]
 8001bb2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001bb4:	4b2b      	ldr	r3, [pc, #172]	; (8001c64 <HAL_GPIO_Init+0x2dc>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	43da      	mvns	r2, r3
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	685a      	ldr	r2, [r3, #4]
 8001bc8:	2380      	movs	r3, #128	; 0x80
 8001bca:	029b      	lsls	r3, r3, #10
 8001bcc:	4013      	ands	r3, r2
 8001bce:	d003      	beq.n	8001bd8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8001bd0:	693a      	ldr	r2, [r7, #16]
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	4313      	orrs	r3, r2
 8001bd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001bd8:	4b22      	ldr	r3, [pc, #136]	; (8001c64 <HAL_GPIO_Init+0x2dc>)
 8001bda:	693a      	ldr	r2, [r7, #16]
 8001bdc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bde:	4b21      	ldr	r3, [pc, #132]	; (8001c64 <HAL_GPIO_Init+0x2dc>)
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	43da      	mvns	r2, r3
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	4013      	ands	r3, r2
 8001bec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	685a      	ldr	r2, [r3, #4]
 8001bf2:	2380      	movs	r3, #128	; 0x80
 8001bf4:	035b      	lsls	r3, r3, #13
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	d003      	beq.n	8001c02 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c02:	4b18      	ldr	r3, [pc, #96]	; (8001c64 <HAL_GPIO_Init+0x2dc>)
 8001c04:	693a      	ldr	r2, [r7, #16]
 8001c06:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001c08:	4b16      	ldr	r3, [pc, #88]	; (8001c64 <HAL_GPIO_Init+0x2dc>)
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	43da      	mvns	r2, r3
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	4013      	ands	r3, r2
 8001c16:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685a      	ldr	r2, [r3, #4]
 8001c1c:	2380      	movs	r3, #128	; 0x80
 8001c1e:	039b      	lsls	r3, r3, #14
 8001c20:	4013      	ands	r3, r2
 8001c22:	d003      	beq.n	8001c2c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c2c:	4b0d      	ldr	r3, [pc, #52]	; (8001c64 <HAL_GPIO_Init+0x2dc>)
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	3301      	adds	r3, #1
 8001c36:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	40da      	lsrs	r2, r3
 8001c40:	1e13      	subs	r3, r2, #0
 8001c42:	d000      	beq.n	8001c46 <HAL_GPIO_Init+0x2be>
 8001c44:	e6a8      	b.n	8001998 <HAL_GPIO_Init+0x10>
  } 
}
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	b006      	add	sp, #24
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	46c0      	nop			; (mov r8, r8)
 8001c50:	40021000 	.word	0x40021000
 8001c54:	40010000 	.word	0x40010000
 8001c58:	48000400 	.word	0x48000400
 8001c5c:	48000800 	.word	0x48000800
 8001c60:	48000c00 	.word	0x48000c00
 8001c64:	40010400 	.word	0x40010400

08001c68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	0008      	movs	r0, r1
 8001c72:	0011      	movs	r1, r2
 8001c74:	1cbb      	adds	r3, r7, #2
 8001c76:	1c02      	adds	r2, r0, #0
 8001c78:	801a      	strh	r2, [r3, #0]
 8001c7a:	1c7b      	adds	r3, r7, #1
 8001c7c:	1c0a      	adds	r2, r1, #0
 8001c7e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c80:	1c7b      	adds	r3, r7, #1
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d004      	beq.n	8001c92 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c88:	1cbb      	adds	r3, r7, #2
 8001c8a:	881a      	ldrh	r2, [r3, #0]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c90:	e003      	b.n	8001c9a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c92:	1cbb      	adds	r3, r7, #2
 8001c94:	881a      	ldrh	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c9a:	46c0      	nop			; (mov r8, r8)
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	b002      	add	sp, #8
 8001ca0:	bd80      	pop	{r7, pc}
	...

08001ca4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b088      	sub	sp, #32
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d101      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e303      	b.n	80022be <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	d100      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x1e>
 8001cc0:	e08d      	b.n	8001dde <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001cc2:	4bc4      	ldr	r3, [pc, #784]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	220c      	movs	r2, #12
 8001cc8:	4013      	ands	r3, r2
 8001cca:	2b04      	cmp	r3, #4
 8001ccc:	d00e      	beq.n	8001cec <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001cce:	4bc1      	ldr	r3, [pc, #772]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	220c      	movs	r2, #12
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	2b08      	cmp	r3, #8
 8001cd8:	d116      	bne.n	8001d08 <HAL_RCC_OscConfig+0x64>
 8001cda:	4bbe      	ldr	r3, [pc, #760]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001cdc:	685a      	ldr	r2, [r3, #4]
 8001cde:	2380      	movs	r3, #128	; 0x80
 8001ce0:	025b      	lsls	r3, r3, #9
 8001ce2:	401a      	ands	r2, r3
 8001ce4:	2380      	movs	r3, #128	; 0x80
 8001ce6:	025b      	lsls	r3, r3, #9
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d10d      	bne.n	8001d08 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cec:	4bb9      	ldr	r3, [pc, #740]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	2380      	movs	r3, #128	; 0x80
 8001cf2:	029b      	lsls	r3, r3, #10
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	d100      	bne.n	8001cfa <HAL_RCC_OscConfig+0x56>
 8001cf8:	e070      	b.n	8001ddc <HAL_RCC_OscConfig+0x138>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d000      	beq.n	8001d04 <HAL_RCC_OscConfig+0x60>
 8001d02:	e06b      	b.n	8001ddc <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e2da      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d107      	bne.n	8001d20 <HAL_RCC_OscConfig+0x7c>
 8001d10:	4bb0      	ldr	r3, [pc, #704]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	4baf      	ldr	r3, [pc, #700]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d16:	2180      	movs	r1, #128	; 0x80
 8001d18:	0249      	lsls	r1, r1, #9
 8001d1a:	430a      	orrs	r2, r1
 8001d1c:	601a      	str	r2, [r3, #0]
 8001d1e:	e02f      	b.n	8001d80 <HAL_RCC_OscConfig+0xdc>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d10c      	bne.n	8001d42 <HAL_RCC_OscConfig+0x9e>
 8001d28:	4baa      	ldr	r3, [pc, #680]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	4ba9      	ldr	r3, [pc, #676]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d2e:	49aa      	ldr	r1, [pc, #680]	; (8001fd8 <HAL_RCC_OscConfig+0x334>)
 8001d30:	400a      	ands	r2, r1
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	4ba7      	ldr	r3, [pc, #668]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d36:	681a      	ldr	r2, [r3, #0]
 8001d38:	4ba6      	ldr	r3, [pc, #664]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d3a:	49a8      	ldr	r1, [pc, #672]	; (8001fdc <HAL_RCC_OscConfig+0x338>)
 8001d3c:	400a      	ands	r2, r1
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	e01e      	b.n	8001d80 <HAL_RCC_OscConfig+0xdc>
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	2b05      	cmp	r3, #5
 8001d48:	d10e      	bne.n	8001d68 <HAL_RCC_OscConfig+0xc4>
 8001d4a:	4ba2      	ldr	r3, [pc, #648]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	4ba1      	ldr	r3, [pc, #644]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d50:	2180      	movs	r1, #128	; 0x80
 8001d52:	02c9      	lsls	r1, r1, #11
 8001d54:	430a      	orrs	r2, r1
 8001d56:	601a      	str	r2, [r3, #0]
 8001d58:	4b9e      	ldr	r3, [pc, #632]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	4b9d      	ldr	r3, [pc, #628]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d5e:	2180      	movs	r1, #128	; 0x80
 8001d60:	0249      	lsls	r1, r1, #9
 8001d62:	430a      	orrs	r2, r1
 8001d64:	601a      	str	r2, [r3, #0]
 8001d66:	e00b      	b.n	8001d80 <HAL_RCC_OscConfig+0xdc>
 8001d68:	4b9a      	ldr	r3, [pc, #616]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	4b99      	ldr	r3, [pc, #612]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d6e:	499a      	ldr	r1, [pc, #616]	; (8001fd8 <HAL_RCC_OscConfig+0x334>)
 8001d70:	400a      	ands	r2, r1
 8001d72:	601a      	str	r2, [r3, #0]
 8001d74:	4b97      	ldr	r3, [pc, #604]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	4b96      	ldr	r3, [pc, #600]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001d7a:	4998      	ldr	r1, [pc, #608]	; (8001fdc <HAL_RCC_OscConfig+0x338>)
 8001d7c:	400a      	ands	r2, r1
 8001d7e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d014      	beq.n	8001db2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d88:	f7ff f96e 	bl	8001068 <HAL_GetTick>
 8001d8c:	0003      	movs	r3, r0
 8001d8e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d90:	e008      	b.n	8001da4 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001d92:	f7ff f969 	bl	8001068 <HAL_GetTick>
 8001d96:	0002      	movs	r2, r0
 8001d98:	69bb      	ldr	r3, [r7, #24]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	2b64      	cmp	r3, #100	; 0x64
 8001d9e:	d901      	bls.n	8001da4 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e28c      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001da4:	4b8b      	ldr	r3, [pc, #556]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	2380      	movs	r3, #128	; 0x80
 8001daa:	029b      	lsls	r3, r3, #10
 8001dac:	4013      	ands	r3, r2
 8001dae:	d0f0      	beq.n	8001d92 <HAL_RCC_OscConfig+0xee>
 8001db0:	e015      	b.n	8001dde <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db2:	f7ff f959 	bl	8001068 <HAL_GetTick>
 8001db6:	0003      	movs	r3, r0
 8001db8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dbc:	f7ff f954 	bl	8001068 <HAL_GetTick>
 8001dc0:	0002      	movs	r2, r0
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b64      	cmp	r3, #100	; 0x64
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e277      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001dce:	4b81      	ldr	r3, [pc, #516]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	2380      	movs	r3, #128	; 0x80
 8001dd4:	029b      	lsls	r3, r3, #10
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	d1f0      	bne.n	8001dbc <HAL_RCC_OscConfig+0x118>
 8001dda:	e000      	b.n	8001dde <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ddc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2202      	movs	r2, #2
 8001de4:	4013      	ands	r3, r2
 8001de6:	d100      	bne.n	8001dea <HAL_RCC_OscConfig+0x146>
 8001de8:	e069      	b.n	8001ebe <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001dea:	4b7a      	ldr	r3, [pc, #488]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	220c      	movs	r2, #12
 8001df0:	4013      	ands	r3, r2
 8001df2:	d00b      	beq.n	8001e0c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001df4:	4b77      	ldr	r3, [pc, #476]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001df6:	685b      	ldr	r3, [r3, #4]
 8001df8:	220c      	movs	r2, #12
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	2b08      	cmp	r3, #8
 8001dfe:	d11c      	bne.n	8001e3a <HAL_RCC_OscConfig+0x196>
 8001e00:	4b74      	ldr	r3, [pc, #464]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001e02:	685a      	ldr	r2, [r3, #4]
 8001e04:	2380      	movs	r3, #128	; 0x80
 8001e06:	025b      	lsls	r3, r3, #9
 8001e08:	4013      	ands	r3, r2
 8001e0a:	d116      	bne.n	8001e3a <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e0c:	4b71      	ldr	r3, [pc, #452]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2202      	movs	r2, #2
 8001e12:	4013      	ands	r3, r2
 8001e14:	d005      	beq.n	8001e22 <HAL_RCC_OscConfig+0x17e>
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	68db      	ldr	r3, [r3, #12]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d001      	beq.n	8001e22 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e24d      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e22:	4b6c      	ldr	r3, [pc, #432]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	22f8      	movs	r2, #248	; 0xf8
 8001e28:	4393      	bics	r3, r2
 8001e2a:	0019      	movs	r1, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	691b      	ldr	r3, [r3, #16]
 8001e30:	00da      	lsls	r2, r3, #3
 8001e32:	4b68      	ldr	r3, [pc, #416]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001e34:	430a      	orrs	r2, r1
 8001e36:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e38:	e041      	b.n	8001ebe <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d024      	beq.n	8001e8c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e42:	4b64      	ldr	r3, [pc, #400]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	4b63      	ldr	r3, [pc, #396]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001e48:	2101      	movs	r1, #1
 8001e4a:	430a      	orrs	r2, r1
 8001e4c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e4e:	f7ff f90b 	bl	8001068 <HAL_GetTick>
 8001e52:	0003      	movs	r3, r0
 8001e54:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001e58:	f7ff f906 	bl	8001068 <HAL_GetTick>
 8001e5c:	0002      	movs	r2, r0
 8001e5e:	69bb      	ldr	r3, [r7, #24]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e229      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e6a:	4b5a      	ldr	r3, [pc, #360]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2202      	movs	r2, #2
 8001e70:	4013      	ands	r3, r2
 8001e72:	d0f1      	beq.n	8001e58 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e74:	4b57      	ldr	r3, [pc, #348]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	22f8      	movs	r2, #248	; 0xf8
 8001e7a:	4393      	bics	r3, r2
 8001e7c:	0019      	movs	r1, r3
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	691b      	ldr	r3, [r3, #16]
 8001e82:	00da      	lsls	r2, r3, #3
 8001e84:	4b53      	ldr	r3, [pc, #332]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001e86:	430a      	orrs	r2, r1
 8001e88:	601a      	str	r2, [r3, #0]
 8001e8a:	e018      	b.n	8001ebe <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001e8c:	4b51      	ldr	r3, [pc, #324]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	4b50      	ldr	r3, [pc, #320]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001e92:	2101      	movs	r1, #1
 8001e94:	438a      	bics	r2, r1
 8001e96:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e98:	f7ff f8e6 	bl	8001068 <HAL_GetTick>
 8001e9c:	0003      	movs	r3, r0
 8001e9e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ea0:	e008      	b.n	8001eb4 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ea2:	f7ff f8e1 	bl	8001068 <HAL_GetTick>
 8001ea6:	0002      	movs	r2, r0
 8001ea8:	69bb      	ldr	r3, [r7, #24]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d901      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e204      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eb4:	4b47      	ldr	r3, [pc, #284]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2202      	movs	r2, #2
 8001eba:	4013      	ands	r3, r2
 8001ebc:	d1f1      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2208      	movs	r2, #8
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	d036      	beq.n	8001f36 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	69db      	ldr	r3, [r3, #28]
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d019      	beq.n	8001f04 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ed0:	4b40      	ldr	r3, [pc, #256]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001ed2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ed4:	4b3f      	ldr	r3, [pc, #252]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001edc:	f7ff f8c4 	bl	8001068 <HAL_GetTick>
 8001ee0:	0003      	movs	r3, r0
 8001ee2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ee4:	e008      	b.n	8001ef8 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ee6:	f7ff f8bf 	bl	8001068 <HAL_GetTick>
 8001eea:	0002      	movs	r2, r0
 8001eec:	69bb      	ldr	r3, [r7, #24]
 8001eee:	1ad3      	subs	r3, r2, r3
 8001ef0:	2b02      	cmp	r3, #2
 8001ef2:	d901      	bls.n	8001ef8 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001ef4:	2303      	movs	r3, #3
 8001ef6:	e1e2      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ef8:	4b36      	ldr	r3, [pc, #216]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001efc:	2202      	movs	r2, #2
 8001efe:	4013      	ands	r3, r2
 8001f00:	d0f1      	beq.n	8001ee6 <HAL_RCC_OscConfig+0x242>
 8001f02:	e018      	b.n	8001f36 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f04:	4b33      	ldr	r3, [pc, #204]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001f06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f08:	4b32      	ldr	r3, [pc, #200]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001f0a:	2101      	movs	r1, #1
 8001f0c:	438a      	bics	r2, r1
 8001f0e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f10:	f7ff f8aa 	bl	8001068 <HAL_GetTick>
 8001f14:	0003      	movs	r3, r0
 8001f16:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f18:	e008      	b.n	8001f2c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f1a:	f7ff f8a5 	bl	8001068 <HAL_GetTick>
 8001f1e:	0002      	movs	r2, r0
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	1ad3      	subs	r3, r2, r3
 8001f24:	2b02      	cmp	r3, #2
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e1c8      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f2c:	4b29      	ldr	r3, [pc, #164]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f30:	2202      	movs	r2, #2
 8001f32:	4013      	ands	r3, r2
 8001f34:	d1f1      	bne.n	8001f1a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2204      	movs	r2, #4
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	d100      	bne.n	8001f42 <HAL_RCC_OscConfig+0x29e>
 8001f40:	e0b6      	b.n	80020b0 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f42:	231f      	movs	r3, #31
 8001f44:	18fb      	adds	r3, r7, r3
 8001f46:	2200      	movs	r2, #0
 8001f48:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f4a:	4b22      	ldr	r3, [pc, #136]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001f4c:	69da      	ldr	r2, [r3, #28]
 8001f4e:	2380      	movs	r3, #128	; 0x80
 8001f50:	055b      	lsls	r3, r3, #21
 8001f52:	4013      	ands	r3, r2
 8001f54:	d111      	bne.n	8001f7a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f56:	4b1f      	ldr	r3, [pc, #124]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001f58:	69da      	ldr	r2, [r3, #28]
 8001f5a:	4b1e      	ldr	r3, [pc, #120]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001f5c:	2180      	movs	r1, #128	; 0x80
 8001f5e:	0549      	lsls	r1, r1, #21
 8001f60:	430a      	orrs	r2, r1
 8001f62:	61da      	str	r2, [r3, #28]
 8001f64:	4b1b      	ldr	r3, [pc, #108]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001f66:	69da      	ldr	r2, [r3, #28]
 8001f68:	2380      	movs	r3, #128	; 0x80
 8001f6a:	055b      	lsls	r3, r3, #21
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	60fb      	str	r3, [r7, #12]
 8001f70:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001f72:	231f      	movs	r3, #31
 8001f74:	18fb      	adds	r3, r7, r3
 8001f76:	2201      	movs	r2, #1
 8001f78:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f7a:	4b19      	ldr	r3, [pc, #100]	; (8001fe0 <HAL_RCC_OscConfig+0x33c>)
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	2380      	movs	r3, #128	; 0x80
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	4013      	ands	r3, r2
 8001f84:	d11a      	bne.n	8001fbc <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f86:	4b16      	ldr	r3, [pc, #88]	; (8001fe0 <HAL_RCC_OscConfig+0x33c>)
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	4b15      	ldr	r3, [pc, #84]	; (8001fe0 <HAL_RCC_OscConfig+0x33c>)
 8001f8c:	2180      	movs	r1, #128	; 0x80
 8001f8e:	0049      	lsls	r1, r1, #1
 8001f90:	430a      	orrs	r2, r1
 8001f92:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f94:	f7ff f868 	bl	8001068 <HAL_GetTick>
 8001f98:	0003      	movs	r3, r0
 8001f9a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f9c:	e008      	b.n	8001fb0 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f9e:	f7ff f863 	bl	8001068 <HAL_GetTick>
 8001fa2:	0002      	movs	r2, r0
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	2b64      	cmp	r3, #100	; 0x64
 8001faa:	d901      	bls.n	8001fb0 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e186      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb0:	4b0b      	ldr	r3, [pc, #44]	; (8001fe0 <HAL_RCC_OscConfig+0x33c>)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	2380      	movs	r3, #128	; 0x80
 8001fb6:	005b      	lsls	r3, r3, #1
 8001fb8:	4013      	ands	r3, r2
 8001fba:	d0f0      	beq.n	8001f9e <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	d10f      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x340>
 8001fc4:	4b03      	ldr	r3, [pc, #12]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001fc6:	6a1a      	ldr	r2, [r3, #32]
 8001fc8:	4b02      	ldr	r3, [pc, #8]	; (8001fd4 <HAL_RCC_OscConfig+0x330>)
 8001fca:	2101      	movs	r1, #1
 8001fcc:	430a      	orrs	r2, r1
 8001fce:	621a      	str	r2, [r3, #32]
 8001fd0:	e036      	b.n	8002040 <HAL_RCC_OscConfig+0x39c>
 8001fd2:	46c0      	nop			; (mov r8, r8)
 8001fd4:	40021000 	.word	0x40021000
 8001fd8:	fffeffff 	.word	0xfffeffff
 8001fdc:	fffbffff 	.word	0xfffbffff
 8001fe0:	40007000 	.word	0x40007000
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d10c      	bne.n	8002006 <HAL_RCC_OscConfig+0x362>
 8001fec:	4bb6      	ldr	r3, [pc, #728]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8001fee:	6a1a      	ldr	r2, [r3, #32]
 8001ff0:	4bb5      	ldr	r3, [pc, #724]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8001ff2:	2101      	movs	r1, #1
 8001ff4:	438a      	bics	r2, r1
 8001ff6:	621a      	str	r2, [r3, #32]
 8001ff8:	4bb3      	ldr	r3, [pc, #716]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8001ffa:	6a1a      	ldr	r2, [r3, #32]
 8001ffc:	4bb2      	ldr	r3, [pc, #712]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8001ffe:	2104      	movs	r1, #4
 8002000:	438a      	bics	r2, r1
 8002002:	621a      	str	r2, [r3, #32]
 8002004:	e01c      	b.n	8002040 <HAL_RCC_OscConfig+0x39c>
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	2b05      	cmp	r3, #5
 800200c:	d10c      	bne.n	8002028 <HAL_RCC_OscConfig+0x384>
 800200e:	4bae      	ldr	r3, [pc, #696]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002010:	6a1a      	ldr	r2, [r3, #32]
 8002012:	4bad      	ldr	r3, [pc, #692]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002014:	2104      	movs	r1, #4
 8002016:	430a      	orrs	r2, r1
 8002018:	621a      	str	r2, [r3, #32]
 800201a:	4bab      	ldr	r3, [pc, #684]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 800201c:	6a1a      	ldr	r2, [r3, #32]
 800201e:	4baa      	ldr	r3, [pc, #680]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002020:	2101      	movs	r1, #1
 8002022:	430a      	orrs	r2, r1
 8002024:	621a      	str	r2, [r3, #32]
 8002026:	e00b      	b.n	8002040 <HAL_RCC_OscConfig+0x39c>
 8002028:	4ba7      	ldr	r3, [pc, #668]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 800202a:	6a1a      	ldr	r2, [r3, #32]
 800202c:	4ba6      	ldr	r3, [pc, #664]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 800202e:	2101      	movs	r1, #1
 8002030:	438a      	bics	r2, r1
 8002032:	621a      	str	r2, [r3, #32]
 8002034:	4ba4      	ldr	r3, [pc, #656]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002036:	6a1a      	ldr	r2, [r3, #32]
 8002038:	4ba3      	ldr	r3, [pc, #652]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 800203a:	2104      	movs	r1, #4
 800203c:	438a      	bics	r2, r1
 800203e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	689b      	ldr	r3, [r3, #8]
 8002044:	2b00      	cmp	r3, #0
 8002046:	d014      	beq.n	8002072 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002048:	f7ff f80e 	bl	8001068 <HAL_GetTick>
 800204c:	0003      	movs	r3, r0
 800204e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002050:	e009      	b.n	8002066 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002052:	f7ff f809 	bl	8001068 <HAL_GetTick>
 8002056:	0002      	movs	r2, r0
 8002058:	69bb      	ldr	r3, [r7, #24]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	4a9b      	ldr	r2, [pc, #620]	; (80022cc <HAL_RCC_OscConfig+0x628>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d901      	bls.n	8002066 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e12b      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002066:	4b98      	ldr	r3, [pc, #608]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002068:	6a1b      	ldr	r3, [r3, #32]
 800206a:	2202      	movs	r2, #2
 800206c:	4013      	ands	r3, r2
 800206e:	d0f0      	beq.n	8002052 <HAL_RCC_OscConfig+0x3ae>
 8002070:	e013      	b.n	800209a <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002072:	f7fe fff9 	bl	8001068 <HAL_GetTick>
 8002076:	0003      	movs	r3, r0
 8002078:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800207a:	e009      	b.n	8002090 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800207c:	f7fe fff4 	bl	8001068 <HAL_GetTick>
 8002080:	0002      	movs	r2, r0
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	4a91      	ldr	r2, [pc, #580]	; (80022cc <HAL_RCC_OscConfig+0x628>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d901      	bls.n	8002090 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 800208c:	2303      	movs	r3, #3
 800208e:	e116      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002090:	4b8d      	ldr	r3, [pc, #564]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002092:	6a1b      	ldr	r3, [r3, #32]
 8002094:	2202      	movs	r2, #2
 8002096:	4013      	ands	r3, r2
 8002098:	d1f0      	bne.n	800207c <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800209a:	231f      	movs	r3, #31
 800209c:	18fb      	adds	r3, r7, r3
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d105      	bne.n	80020b0 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020a4:	4b88      	ldr	r3, [pc, #544]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 80020a6:	69da      	ldr	r2, [r3, #28]
 80020a8:	4b87      	ldr	r3, [pc, #540]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 80020aa:	4989      	ldr	r1, [pc, #548]	; (80022d0 <HAL_RCC_OscConfig+0x62c>)
 80020ac:	400a      	ands	r2, r1
 80020ae:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2210      	movs	r2, #16
 80020b6:	4013      	ands	r3, r2
 80020b8:	d063      	beq.n	8002182 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	695b      	ldr	r3, [r3, #20]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d12a      	bne.n	8002118 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80020c2:	4b81      	ldr	r3, [pc, #516]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 80020c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020c6:	4b80      	ldr	r3, [pc, #512]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 80020c8:	2104      	movs	r1, #4
 80020ca:	430a      	orrs	r2, r1
 80020cc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80020ce:	4b7e      	ldr	r3, [pc, #504]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 80020d0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020d2:	4b7d      	ldr	r3, [pc, #500]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 80020d4:	2101      	movs	r1, #1
 80020d6:	430a      	orrs	r2, r1
 80020d8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020da:	f7fe ffc5 	bl	8001068 <HAL_GetTick>
 80020de:	0003      	movs	r3, r0
 80020e0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80020e2:	e008      	b.n	80020f6 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80020e4:	f7fe ffc0 	bl	8001068 <HAL_GetTick>
 80020e8:	0002      	movs	r2, r0
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d901      	bls.n	80020f6 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 80020f2:	2303      	movs	r3, #3
 80020f4:	e0e3      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80020f6:	4b74      	ldr	r3, [pc, #464]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 80020f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80020fa:	2202      	movs	r2, #2
 80020fc:	4013      	ands	r3, r2
 80020fe:	d0f1      	beq.n	80020e4 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002100:	4b71      	ldr	r3, [pc, #452]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002102:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002104:	22f8      	movs	r2, #248	; 0xf8
 8002106:	4393      	bics	r3, r2
 8002108:	0019      	movs	r1, r3
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	699b      	ldr	r3, [r3, #24]
 800210e:	00da      	lsls	r2, r3, #3
 8002110:	4b6d      	ldr	r3, [pc, #436]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002112:	430a      	orrs	r2, r1
 8002114:	635a      	str	r2, [r3, #52]	; 0x34
 8002116:	e034      	b.n	8002182 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	695b      	ldr	r3, [r3, #20]
 800211c:	3305      	adds	r3, #5
 800211e:	d111      	bne.n	8002144 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002120:	4b69      	ldr	r3, [pc, #420]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002122:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002124:	4b68      	ldr	r3, [pc, #416]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002126:	2104      	movs	r1, #4
 8002128:	438a      	bics	r2, r1
 800212a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800212c:	4b66      	ldr	r3, [pc, #408]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 800212e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002130:	22f8      	movs	r2, #248	; 0xf8
 8002132:	4393      	bics	r3, r2
 8002134:	0019      	movs	r1, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	00da      	lsls	r2, r3, #3
 800213c:	4b62      	ldr	r3, [pc, #392]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 800213e:	430a      	orrs	r2, r1
 8002140:	635a      	str	r2, [r3, #52]	; 0x34
 8002142:	e01e      	b.n	8002182 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002144:	4b60      	ldr	r3, [pc, #384]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002146:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002148:	4b5f      	ldr	r3, [pc, #380]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 800214a:	2104      	movs	r1, #4
 800214c:	430a      	orrs	r2, r1
 800214e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002150:	4b5d      	ldr	r3, [pc, #372]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002152:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002154:	4b5c      	ldr	r3, [pc, #368]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002156:	2101      	movs	r1, #1
 8002158:	438a      	bics	r2, r1
 800215a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800215c:	f7fe ff84 	bl	8001068 <HAL_GetTick>
 8002160:	0003      	movs	r3, r0
 8002162:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002164:	e008      	b.n	8002178 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002166:	f7fe ff7f 	bl	8001068 <HAL_GetTick>
 800216a:	0002      	movs	r2, r0
 800216c:	69bb      	ldr	r3, [r7, #24]
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	2b02      	cmp	r3, #2
 8002172:	d901      	bls.n	8002178 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8002174:	2303      	movs	r3, #3
 8002176:	e0a2      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002178:	4b53      	ldr	r3, [pc, #332]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 800217a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800217c:	2202      	movs	r2, #2
 800217e:	4013      	ands	r3, r2
 8002180:	d1f1      	bne.n	8002166 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6a1b      	ldr	r3, [r3, #32]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d100      	bne.n	800218c <HAL_RCC_OscConfig+0x4e8>
 800218a:	e097      	b.n	80022bc <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800218c:	4b4e      	ldr	r3, [pc, #312]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 800218e:	685b      	ldr	r3, [r3, #4]
 8002190:	220c      	movs	r2, #12
 8002192:	4013      	ands	r3, r2
 8002194:	2b08      	cmp	r3, #8
 8002196:	d100      	bne.n	800219a <HAL_RCC_OscConfig+0x4f6>
 8002198:	e06b      	b.n	8002272 <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6a1b      	ldr	r3, [r3, #32]
 800219e:	2b02      	cmp	r3, #2
 80021a0:	d14c      	bne.n	800223c <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021a2:	4b49      	ldr	r3, [pc, #292]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	4b48      	ldr	r3, [pc, #288]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 80021a8:	494a      	ldr	r1, [pc, #296]	; (80022d4 <HAL_RCC_OscConfig+0x630>)
 80021aa:	400a      	ands	r2, r1
 80021ac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ae:	f7fe ff5b 	bl	8001068 <HAL_GetTick>
 80021b2:	0003      	movs	r3, r0
 80021b4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021b6:	e008      	b.n	80021ca <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021b8:	f7fe ff56 	bl	8001068 <HAL_GetTick>
 80021bc:	0002      	movs	r2, r0
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	1ad3      	subs	r3, r2, r3
 80021c2:	2b02      	cmp	r3, #2
 80021c4:	d901      	bls.n	80021ca <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 80021c6:	2303      	movs	r3, #3
 80021c8:	e079      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021ca:	4b3f      	ldr	r3, [pc, #252]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	2380      	movs	r3, #128	; 0x80
 80021d0:	049b      	lsls	r3, r3, #18
 80021d2:	4013      	ands	r3, r2
 80021d4:	d1f0      	bne.n	80021b8 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021d6:	4b3c      	ldr	r3, [pc, #240]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 80021d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021da:	220f      	movs	r2, #15
 80021dc:	4393      	bics	r3, r2
 80021de:	0019      	movs	r1, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021e4:	4b38      	ldr	r3, [pc, #224]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 80021e6:	430a      	orrs	r2, r1
 80021e8:	62da      	str	r2, [r3, #44]	; 0x2c
 80021ea:	4b37      	ldr	r3, [pc, #220]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	4a3a      	ldr	r2, [pc, #232]	; (80022d8 <HAL_RCC_OscConfig+0x634>)
 80021f0:	4013      	ands	r3, r2
 80021f2:	0019      	movs	r1, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fc:	431a      	orrs	r2, r3
 80021fe:	4b32      	ldr	r3, [pc, #200]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002200:	430a      	orrs	r2, r1
 8002202:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002204:	4b30      	ldr	r3, [pc, #192]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002206:	681a      	ldr	r2, [r3, #0]
 8002208:	4b2f      	ldr	r3, [pc, #188]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 800220a:	2180      	movs	r1, #128	; 0x80
 800220c:	0449      	lsls	r1, r1, #17
 800220e:	430a      	orrs	r2, r1
 8002210:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002212:	f7fe ff29 	bl	8001068 <HAL_GetTick>
 8002216:	0003      	movs	r3, r0
 8002218:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800221a:	e008      	b.n	800222e <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800221c:	f7fe ff24 	bl	8001068 <HAL_GetTick>
 8002220:	0002      	movs	r2, r0
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	2b02      	cmp	r3, #2
 8002228:	d901      	bls.n	800222e <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 800222a:	2303      	movs	r3, #3
 800222c:	e047      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800222e:	4b26      	ldr	r3, [pc, #152]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002230:	681a      	ldr	r2, [r3, #0]
 8002232:	2380      	movs	r3, #128	; 0x80
 8002234:	049b      	lsls	r3, r3, #18
 8002236:	4013      	ands	r3, r2
 8002238:	d0f0      	beq.n	800221c <HAL_RCC_OscConfig+0x578>
 800223a:	e03f      	b.n	80022bc <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800223c:	4b22      	ldr	r3, [pc, #136]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	4b21      	ldr	r3, [pc, #132]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002242:	4924      	ldr	r1, [pc, #144]	; (80022d4 <HAL_RCC_OscConfig+0x630>)
 8002244:	400a      	ands	r2, r1
 8002246:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002248:	f7fe ff0e 	bl	8001068 <HAL_GetTick>
 800224c:	0003      	movs	r3, r0
 800224e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002250:	e008      	b.n	8002264 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002252:	f7fe ff09 	bl	8001068 <HAL_GetTick>
 8002256:	0002      	movs	r2, r0
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	1ad3      	subs	r3, r2, r3
 800225c:	2b02      	cmp	r3, #2
 800225e:	d901      	bls.n	8002264 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8002260:	2303      	movs	r3, #3
 8002262:	e02c      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002264:	4b18      	ldr	r3, [pc, #96]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	2380      	movs	r3, #128	; 0x80
 800226a:	049b      	lsls	r3, r3, #18
 800226c:	4013      	ands	r3, r2
 800226e:	d1f0      	bne.n	8002252 <HAL_RCC_OscConfig+0x5ae>
 8002270:	e024      	b.n	80022bc <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6a1b      	ldr	r3, [r3, #32]
 8002276:	2b01      	cmp	r3, #1
 8002278:	d101      	bne.n	800227e <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e01f      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800227e:	4b12      	ldr	r3, [pc, #72]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8002284:	4b10      	ldr	r3, [pc, #64]	; (80022c8 <HAL_RCC_OscConfig+0x624>)
 8002286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002288:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800228a:	697a      	ldr	r2, [r7, #20]
 800228c:	2380      	movs	r3, #128	; 0x80
 800228e:	025b      	lsls	r3, r3, #9
 8002290:	401a      	ands	r2, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002296:	429a      	cmp	r2, r3
 8002298:	d10e      	bne.n	80022b8 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	220f      	movs	r2, #15
 800229e:	401a      	ands	r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80022a4:	429a      	cmp	r2, r3
 80022a6:	d107      	bne.n	80022b8 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80022a8:	697a      	ldr	r2, [r7, #20]
 80022aa:	23f0      	movs	r3, #240	; 0xf0
 80022ac:	039b      	lsls	r3, r3, #14
 80022ae:	401a      	ands	r2, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80022b4:	429a      	cmp	r2, r3
 80022b6:	d001      	beq.n	80022bc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 80022b8:	2301      	movs	r3, #1
 80022ba:	e000      	b.n	80022be <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 80022bc:	2300      	movs	r3, #0
}
 80022be:	0018      	movs	r0, r3
 80022c0:	46bd      	mov	sp, r7
 80022c2:	b008      	add	sp, #32
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	46c0      	nop			; (mov r8, r8)
 80022c8:	40021000 	.word	0x40021000
 80022cc:	00001388 	.word	0x00001388
 80022d0:	efffffff 	.word	0xefffffff
 80022d4:	feffffff 	.word	0xfeffffff
 80022d8:	ffc2ffff 	.word	0xffc2ffff

080022dc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
 80022e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d101      	bne.n	80022f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	e0b3      	b.n	8002458 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022f0:	4b5b      	ldr	r3, [pc, #364]	; (8002460 <HAL_RCC_ClockConfig+0x184>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2201      	movs	r2, #1
 80022f6:	4013      	ands	r3, r2
 80022f8:	683a      	ldr	r2, [r7, #0]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d911      	bls.n	8002322 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022fe:	4b58      	ldr	r3, [pc, #352]	; (8002460 <HAL_RCC_ClockConfig+0x184>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2201      	movs	r2, #1
 8002304:	4393      	bics	r3, r2
 8002306:	0019      	movs	r1, r3
 8002308:	4b55      	ldr	r3, [pc, #340]	; (8002460 <HAL_RCC_ClockConfig+0x184>)
 800230a:	683a      	ldr	r2, [r7, #0]
 800230c:	430a      	orrs	r2, r1
 800230e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002310:	4b53      	ldr	r3, [pc, #332]	; (8002460 <HAL_RCC_ClockConfig+0x184>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2201      	movs	r2, #1
 8002316:	4013      	ands	r3, r2
 8002318:	683a      	ldr	r2, [r7, #0]
 800231a:	429a      	cmp	r2, r3
 800231c:	d001      	beq.n	8002322 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800231e:	2301      	movs	r3, #1
 8002320:	e09a      	b.n	8002458 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2202      	movs	r2, #2
 8002328:	4013      	ands	r3, r2
 800232a:	d015      	beq.n	8002358 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2204      	movs	r2, #4
 8002332:	4013      	ands	r3, r2
 8002334:	d006      	beq.n	8002344 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002336:	4b4b      	ldr	r3, [pc, #300]	; (8002464 <HAL_RCC_ClockConfig+0x188>)
 8002338:	685a      	ldr	r2, [r3, #4]
 800233a:	4b4a      	ldr	r3, [pc, #296]	; (8002464 <HAL_RCC_ClockConfig+0x188>)
 800233c:	21e0      	movs	r1, #224	; 0xe0
 800233e:	00c9      	lsls	r1, r1, #3
 8002340:	430a      	orrs	r2, r1
 8002342:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002344:	4b47      	ldr	r3, [pc, #284]	; (8002464 <HAL_RCC_ClockConfig+0x188>)
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	22f0      	movs	r2, #240	; 0xf0
 800234a:	4393      	bics	r3, r2
 800234c:	0019      	movs	r1, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	689a      	ldr	r2, [r3, #8]
 8002352:	4b44      	ldr	r3, [pc, #272]	; (8002464 <HAL_RCC_ClockConfig+0x188>)
 8002354:	430a      	orrs	r2, r1
 8002356:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2201      	movs	r2, #1
 800235e:	4013      	ands	r3, r2
 8002360:	d040      	beq.n	80023e4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d107      	bne.n	800237a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800236a:	4b3e      	ldr	r3, [pc, #248]	; (8002464 <HAL_RCC_ClockConfig+0x188>)
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	2380      	movs	r3, #128	; 0x80
 8002370:	029b      	lsls	r3, r3, #10
 8002372:	4013      	ands	r3, r2
 8002374:	d114      	bne.n	80023a0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e06e      	b.n	8002458 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	2b02      	cmp	r3, #2
 8002380:	d107      	bne.n	8002392 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002382:	4b38      	ldr	r3, [pc, #224]	; (8002464 <HAL_RCC_ClockConfig+0x188>)
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	2380      	movs	r3, #128	; 0x80
 8002388:	049b      	lsls	r3, r3, #18
 800238a:	4013      	ands	r3, r2
 800238c:	d108      	bne.n	80023a0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e062      	b.n	8002458 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002392:	4b34      	ldr	r3, [pc, #208]	; (8002464 <HAL_RCC_ClockConfig+0x188>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	2202      	movs	r2, #2
 8002398:	4013      	ands	r3, r2
 800239a:	d101      	bne.n	80023a0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800239c:	2301      	movs	r3, #1
 800239e:	e05b      	b.n	8002458 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023a0:	4b30      	ldr	r3, [pc, #192]	; (8002464 <HAL_RCC_ClockConfig+0x188>)
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	2203      	movs	r2, #3
 80023a6:	4393      	bics	r3, r2
 80023a8:	0019      	movs	r1, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685a      	ldr	r2, [r3, #4]
 80023ae:	4b2d      	ldr	r3, [pc, #180]	; (8002464 <HAL_RCC_ClockConfig+0x188>)
 80023b0:	430a      	orrs	r2, r1
 80023b2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023b4:	f7fe fe58 	bl	8001068 <HAL_GetTick>
 80023b8:	0003      	movs	r3, r0
 80023ba:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023bc:	e009      	b.n	80023d2 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023be:	f7fe fe53 	bl	8001068 <HAL_GetTick>
 80023c2:	0002      	movs	r2, r0
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	4a27      	ldr	r2, [pc, #156]	; (8002468 <HAL_RCC_ClockConfig+0x18c>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d901      	bls.n	80023d2 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80023ce:	2303      	movs	r3, #3
 80023d0:	e042      	b.n	8002458 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023d2:	4b24      	ldr	r3, [pc, #144]	; (8002464 <HAL_RCC_ClockConfig+0x188>)
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	220c      	movs	r2, #12
 80023d8:	401a      	ands	r2, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	009b      	lsls	r3, r3, #2
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d1ec      	bne.n	80023be <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023e4:	4b1e      	ldr	r3, [pc, #120]	; (8002460 <HAL_RCC_ClockConfig+0x184>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2201      	movs	r2, #1
 80023ea:	4013      	ands	r3, r2
 80023ec:	683a      	ldr	r2, [r7, #0]
 80023ee:	429a      	cmp	r2, r3
 80023f0:	d211      	bcs.n	8002416 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023f2:	4b1b      	ldr	r3, [pc, #108]	; (8002460 <HAL_RCC_ClockConfig+0x184>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	2201      	movs	r2, #1
 80023f8:	4393      	bics	r3, r2
 80023fa:	0019      	movs	r1, r3
 80023fc:	4b18      	ldr	r3, [pc, #96]	; (8002460 <HAL_RCC_ClockConfig+0x184>)
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	430a      	orrs	r2, r1
 8002402:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002404:	4b16      	ldr	r3, [pc, #88]	; (8002460 <HAL_RCC_ClockConfig+0x184>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2201      	movs	r2, #1
 800240a:	4013      	ands	r3, r2
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	429a      	cmp	r2, r3
 8002410:	d001      	beq.n	8002416 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e020      	b.n	8002458 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2204      	movs	r2, #4
 800241c:	4013      	ands	r3, r2
 800241e:	d009      	beq.n	8002434 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002420:	4b10      	ldr	r3, [pc, #64]	; (8002464 <HAL_RCC_ClockConfig+0x188>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	4a11      	ldr	r2, [pc, #68]	; (800246c <HAL_RCC_ClockConfig+0x190>)
 8002426:	4013      	ands	r3, r2
 8002428:	0019      	movs	r1, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	68da      	ldr	r2, [r3, #12]
 800242e:	4b0d      	ldr	r3, [pc, #52]	; (8002464 <HAL_RCC_ClockConfig+0x188>)
 8002430:	430a      	orrs	r2, r1
 8002432:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002434:	f000 f820 	bl	8002478 <HAL_RCC_GetSysClockFreq>
 8002438:	0001      	movs	r1, r0
 800243a:	4b0a      	ldr	r3, [pc, #40]	; (8002464 <HAL_RCC_ClockConfig+0x188>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	091b      	lsrs	r3, r3, #4
 8002440:	220f      	movs	r2, #15
 8002442:	4013      	ands	r3, r2
 8002444:	4a0a      	ldr	r2, [pc, #40]	; (8002470 <HAL_RCC_ClockConfig+0x194>)
 8002446:	5cd3      	ldrb	r3, [r2, r3]
 8002448:	000a      	movs	r2, r1
 800244a:	40da      	lsrs	r2, r3
 800244c:	4b09      	ldr	r3, [pc, #36]	; (8002474 <HAL_RCC_ClockConfig+0x198>)
 800244e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002450:	2000      	movs	r0, #0
 8002452:	f7fe fdc3 	bl	8000fdc <HAL_InitTick>
  
  return HAL_OK;
 8002456:	2300      	movs	r3, #0
}
 8002458:	0018      	movs	r0, r3
 800245a:	46bd      	mov	sp, r7
 800245c:	b004      	add	sp, #16
 800245e:	bd80      	pop	{r7, pc}
 8002460:	40022000 	.word	0x40022000
 8002464:	40021000 	.word	0x40021000
 8002468:	00001388 	.word	0x00001388
 800246c:	fffff8ff 	.word	0xfffff8ff
 8002470:	08003554 	.word	0x08003554
 8002474:	20000000 	.word	0x20000000

08002478 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002478:	b590      	push	{r4, r7, lr}
 800247a:	b08f      	sub	sp, #60	; 0x3c
 800247c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800247e:	2314      	movs	r3, #20
 8002480:	18fb      	adds	r3, r7, r3
 8002482:	4a2b      	ldr	r2, [pc, #172]	; (8002530 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002484:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002486:	c313      	stmia	r3!, {r0, r1, r4}
 8002488:	6812      	ldr	r2, [r2, #0]
 800248a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 800248c:	1d3b      	adds	r3, r7, #4
 800248e:	4a29      	ldr	r2, [pc, #164]	; (8002534 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002490:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002492:	c313      	stmia	r3!, {r0, r1, r4}
 8002494:	6812      	ldr	r2, [r2, #0]
 8002496:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002498:	2300      	movs	r3, #0
 800249a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800249c:	2300      	movs	r3, #0
 800249e:	62bb      	str	r3, [r7, #40]	; 0x28
 80024a0:	2300      	movs	r3, #0
 80024a2:	637b      	str	r3, [r7, #52]	; 0x34
 80024a4:	2300      	movs	r3, #0
 80024a6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80024a8:	2300      	movs	r3, #0
 80024aa:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80024ac:	4b22      	ldr	r3, [pc, #136]	; (8002538 <HAL_RCC_GetSysClockFreq+0xc0>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024b4:	220c      	movs	r2, #12
 80024b6:	4013      	ands	r3, r2
 80024b8:	2b04      	cmp	r3, #4
 80024ba:	d002      	beq.n	80024c2 <HAL_RCC_GetSysClockFreq+0x4a>
 80024bc:	2b08      	cmp	r3, #8
 80024be:	d003      	beq.n	80024c8 <HAL_RCC_GetSysClockFreq+0x50>
 80024c0:	e02d      	b.n	800251e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024c2:	4b1e      	ldr	r3, [pc, #120]	; (800253c <HAL_RCC_GetSysClockFreq+0xc4>)
 80024c4:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80024c6:	e02d      	b.n	8002524 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80024c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024ca:	0c9b      	lsrs	r3, r3, #18
 80024cc:	220f      	movs	r2, #15
 80024ce:	4013      	ands	r3, r2
 80024d0:	2214      	movs	r2, #20
 80024d2:	18ba      	adds	r2, r7, r2
 80024d4:	5cd3      	ldrb	r3, [r2, r3]
 80024d6:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80024d8:	4b17      	ldr	r3, [pc, #92]	; (8002538 <HAL_RCC_GetSysClockFreq+0xc0>)
 80024da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024dc:	220f      	movs	r2, #15
 80024de:	4013      	ands	r3, r2
 80024e0:	1d3a      	adds	r2, r7, #4
 80024e2:	5cd3      	ldrb	r3, [r2, r3]
 80024e4:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80024e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80024e8:	2380      	movs	r3, #128	; 0x80
 80024ea:	025b      	lsls	r3, r3, #9
 80024ec:	4013      	ands	r3, r2
 80024ee:	d009      	beq.n	8002504 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80024f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80024f2:	4812      	ldr	r0, [pc, #72]	; (800253c <HAL_RCC_GetSysClockFreq+0xc4>)
 80024f4:	f7fd fe08 	bl	8000108 <__udivsi3>
 80024f8:	0003      	movs	r3, r0
 80024fa:	001a      	movs	r2, r3
 80024fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024fe:	4353      	muls	r3, r2
 8002500:	637b      	str	r3, [r7, #52]	; 0x34
 8002502:	e009      	b.n	8002518 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8002504:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002506:	000a      	movs	r2, r1
 8002508:	0152      	lsls	r2, r2, #5
 800250a:	1a52      	subs	r2, r2, r1
 800250c:	0193      	lsls	r3, r2, #6
 800250e:	1a9b      	subs	r3, r3, r2
 8002510:	00db      	lsls	r3, r3, #3
 8002512:	185b      	adds	r3, r3, r1
 8002514:	021b      	lsls	r3, r3, #8
 8002516:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8002518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800251a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800251c:	e002      	b.n	8002524 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800251e:	4b07      	ldr	r3, [pc, #28]	; (800253c <HAL_RCC_GetSysClockFreq+0xc4>)
 8002520:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002522:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002526:	0018      	movs	r0, r3
 8002528:	46bd      	mov	sp, r7
 800252a:	b00f      	add	sp, #60	; 0x3c
 800252c:	bd90      	pop	{r4, r7, pc}
 800252e:	46c0      	nop			; (mov r8, r8)
 8002530:	08002c94 	.word	0x08002c94
 8002534:	08002ca4 	.word	0x08002ca4
 8002538:	40021000 	.word	0x40021000
 800253c:	007a1200 	.word	0x007a1200

08002540 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002544:	4b02      	ldr	r3, [pc, #8]	; (8002550 <HAL_RCC_GetHCLKFreq+0x10>)
 8002546:	681b      	ldr	r3, [r3, #0]
}
 8002548:	0018      	movs	r0, r3
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	46c0      	nop			; (mov r8, r8)
 8002550:	20000000 	.word	0x20000000

08002554 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002558:	f7ff fff2 	bl	8002540 <HAL_RCC_GetHCLKFreq>
 800255c:	0001      	movs	r1, r0
 800255e:	4b06      	ldr	r3, [pc, #24]	; (8002578 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	0a1b      	lsrs	r3, r3, #8
 8002564:	2207      	movs	r2, #7
 8002566:	4013      	ands	r3, r2
 8002568:	4a04      	ldr	r2, [pc, #16]	; (800257c <HAL_RCC_GetPCLK1Freq+0x28>)
 800256a:	5cd3      	ldrb	r3, [r2, r3]
 800256c:	40d9      	lsrs	r1, r3
 800256e:	000b      	movs	r3, r1
}    
 8002570:	0018      	movs	r0, r3
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	46c0      	nop			; (mov r8, r8)
 8002578:	40021000 	.word	0x40021000
 800257c:	08003564 	.word	0x08003564

08002580 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e044      	b.n	800261c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002596:	2b00      	cmp	r3, #0
 8002598:	d107      	bne.n	80025aa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2270      	movs	r2, #112	; 0x70
 800259e:	2100      	movs	r1, #0
 80025a0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	0018      	movs	r0, r3
 80025a6:	f7fe fc71 	bl	8000e8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	2224      	movs	r2, #36	; 0x24
 80025ae:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	2101      	movs	r1, #1
 80025bc:	438a      	bics	r2, r1
 80025be:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	0018      	movs	r0, r3
 80025c4:	f000 f830 	bl	8002628 <UART_SetConfig>
 80025c8:	0003      	movs	r3, r0
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d101      	bne.n	80025d2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e024      	b.n	800261c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d003      	beq.n	80025e2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	0018      	movs	r0, r3
 80025de:	f000 f9a9 	bl	8002934 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	685a      	ldr	r2, [r3, #4]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	490d      	ldr	r1, [pc, #52]	; (8002624 <HAL_UART_Init+0xa4>)
 80025ee:	400a      	ands	r2, r1
 80025f0:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	689a      	ldr	r2, [r3, #8]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2108      	movs	r1, #8
 80025fe:	438a      	bics	r2, r1
 8002600:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2101      	movs	r1, #1
 800260e:	430a      	orrs	r2, r1
 8002610:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	0018      	movs	r0, r3
 8002616:	f000 fa41 	bl	8002a9c <UART_CheckIdleState>
 800261a:	0003      	movs	r3, r0
}
 800261c:	0018      	movs	r0, r3
 800261e:	46bd      	mov	sp, r7
 8002620:	b002      	add	sp, #8
 8002622:	bd80      	pop	{r7, pc}
 8002624:	fffff7ff 	.word	0xfffff7ff

08002628 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b088      	sub	sp, #32
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8002630:	2300      	movs	r3, #0
 8002632:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002634:	2317      	movs	r3, #23
 8002636:	18fb      	adds	r3, r7, r3
 8002638:	2200      	movs	r2, #0
 800263a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689a      	ldr	r2, [r3, #8]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	691b      	ldr	r3, [r3, #16]
 8002644:	431a      	orrs	r2, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	695b      	ldr	r3, [r3, #20]
 800264a:	431a      	orrs	r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	69db      	ldr	r3, [r3, #28]
 8002650:	4313      	orrs	r3, r2
 8002652:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4aad      	ldr	r2, [pc, #692]	; (8002910 <UART_SetConfig+0x2e8>)
 800265c:	4013      	ands	r3, r2
 800265e:	0019      	movs	r1, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	693a      	ldr	r2, [r7, #16]
 8002666:	430a      	orrs	r2, r1
 8002668:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	4aa8      	ldr	r2, [pc, #672]	; (8002914 <UART_SetConfig+0x2ec>)
 8002672:	4013      	ands	r3, r2
 8002674:	0019      	movs	r1, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68da      	ldr	r2, [r3, #12]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	430a      	orrs	r2, r1
 8002680:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	699b      	ldr	r3, [r3, #24]
 8002686:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	4313      	orrs	r3, r2
 8002690:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	4a9f      	ldr	r2, [pc, #636]	; (8002918 <UART_SetConfig+0x2f0>)
 800269a:	4013      	ands	r3, r2
 800269c:	0019      	movs	r1, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	430a      	orrs	r2, r1
 80026a6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a9b      	ldr	r2, [pc, #620]	; (800291c <UART_SetConfig+0x2f4>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d125      	bne.n	80026fe <UART_SetConfig+0xd6>
 80026b2:	4b9b      	ldr	r3, [pc, #620]	; (8002920 <UART_SetConfig+0x2f8>)
 80026b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b6:	2203      	movs	r2, #3
 80026b8:	4013      	ands	r3, r2
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d00f      	beq.n	80026de <UART_SetConfig+0xb6>
 80026be:	d304      	bcc.n	80026ca <UART_SetConfig+0xa2>
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d011      	beq.n	80026e8 <UART_SetConfig+0xc0>
 80026c4:	2b03      	cmp	r3, #3
 80026c6:	d005      	beq.n	80026d4 <UART_SetConfig+0xac>
 80026c8:	e013      	b.n	80026f2 <UART_SetConfig+0xca>
 80026ca:	231f      	movs	r3, #31
 80026cc:	18fb      	adds	r3, r7, r3
 80026ce:	2200      	movs	r2, #0
 80026d0:	701a      	strb	r2, [r3, #0]
 80026d2:	e022      	b.n	800271a <UART_SetConfig+0xf2>
 80026d4:	231f      	movs	r3, #31
 80026d6:	18fb      	adds	r3, r7, r3
 80026d8:	2202      	movs	r2, #2
 80026da:	701a      	strb	r2, [r3, #0]
 80026dc:	e01d      	b.n	800271a <UART_SetConfig+0xf2>
 80026de:	231f      	movs	r3, #31
 80026e0:	18fb      	adds	r3, r7, r3
 80026e2:	2204      	movs	r2, #4
 80026e4:	701a      	strb	r2, [r3, #0]
 80026e6:	e018      	b.n	800271a <UART_SetConfig+0xf2>
 80026e8:	231f      	movs	r3, #31
 80026ea:	18fb      	adds	r3, r7, r3
 80026ec:	2208      	movs	r2, #8
 80026ee:	701a      	strb	r2, [r3, #0]
 80026f0:	e013      	b.n	800271a <UART_SetConfig+0xf2>
 80026f2:	231f      	movs	r3, #31
 80026f4:	18fb      	adds	r3, r7, r3
 80026f6:	2210      	movs	r2, #16
 80026f8:	701a      	strb	r2, [r3, #0]
 80026fa:	46c0      	nop			; (mov r8, r8)
 80026fc:	e00d      	b.n	800271a <UART_SetConfig+0xf2>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a88      	ldr	r2, [pc, #544]	; (8002924 <UART_SetConfig+0x2fc>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d104      	bne.n	8002712 <UART_SetConfig+0xea>
 8002708:	231f      	movs	r3, #31
 800270a:	18fb      	adds	r3, r7, r3
 800270c:	2200      	movs	r2, #0
 800270e:	701a      	strb	r2, [r3, #0]
 8002710:	e003      	b.n	800271a <UART_SetConfig+0xf2>
 8002712:	231f      	movs	r3, #31
 8002714:	18fb      	adds	r3, r7, r3
 8002716:	2210      	movs	r2, #16
 8002718:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	69da      	ldr	r2, [r3, #28]
 800271e:	2380      	movs	r3, #128	; 0x80
 8002720:	021b      	lsls	r3, r3, #8
 8002722:	429a      	cmp	r2, r3
 8002724:	d000      	beq.n	8002728 <UART_SetConfig+0x100>
 8002726:	e07d      	b.n	8002824 <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 8002728:	231f      	movs	r3, #31
 800272a:	18fb      	adds	r3, r7, r3
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	2b02      	cmp	r3, #2
 8002730:	d01c      	beq.n	800276c <UART_SetConfig+0x144>
 8002732:	dc02      	bgt.n	800273a <UART_SetConfig+0x112>
 8002734:	2b00      	cmp	r3, #0
 8002736:	d005      	beq.n	8002744 <UART_SetConfig+0x11c>
 8002738:	e04b      	b.n	80027d2 <UART_SetConfig+0x1aa>
 800273a:	2b04      	cmp	r3, #4
 800273c:	d025      	beq.n	800278a <UART_SetConfig+0x162>
 800273e:	2b08      	cmp	r3, #8
 8002740:	d037      	beq.n	80027b2 <UART_SetConfig+0x18a>
 8002742:	e046      	b.n	80027d2 <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002744:	f7ff ff06 	bl	8002554 <HAL_RCC_GetPCLK1Freq>
 8002748:	0003      	movs	r3, r0
 800274a:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	005a      	lsls	r2, r3, #1
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	085b      	lsrs	r3, r3, #1
 8002756:	18d2      	adds	r2, r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	0019      	movs	r1, r3
 800275e:	0010      	movs	r0, r2
 8002760:	f7fd fcd2 	bl	8000108 <__udivsi3>
 8002764:	0003      	movs	r3, r0
 8002766:	b29b      	uxth	r3, r3
 8002768:	61bb      	str	r3, [r7, #24]
        break;
 800276a:	e037      	b.n	80027dc <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	085b      	lsrs	r3, r3, #1
 8002772:	4a6d      	ldr	r2, [pc, #436]	; (8002928 <UART_SetConfig+0x300>)
 8002774:	189a      	adds	r2, r3, r2
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	0019      	movs	r1, r3
 800277c:	0010      	movs	r0, r2
 800277e:	f7fd fcc3 	bl	8000108 <__udivsi3>
 8002782:	0003      	movs	r3, r0
 8002784:	b29b      	uxth	r3, r3
 8002786:	61bb      	str	r3, [r7, #24]
        break;
 8002788:	e028      	b.n	80027dc <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800278a:	f7ff fe75 	bl	8002478 <HAL_RCC_GetSysClockFreq>
 800278e:	0003      	movs	r3, r0
 8002790:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	005a      	lsls	r2, r3, #1
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	085b      	lsrs	r3, r3, #1
 800279c:	18d2      	adds	r2, r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	0019      	movs	r1, r3
 80027a4:	0010      	movs	r0, r2
 80027a6:	f7fd fcaf 	bl	8000108 <__udivsi3>
 80027aa:	0003      	movs	r3, r0
 80027ac:	b29b      	uxth	r3, r3
 80027ae:	61bb      	str	r3, [r7, #24]
        break;
 80027b0:	e014      	b.n	80027dc <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	085b      	lsrs	r3, r3, #1
 80027b8:	2280      	movs	r2, #128	; 0x80
 80027ba:	0252      	lsls	r2, r2, #9
 80027bc:	189a      	adds	r2, r3, r2
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	0019      	movs	r1, r3
 80027c4:	0010      	movs	r0, r2
 80027c6:	f7fd fc9f 	bl	8000108 <__udivsi3>
 80027ca:	0003      	movs	r3, r0
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	61bb      	str	r3, [r7, #24]
        break;
 80027d0:	e004      	b.n	80027dc <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 80027d2:	2317      	movs	r3, #23
 80027d4:	18fb      	adds	r3, r7, r3
 80027d6:	2201      	movs	r2, #1
 80027d8:	701a      	strb	r2, [r3, #0]
        break;
 80027da:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	2b0f      	cmp	r3, #15
 80027e0:	d91b      	bls.n	800281a <UART_SetConfig+0x1f2>
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	4a51      	ldr	r2, [pc, #324]	; (800292c <UART_SetConfig+0x304>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d817      	bhi.n	800281a <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	b29a      	uxth	r2, r3
 80027ee:	200a      	movs	r0, #10
 80027f0:	183b      	adds	r3, r7, r0
 80027f2:	210f      	movs	r1, #15
 80027f4:	438a      	bics	r2, r1
 80027f6:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	085b      	lsrs	r3, r3, #1
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	2207      	movs	r2, #7
 8002800:	4013      	ands	r3, r2
 8002802:	b299      	uxth	r1, r3
 8002804:	183b      	adds	r3, r7, r0
 8002806:	183a      	adds	r2, r7, r0
 8002808:	8812      	ldrh	r2, [r2, #0]
 800280a:	430a      	orrs	r2, r1
 800280c:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	183a      	adds	r2, r7, r0
 8002814:	8812      	ldrh	r2, [r2, #0]
 8002816:	60da      	str	r2, [r3, #12]
 8002818:	e06c      	b.n	80028f4 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 800281a:	2317      	movs	r3, #23
 800281c:	18fb      	adds	r3, r7, r3
 800281e:	2201      	movs	r2, #1
 8002820:	701a      	strb	r2, [r3, #0]
 8002822:	e067      	b.n	80028f4 <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8002824:	231f      	movs	r3, #31
 8002826:	18fb      	adds	r3, r7, r3
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	2b02      	cmp	r3, #2
 800282c:	d01b      	beq.n	8002866 <UART_SetConfig+0x23e>
 800282e:	dc02      	bgt.n	8002836 <UART_SetConfig+0x20e>
 8002830:	2b00      	cmp	r3, #0
 8002832:	d005      	beq.n	8002840 <UART_SetConfig+0x218>
 8002834:	e049      	b.n	80028ca <UART_SetConfig+0x2a2>
 8002836:	2b04      	cmp	r3, #4
 8002838:	d024      	beq.n	8002884 <UART_SetConfig+0x25c>
 800283a:	2b08      	cmp	r3, #8
 800283c:	d035      	beq.n	80028aa <UART_SetConfig+0x282>
 800283e:	e044      	b.n	80028ca <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002840:	f7ff fe88 	bl	8002554 <HAL_RCC_GetPCLK1Freq>
 8002844:	0003      	movs	r3, r0
 8002846:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	085a      	lsrs	r2, r3, #1
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	18d2      	adds	r2, r2, r3
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	0019      	movs	r1, r3
 8002858:	0010      	movs	r0, r2
 800285a:	f7fd fc55 	bl	8000108 <__udivsi3>
 800285e:	0003      	movs	r3, r0
 8002860:	b29b      	uxth	r3, r3
 8002862:	61bb      	str	r3, [r7, #24]
        break;
 8002864:	e036      	b.n	80028d4 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	085b      	lsrs	r3, r3, #1
 800286c:	4a30      	ldr	r2, [pc, #192]	; (8002930 <UART_SetConfig+0x308>)
 800286e:	189a      	adds	r2, r3, r2
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	0019      	movs	r1, r3
 8002876:	0010      	movs	r0, r2
 8002878:	f7fd fc46 	bl	8000108 <__udivsi3>
 800287c:	0003      	movs	r3, r0
 800287e:	b29b      	uxth	r3, r3
 8002880:	61bb      	str	r3, [r7, #24]
        break;
 8002882:	e027      	b.n	80028d4 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002884:	f7ff fdf8 	bl	8002478 <HAL_RCC_GetSysClockFreq>
 8002888:	0003      	movs	r3, r0
 800288a:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	685b      	ldr	r3, [r3, #4]
 8002890:	085a      	lsrs	r2, r3, #1
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	18d2      	adds	r2, r2, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	0019      	movs	r1, r3
 800289c:	0010      	movs	r0, r2
 800289e:	f7fd fc33 	bl	8000108 <__udivsi3>
 80028a2:	0003      	movs	r3, r0
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	61bb      	str	r3, [r7, #24]
        break;
 80028a8:	e014      	b.n	80028d4 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	085b      	lsrs	r3, r3, #1
 80028b0:	2280      	movs	r2, #128	; 0x80
 80028b2:	0212      	lsls	r2, r2, #8
 80028b4:	189a      	adds	r2, r3, r2
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	0019      	movs	r1, r3
 80028bc:	0010      	movs	r0, r2
 80028be:	f7fd fc23 	bl	8000108 <__udivsi3>
 80028c2:	0003      	movs	r3, r0
 80028c4:	b29b      	uxth	r3, r3
 80028c6:	61bb      	str	r3, [r7, #24]
        break;
 80028c8:	e004      	b.n	80028d4 <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 80028ca:	2317      	movs	r3, #23
 80028cc:	18fb      	adds	r3, r7, r3
 80028ce:	2201      	movs	r2, #1
 80028d0:	701a      	strb	r2, [r3, #0]
        break;
 80028d2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80028d4:	69bb      	ldr	r3, [r7, #24]
 80028d6:	2b0f      	cmp	r3, #15
 80028d8:	d908      	bls.n	80028ec <UART_SetConfig+0x2c4>
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	4a13      	ldr	r2, [pc, #76]	; (800292c <UART_SetConfig+0x304>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d804      	bhi.n	80028ec <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	60da      	str	r2, [r3, #12]
 80028ea:	e003      	b.n	80028f4 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 80028ec:	2317      	movs	r3, #23
 80028ee:	18fb      	adds	r3, r7, r3
 80028f0:	2201      	movs	r2, #1
 80028f2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8002900:	2317      	movs	r3, #23
 8002902:	18fb      	adds	r3, r7, r3
 8002904:	781b      	ldrb	r3, [r3, #0]
}
 8002906:	0018      	movs	r0, r3
 8002908:	46bd      	mov	sp, r7
 800290a:	b008      	add	sp, #32
 800290c:	bd80      	pop	{r7, pc}
 800290e:	46c0      	nop			; (mov r8, r8)
 8002910:	ffff69f3 	.word	0xffff69f3
 8002914:	ffffcfff 	.word	0xffffcfff
 8002918:	fffff4ff 	.word	0xfffff4ff
 800291c:	40013800 	.word	0x40013800
 8002920:	40021000 	.word	0x40021000
 8002924:	40004400 	.word	0x40004400
 8002928:	00f42400 	.word	0x00f42400
 800292c:	0000ffff 	.word	0x0000ffff
 8002930:	007a1200 	.word	0x007a1200

08002934 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002940:	2201      	movs	r2, #1
 8002942:	4013      	ands	r3, r2
 8002944:	d00b      	beq.n	800295e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	4a4a      	ldr	r2, [pc, #296]	; (8002a78 <UART_AdvFeatureConfig+0x144>)
 800294e:	4013      	ands	r3, r2
 8002950:	0019      	movs	r1, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	430a      	orrs	r2, r1
 800295c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002962:	2202      	movs	r2, #2
 8002964:	4013      	ands	r3, r2
 8002966:	d00b      	beq.n	8002980 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	4a43      	ldr	r2, [pc, #268]	; (8002a7c <UART_AdvFeatureConfig+0x148>)
 8002970:	4013      	ands	r3, r2
 8002972:	0019      	movs	r1, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	430a      	orrs	r2, r1
 800297e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002984:	2204      	movs	r2, #4
 8002986:	4013      	ands	r3, r2
 8002988:	d00b      	beq.n	80029a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	4a3b      	ldr	r2, [pc, #236]	; (8002a80 <UART_AdvFeatureConfig+0x14c>)
 8002992:	4013      	ands	r3, r2
 8002994:	0019      	movs	r1, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	430a      	orrs	r2, r1
 80029a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029a6:	2208      	movs	r2, #8
 80029a8:	4013      	ands	r3, r2
 80029aa:	d00b      	beq.n	80029c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	4a34      	ldr	r2, [pc, #208]	; (8002a84 <UART_AdvFeatureConfig+0x150>)
 80029b4:	4013      	ands	r3, r2
 80029b6:	0019      	movs	r1, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	430a      	orrs	r2, r1
 80029c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c8:	2210      	movs	r2, #16
 80029ca:	4013      	ands	r3, r2
 80029cc:	d00b      	beq.n	80029e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	4a2c      	ldr	r2, [pc, #176]	; (8002a88 <UART_AdvFeatureConfig+0x154>)
 80029d6:	4013      	ands	r3, r2
 80029d8:	0019      	movs	r1, r3
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	430a      	orrs	r2, r1
 80029e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ea:	2220      	movs	r2, #32
 80029ec:	4013      	ands	r3, r2
 80029ee:	d00b      	beq.n	8002a08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	4a25      	ldr	r2, [pc, #148]	; (8002a8c <UART_AdvFeatureConfig+0x158>)
 80029f8:	4013      	ands	r3, r2
 80029fa:	0019      	movs	r1, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	430a      	orrs	r2, r1
 8002a06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a0c:	2240      	movs	r2, #64	; 0x40
 8002a0e:	4013      	ands	r3, r2
 8002a10:	d01d      	beq.n	8002a4e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	4a1d      	ldr	r2, [pc, #116]	; (8002a90 <UART_AdvFeatureConfig+0x15c>)
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	0019      	movs	r1, r3
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	430a      	orrs	r2, r1
 8002a28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a2e:	2380      	movs	r3, #128	; 0x80
 8002a30:	035b      	lsls	r3, r3, #13
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d10b      	bne.n	8002a4e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	4a15      	ldr	r2, [pc, #84]	; (8002a94 <UART_AdvFeatureConfig+0x160>)
 8002a3e:	4013      	ands	r3, r2
 8002a40:	0019      	movs	r1, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a52:	2280      	movs	r2, #128	; 0x80
 8002a54:	4013      	ands	r3, r2
 8002a56:	d00b      	beq.n	8002a70 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	4a0e      	ldr	r2, [pc, #56]	; (8002a98 <UART_AdvFeatureConfig+0x164>)
 8002a60:	4013      	ands	r3, r2
 8002a62:	0019      	movs	r1, r3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	605a      	str	r2, [r3, #4]
  }
}
 8002a70:	46c0      	nop			; (mov r8, r8)
 8002a72:	46bd      	mov	sp, r7
 8002a74:	b002      	add	sp, #8
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	fffdffff 	.word	0xfffdffff
 8002a7c:	fffeffff 	.word	0xfffeffff
 8002a80:	fffbffff 	.word	0xfffbffff
 8002a84:	ffff7fff 	.word	0xffff7fff
 8002a88:	ffffefff 	.word	0xffffefff
 8002a8c:	ffffdfff 	.word	0xffffdfff
 8002a90:	ffefffff 	.word	0xffefffff
 8002a94:	ff9fffff 	.word	0xff9fffff
 8002a98:	fff7ffff 	.word	0xfff7ffff

08002a9c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b086      	sub	sp, #24
 8002aa0:	af02      	add	r7, sp, #8
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8002aaa:	f7fe fadd 	bl	8001068 <HAL_GetTick>
 8002aae:	0003      	movs	r3, r0
 8002ab0:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2208      	movs	r2, #8
 8002aba:	4013      	ands	r3, r2
 8002abc:	2b08      	cmp	r3, #8
 8002abe:	d10d      	bne.n	8002adc <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	2380      	movs	r3, #128	; 0x80
 8002ac4:	0399      	lsls	r1, r3, #14
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	4b16      	ldr	r3, [pc, #88]	; (8002b24 <UART_CheckIdleState+0x88>)
 8002aca:	9300      	str	r3, [sp, #0]
 8002acc:	0013      	movs	r3, r2
 8002ace:	2200      	movs	r2, #0
 8002ad0:	f000 f82a 	bl	8002b28 <UART_WaitOnFlagUntilTimeout>
 8002ad4:	1e03      	subs	r3, r0, #0
 8002ad6:	d001      	beq.n	8002adc <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ad8:	2303      	movs	r3, #3
 8002ada:	e01f      	b.n	8002b1c <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	2204      	movs	r2, #4
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	2b04      	cmp	r3, #4
 8002ae8:	d10d      	bne.n	8002b06 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	2380      	movs	r3, #128	; 0x80
 8002aee:	03d9      	lsls	r1, r3, #15
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	4b0c      	ldr	r3, [pc, #48]	; (8002b24 <UART_CheckIdleState+0x88>)
 8002af4:	9300      	str	r3, [sp, #0]
 8002af6:	0013      	movs	r3, r2
 8002af8:	2200      	movs	r2, #0
 8002afa:	f000 f815 	bl	8002b28 <UART_WaitOnFlagUntilTimeout>
 8002afe:	1e03      	subs	r3, r0, #0
 8002b00:	d001      	beq.n	8002b06 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e00a      	b.n	8002b1c <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2220      	movs	r2, #32
 8002b0a:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2220      	movs	r2, #32
 8002b10:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2270      	movs	r2, #112	; 0x70
 8002b16:	2100      	movs	r1, #0
 8002b18:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002b1a:	2300      	movs	r3, #0
}
 8002b1c:	0018      	movs	r0, r3
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	b004      	add	sp, #16
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	01ffffff 	.word	0x01ffffff

08002b28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	603b      	str	r3, [r7, #0]
 8002b34:	1dfb      	adds	r3, r7, #7
 8002b36:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b38:	e05d      	b.n	8002bf6 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b3a:	69bb      	ldr	r3, [r7, #24]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	d05a      	beq.n	8002bf6 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b40:	f7fe fa92 	bl	8001068 <HAL_GetTick>
 8002b44:	0002      	movs	r2, r0
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	69ba      	ldr	r2, [r7, #24]
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d302      	bcc.n	8002b56 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d11b      	bne.n	8002b8e <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	492f      	ldr	r1, [pc, #188]	; (8002c20 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002b62:	400a      	ands	r2, r1
 8002b64:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689a      	ldr	r2, [r3, #8]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	2101      	movs	r1, #1
 8002b72:	438a      	bics	r2, r1
 8002b74:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2220      	movs	r2, #32
 8002b7a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2270      	movs	r2, #112	; 0x70
 8002b86:	2100      	movs	r1, #0
 8002b88:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e043      	b.n	8002c16 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2204      	movs	r2, #4
 8002b96:	4013      	ands	r3, r2
 8002b98:	d02d      	beq.n	8002bf6 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	69da      	ldr	r2, [r3, #28]
 8002ba0:	2380      	movs	r3, #128	; 0x80
 8002ba2:	011b      	lsls	r3, r3, #4
 8002ba4:	401a      	ands	r2, r3
 8002ba6:	2380      	movs	r3, #128	; 0x80
 8002ba8:	011b      	lsls	r3, r3, #4
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d123      	bne.n	8002bf6 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2280      	movs	r2, #128	; 0x80
 8002bb4:	0112      	lsls	r2, r2, #4
 8002bb6:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4917      	ldr	r1, [pc, #92]	; (8002c20 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002bc4:	400a      	ands	r2, r1
 8002bc6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	689a      	ldr	r2, [r3, #8]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	2101      	movs	r1, #1
 8002bd4:	438a      	bics	r2, r1
 8002bd6:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	2220      	movs	r2, #32
 8002bdc:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2220      	movs	r2, #32
 8002be2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2220      	movs	r2, #32
 8002be8:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2270      	movs	r2, #112	; 0x70
 8002bee:	2100      	movs	r1, #0
 8002bf0:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e00f      	b.n	8002c16 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	69db      	ldr	r3, [r3, #28]
 8002bfc:	68ba      	ldr	r2, [r7, #8]
 8002bfe:	4013      	ands	r3, r2
 8002c00:	68ba      	ldr	r2, [r7, #8]
 8002c02:	1ad3      	subs	r3, r2, r3
 8002c04:	425a      	negs	r2, r3
 8002c06:	4153      	adcs	r3, r2
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	001a      	movs	r2, r3
 8002c0c:	1dfb      	adds	r3, r7, #7
 8002c0e:	781b      	ldrb	r3, [r3, #0]
 8002c10:	429a      	cmp	r2, r3
 8002c12:	d092      	beq.n	8002b3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002c14:	2300      	movs	r3, #0
}
 8002c16:	0018      	movs	r0, r3
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	b004      	add	sp, #16
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	46c0      	nop			; (mov r8, r8)
 8002c20:	fffffe5f 	.word	0xfffffe5f

08002c24 <__libc_init_array>:
 8002c24:	b570      	push	{r4, r5, r6, lr}
 8002c26:	2600      	movs	r6, #0
 8002c28:	4d0c      	ldr	r5, [pc, #48]	; (8002c5c <__libc_init_array+0x38>)
 8002c2a:	4c0d      	ldr	r4, [pc, #52]	; (8002c60 <__libc_init_array+0x3c>)
 8002c2c:	1b64      	subs	r4, r4, r5
 8002c2e:	10a4      	asrs	r4, r4, #2
 8002c30:	42a6      	cmp	r6, r4
 8002c32:	d109      	bne.n	8002c48 <__libc_init_array+0x24>
 8002c34:	2600      	movs	r6, #0
 8002c36:	f000 f821 	bl	8002c7c <_init>
 8002c3a:	4d0a      	ldr	r5, [pc, #40]	; (8002c64 <__libc_init_array+0x40>)
 8002c3c:	4c0a      	ldr	r4, [pc, #40]	; (8002c68 <__libc_init_array+0x44>)
 8002c3e:	1b64      	subs	r4, r4, r5
 8002c40:	10a4      	asrs	r4, r4, #2
 8002c42:	42a6      	cmp	r6, r4
 8002c44:	d105      	bne.n	8002c52 <__libc_init_array+0x2e>
 8002c46:	bd70      	pop	{r4, r5, r6, pc}
 8002c48:	00b3      	lsls	r3, r6, #2
 8002c4a:	58eb      	ldr	r3, [r5, r3]
 8002c4c:	4798      	blx	r3
 8002c4e:	3601      	adds	r6, #1
 8002c50:	e7ee      	b.n	8002c30 <__libc_init_array+0xc>
 8002c52:	00b3      	lsls	r3, r6, #2
 8002c54:	58eb      	ldr	r3, [r5, r3]
 8002c56:	4798      	blx	r3
 8002c58:	3601      	adds	r6, #1
 8002c5a:	e7f2      	b.n	8002c42 <__libc_init_array+0x1e>
 8002c5c:	0800356c 	.word	0x0800356c
 8002c60:	0800356c 	.word	0x0800356c
 8002c64:	0800356c 	.word	0x0800356c
 8002c68:	08003570 	.word	0x08003570

08002c6c <memset>:
 8002c6c:	0003      	movs	r3, r0
 8002c6e:	1812      	adds	r2, r2, r0
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d100      	bne.n	8002c76 <memset+0xa>
 8002c74:	4770      	bx	lr
 8002c76:	7019      	strb	r1, [r3, #0]
 8002c78:	3301      	adds	r3, #1
 8002c7a:	e7f9      	b.n	8002c70 <memset+0x4>

08002c7c <_init>:
 8002c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c82:	bc08      	pop	{r3}
 8002c84:	469e      	mov	lr, r3
 8002c86:	4770      	bx	lr

08002c88 <_fini>:
 8002c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c8a:	46c0      	nop			; (mov r8, r8)
 8002c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c8e:	bc08      	pop	{r3}
 8002c90:	469e      	mov	lr, r3
 8002c92:	4770      	bx	lr
