{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1611189771686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1611189771720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 20 21:42:51 2021 " "Processing started: Wed Jan 20 21:42:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1611189771720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189771720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP_FINAL -c TP_FINAL " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP_FINAL -c TP_FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189771721 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "PLL.qip " "Tcl Script File PLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE PLL.qip " "set_global_assignment -name QIP_FILE PLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1611189772892 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1611189772892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1611189773810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1611189773810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_transceiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s_transceiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_transceiver-logic " "Found design unit 1: i2s_transceiver-logic" {  } { { "i2s_transceiver.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2s_transceiver.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792457 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_transceiver " "Found entity 1: i2s_transceiver" {  } { { "i2s_transceiver.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2s_transceiver.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189792457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-i2c-slave-master/txt_util.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fpga-i2c-slave-master/txt_util.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 txt_util " "Found design unit 1: txt_util" {  } { { "FPGA-I2C-Slave-master/txt_util.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/FPGA-I2C-Slave-master/txt_util.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txt_util-body " "Found design unit 2: txt_util-body" {  } { { "FPGA-I2C-Slave-master/txt_util.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/FPGA-I2C-Slave-master/txt_util.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189792475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-i2c-slave-master/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga-i2c-slave-master/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-arch " "Found design unit 1: debounce-arch" {  } { { "FPGA-I2C-Slave-master/debounce.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/FPGA-I2C-Slave-master/debounce.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792489 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "FPGA-I2C-Slave-master/debounce.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/FPGA-I2C-Slave-master/debounce.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189792489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga-i2c-slave-master/i2c_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga-i2c-slave-master/i2c_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2C_slave-arch " "Found design unit 1: I2C_slave-arch" {  } { { "FPGA-I2C-Slave-master/I2C_slave.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/FPGA-I2C-Slave-master/I2C_slave.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792503 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2C_slave " "Found entity 1: I2C_slave" {  } { { "FPGA-I2C-Slave-master/I2C_slave.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/FPGA-I2C-Slave-master/I2C_slave.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189792503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2C/i2c_master.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2C/i2c_master.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792518 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2C/i2c_master.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2C/i2c_master.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189792518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP_FINAL " "Found entity 1: TP_FINAL" {  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189792526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.v 1 1 " "Found 1 design units, including 1 entities, in source file temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temp " "Found entity 1: Temp" {  } { { "Temp.v" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/Temp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189792546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rst_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rst_delay-logic " "Found design unit 1: rst_delay-logic" {  } { { "rst_delay.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/rst_delay.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792559 ""} { "Info" "ISGN_ENTITY_NAME" "1 rst_delay " "Found entity 1: rst_delay" {  } { { "rst_delay.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/rst_delay.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189792559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_cntrl-logic " "Found design unit 1: i2c_cntrl-logic" {  } { { "i2c_cntrl.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792570 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_cntrl " "Found entity 1: i2c_cntrl" {  } { { "i2c_cntrl.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189792570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_I2C " "Found entity 1: PLL_I2C" {  } { { "PLL_I2C.v" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/PLL_I2C.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189792588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_wrd_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_wrd_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_wrd_gen-logic " "Found design unit 1: i2c_wrd_gen-logic" {  } { { "i2c_wrd_gen.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_wrd_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792604 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_wrd_gen " "Found entity 1: i2c_wrd_gen" {  } { { "i2c_wrd_gen.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_wrd_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189792604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll2.v 1 1 " "Found 1 design units, including 1 entities, in source file pll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL2.v" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/PLL2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1611189792622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189792622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP_FINAL " "Elaborating entity \"TP_FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1611189793088 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d_wr2\[7..0\] d_wr " "Bus \"d_wr2\[7..0\]\" found using same base name as \"d_wr\", which might lead to a name conflict." {  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1611189793091 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d_wr3\[7..0\] d_wr " "Bus \"d_wr3\[7..0\]\" found using same base name as \"d_wr\", which might lead to a name conflict." {  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } { 320 -200 -8 464 "inst2" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1611189793092 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr " "Converted elements in bus name \"d_wr\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr\[7..0\] d_wr7..0 " "Converted element name(s) from \"d_wr\[7..0\]\" to \"d_wr7..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1611189793092 ""}  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1611189793092 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr2 " "Converted elements in bus name \"d_wr2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr2\[7..0\] d_wr27..0 " "Converted element name(s) from \"d_wr2\[7..0\]\" to \"d_wr27..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1611189793092 ""}  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1611189793092 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr3 " "Converted elements in bus name \"d_wr3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr3\[7..0\] d_wr37..0 " "Converted element name(s) from \"d_wr3\[7..0\]\" to \"d_wr37..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1611189793092 ""}  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1611189793092 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d_wr2\[7..0\] d_wr " "Bus \"d_wr2\[7..0\]\" found using same base name as \"d_wr\", which might lead to a name conflict." {  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1611189793092 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "d_wr3\[7..0\] d_wr " "Bus \"d_wr3\[7..0\]\" found using same base name as \"d_wr\", which might lead to a name conflict." {  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } { 288 64 264 464 "inst3" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1611189793092 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr " "Converted elements in bus name \"d_wr\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr\[7..0\] d_wr7..0 " "Converted element name(s) from \"d_wr\[7..0\]\" to \"d_wr7..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1611189793092 ""}  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1611189793092 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr2 " "Converted elements in bus name \"d_wr2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr2\[7..0\] d_wr27..0 " "Converted element name(s) from \"d_wr2\[7..0\]\" to \"d_wr27..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1611189793092 ""}  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1611189793092 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "d_wr3 " "Converted elements in bus name \"d_wr3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "d_wr3\[7..0\] d_wr37..0 " "Converted element name(s) from \"d_wr3\[7..0\]\" to \"d_wr37..0\"" {  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1611189793092 ""}  } { { "TP_FINAL.bdf" "" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1611189793092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:inst " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:inst\"" {  } { { "TP_FINAL.bdf" "inst" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 240 424 624 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611189793111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_cntrl i2c_cntrl:inst3 " "Elaborating entity \"i2c_cntrl\" for hierarchy \"i2c_cntrl:inst3\"" {  } { { "TP_FINAL.bdf" "inst3" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 288 64 264 464 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611189793118 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "adrs i2c_cntrl.vhd(25) " "VHDL Signal Declaration warning at i2c_cntrl.vhd(25): used explicit default value for signal \"adrs\" because signal was never assigned a value" {  } { { "i2c_cntrl.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1611189793120 "|TP_FINAL|i2c_cntrl:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_word2 i2c_cntrl.vhd(26) " "Verilog HDL or VHDL warning at i2c_cntrl.vhd(26): object \"d_word2\" assigned a value but never read" {  } { { "i2c_cntrl.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611189793120 "|TP_FINAL|i2c_cntrl:inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_word3 i2c_cntrl.vhd(27) " "Verilog HDL or VHDL warning at i2c_cntrl.vhd(27): object \"d_word3\" assigned a value but never read" {  } { { "i2c_cntrl.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1611189793120 "|TP_FINAL|i2c_cntrl:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_tmp i2c_cntrl.vhd(55) " "VHDL Process Statement warning at i2c_cntrl.vhd(55): signal \"reset_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "i2c_cntrl.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1611189793120 "|TP_FINAL|i2c_cntrl:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_wrd_gen i2c_wrd_gen:inst2 " "Elaborating entity \"i2c_wrd_gen\" for hierarchy \"i2c_wrd_gen:inst2\"" {  } { { "TP_FINAL.bdf" "inst2" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 320 -200 -8 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611189793150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_transceiver i2s_transceiver:inst1 " "Elaborating entity \"i2s_transceiver\" for hierarchy \"i2s_transceiver:inst1\"" {  } { { "TP_FINAL.bdf" "inst1" { Schematic "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/TP_FINAL.bdf" { { 520 368 648 664 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611189793155 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "i2c_master:inst\|scl i2c_master:inst\|stretch " "Converted the fanout from the open-drain buffer \"i2c_master:inst\|scl\" to the node \"i2c_master:inst\|stretch\" into a wire" {  } { { "i2C/i2c_master.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2C/i2c_master.vhd" 51 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1611189795369 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1611189795369 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2C/i2c_master.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2C/i2c_master.vhd" 47 -1 0 } } { "i2c_cntrl.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd" 19 -1 0 } } { "i2C/i2c_master.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2C/i2c_master.vhd" 62 -1 0 } } { "i2C/i2c_master.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2C/i2c_master.vhd" 110 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1611189795371 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1611189795372 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1611189795776 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "i2c_cntrl:inst3\|i2s_en High " "Register i2c_cntrl:inst3\|i2s_en will power up to High" {  } { { "i2c_cntrl.vhd" "" { Text "D:/Facultad/2020 2do Cuatri/Laboratorio DSP-FPGA/TP Final/i2c_cntrl.vhd" 19 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1611189796064 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1611189796064 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1611189797195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1611189797195 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "473 " "Implemented 473 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1611189797373 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1611189797373 ""} { "Info" "ICUT_CUT_TM_LCELLS" "460 " "Implemented 460 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1611189797373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1611189797373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1611189797461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 20 21:43:17 2021 " "Processing ended: Wed Jan 20 21:43:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1611189797461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1611189797461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1611189797461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1611189797461 ""}
