Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jan 15 04:46:54 2019
| Host         : AsusP8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   148 |
| Unused register locations in slices containing registers |   566 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           81 |
|      4 |            3 |
|      6 |            1 |
|      8 |            8 |
|     10 |            2 |
|     12 |            1 |
|     14 |            1 |
|    16+ |           51 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             292 |           45 |
| No           | No                    | Yes                    |             128 |           60 |
| No           | Yes                   | No                     |             268 |           56 |
| Yes          | No                    | No                     |             768 |           80 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             658 |           68 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                      |                                                                          Enable Signal                                                                         |                                                              Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_int_0 |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff3/Q_int_3 |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff4/Q_int_4 |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff6/Q_int_6 |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[9]_P   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[9]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff1/Q_int_1 |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff2/Q_int_2 |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff5/Q_int_5 |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[11]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[11]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[10]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[10]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[21]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[21]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[14]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[14]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_P   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[20]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[20]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[22]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[22]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[19]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[19]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[12]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[12]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[18]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[18]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[8]_P   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[8]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[23]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[23]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[17]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[17]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[2]_P   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[2]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_P   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[15]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[15]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[5]_P   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[5]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[13]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[13]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[1]_P   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[1]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_P_0 |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[6]_P   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[6]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[16]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[16]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[24]_P  |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[24]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[7]_P   |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[7]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[11]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[12]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[0]                                                          |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[11]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[10]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[10]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[21]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[2]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[14]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[1]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[20]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[22]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[18]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[17]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[19]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[21]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[5]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[6]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[12]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[18]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[8]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[23]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[13]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[17]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[23]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[2]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[15]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[5]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[13]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[9]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[19]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[14]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[1]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[20]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[22]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[6]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[16]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[24]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[15]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[24]_P                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[7]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[7]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[8]_C                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[16]_C                                                       |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[1]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[9]_P                                                        |                1 |              2 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[3]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |              4 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[3]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_P_0                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                            |                1 |              4 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/out[3]           |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[0]                                                          |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                  |                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]      |                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                2 |              8 |
|  design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff3/CLK     |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                1 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                       | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                          | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                          | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                          | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg1[0]_i_1_n_0                                                       | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/p_1_in[31]                                                                | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/p_1_in[15]                                                                | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/p_1_in[0]                                                                 | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/p_1_in[23]                                                                | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                      | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                1 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0                                                                                         | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg2[0]_i_1_n_0                                                       | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                2 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                            |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                 |                                                                                                                                            |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                            |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                            |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                2 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                           |                                                                                                                                            |                5 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                            |                3 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                              | design_1_i/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff0/Q_reg_0                                                      |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg_rden__0                                                           | design_1_i/axi4_pl_interrupt_ge_0/inst/axi4_pl_interrupt_generator_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                   |               12 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                            |                9 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                            |                7 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                     |                                                                                                                                            |                7 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                |                                                                                                                                            |               11 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                  |                                                                                                                                            |                8 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                     |                                                                                                                                            |                9 |             86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                            |                7 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                            |                8 |             94 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               14 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                        |                                                                                                                                                                |                                                                                                                                            |               46 |            294 |
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


