

================================================================
== Vivado HLS Report for 'dft'
================================================================
* Date:           Sun Feb 16 00:12:14 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.424|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1115138|  1115138|  1115138|  1115138|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1114624|  1114624|      4354|          -|          -|   256|    no    |
        | + Loop 1.1  |     4352|     4352|        17|          -|          -|   256|    no    |
        |- Loop 2     |      512|      512|         2|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    125|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     16|     982|   2064|    -|
|Memory           |        4|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    306|    -|
|Register         |        -|      -|     492|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     16|    1474|   2495|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      7|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dft_fadd_32ns_32neOg_U2  |dft_fadd_32ns_32neOg  |        0|      2|  205|  390|    0|
    |dft_faddfsub_32nsdEe_U1  |dft_faddfsub_32nsdEe  |        0|      2|  205|  390|    0|
    |dft_fmul_32ns_32nfYi_U3  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|    0|
    |dft_fmul_32ns_32nfYi_U4  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|    0|
    |dft_fmul_32ns_32nfYi_U5  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|    0|
    |dft_fmul_32ns_32nfYi_U6  |dft_fmul_32ns_32nfYi  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     16|  982| 2064|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_coefficients_tab_U  |dft_cos_coefficiebkb  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |sin_coefficients_tab_U  |dft_sin_coefficiecud  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |temp_real_U             |dft_temp_real         |        1|  0|   0|    0|   256|   32|     1|         8192|
    |temp_imag_U             |dft_temp_real         |        1|  0|   0|    0|   256|   32|     1|         8192|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |        4|  0|   0|    0|  1024|  128|     4|        32768|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |index_fu_281_p2      |     *    |      0|  0|  41|           8|           8|
    |i_2_fu_253_p2        |     +    |      0|  0|  15|           1|           9|
    |i_fu_304_p2          |     +    |      0|  0|  15|           9|           1|
    |j_fu_275_p2          |     +    |      0|  0|  15|           1|           9|
    |icmp_ln13_fu_247_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln19_fu_269_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln33_fu_298_p2  |   icmp   |      0|  0|  13|           9|          10|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 125|          46|          57|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  105|         22|    1|         22|
    |empty_3_reg_170       |    9|          2|   32|         64|
    |grp_fu_204_opcode     |   15|          3|    2|          6|
    |grp_fu_204_p0         |   15|          3|   32|         96|
    |grp_fu_204_p1         |   15|          3|   32|         96|
    |grp_fu_208_p0         |   15|          3|   32|         96|
    |grp_fu_208_p1         |   15|          3|   32|         96|
    |i_0_reg_146           |    9|          2|    9|         18|
    |i_1_reg_193           |    9|          2|    9|         18|
    |imag_sample_address0  |   15|          3|    8|         24|
    |j_0_reg_182           |    9|          2|    9|         18|
    |real_sample_address0  |   15|          3|    8|         24|
    |storemerge_reg_157    |    9|          2|   32|         64|
    |temp_imag_address0    |   15|          3|    8|         24|
    |temp_real_address0    |   21|          4|    8|         32|
    |temp_real_d0          |   15|          3|   32|         96|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  306|         63|  286|        794|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |  21|   0|   21|          0|
    |c_reg_367                 |  32|   0|   32|          0|
    |empty_3_reg_170           |  32|   0|   32|          0|
    |i_0_reg_146               |   9|   0|    9|          0|
    |i_1_reg_193               |   9|   0|    9|          0|
    |i_2_reg_324               |   9|   0|    9|          0|
    |i_reg_414                 |   9|   0|    9|          0|
    |imag_sample_load_reg_385  |  32|   0|   32|          0|
    |j_0_reg_182               |   9|   0|    9|          0|
    |j_reg_342                 |   9|   0|    9|          0|
    |real_sample_load_reg_379  |  32|   0|   32|          0|
    |reg_230                   |  32|   0|   32|          0|
    |reg_237                   |  32|   0|   32|          0|
    |s_reg_373                 |  32|   0|   32|          0|
    |storemerge_reg_157        |  32|   0|   32|          0|
    |temp_imag_addr_reg_334    |   8|   0|    8|          0|
    |temp_real_addr_reg_329    |   8|   0|    8|          0|
    |tmp_1_reg_396             |  32|   0|   32|          0|
    |tmp_4_reg_401             |  32|   0|   32|          0|
    |tmp_5_reg_406             |  32|   0|   32|          0|
    |tmp_reg_391               |  32|   0|   32|          0|
    |trunc_ln21_reg_316        |   8|   0|    8|          0|
    |zext_ln34_reg_419         |   9|   0|   64|         55|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 492|   0|  547|         55|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_start              |  in |    1| ap_ctrl_hs |      dft     | return value |
|ap_done               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_idle               | out |    1| ap_ctrl_hs |      dft     | return value |
|ap_ready              | out |    1| ap_ctrl_hs |      dft     | return value |
|real_sample_address0  | out |    8|  ap_memory |  real_sample |     array    |
|real_sample_ce0       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_we0       | out |    1|  ap_memory |  real_sample |     array    |
|real_sample_d0        | out |   32|  ap_memory |  real_sample |     array    |
|real_sample_q0        |  in |   32|  ap_memory |  real_sample |     array    |
|imag_sample_address0  | out |    8|  ap_memory |  imag_sample |     array    |
|imag_sample_ce0       | out |    1|  ap_memory |  imag_sample |     array    |
|imag_sample_we0       | out |    1|  ap_memory |  imag_sample |     array    |
|imag_sample_d0        | out |   32|  ap_memory |  imag_sample |     array    |
|imag_sample_q0        |  in |   32|  ap_memory |  imag_sample |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

