<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="IBIS">
        <Message>
            <ID>1191031</ID>
            <Severity>Info</Severity>
        </Message>
    </Task>
    <Task name="TimingSimFileVHD">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>C_debounce_dly</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>C_baudrate</Dynamic>
        </Message>
        <Message>
            <ID>1121028</ID>
            <Severity>Warning</Severity>
            <Dynamic>C_clk_freq</Dynamic>
        </Message>
    </Task>
    <Task name="TimingSimFileVlg">
        <Message>
            <ID>35400250</ID>
            <Severity>Info</Severity>
            <Dynamic>0</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\boris\test\impl1\lab2.v&quot;:28:5:28:7|Removing wire N_1, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\boris\test\impl1\lab2.v</Navigation>
            <Navigation>28</Navigation>
            <Navigation>5</Navigation>
            <Navigation>28</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Removing wire N_1, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\boris\test\impl1\lab2.v&quot;:10:13:10:15|*Output led has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\boris\test\impl1\lab2.v</Navigation>
            <Navigation>10</Navigation>
            <Navigation>13</Navigation>
            <Navigation>10</Navigation>
            <Navigation>15</Navigation>
            <Navigation>*Output led has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\boris\test\impl1\lab2.v&quot;:28:5:28:7|*Input N_1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\boris\test\impl1\lab2.v</Navigation>
            <Navigation>28</Navigation>
            <Navigation>5</Navigation>
            <Navigation>28</Navigation>
            <Navigation>7</Navigation>
            <Navigation>*Input N_1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\boris\test\impl1\lab2.v&quot;:56:26:56:64|*Input un1_N_45[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\boris\test\impl1\lab2.v</Navigation>
            <Navigation>56</Navigation>
            <Navigation>26</Navigation>
            <Navigation>56</Navigation>
            <Navigation>64</Navigation>
            <Navigation>*Input un1_N_45[7:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\boris\test\serial_tx.vhd&quot;:78:1:78:2|Found inferred clock lab2|clk_25m which controls 74 sequential elements including I1.R_tx_ser[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\boris\test\serial_tx.vhd</Navigation>
            <Navigation>78</Navigation>
            <Navigation>1</Navigation>
            <Navigation>78</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Found inferred clock lab2|clk_25m which controls 74 sequential elements including I1.R_tx_ser[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MO129 :&quot;c:\users\boris\test\serial_tx.vhd&quot;:78:1:78:2|Sequential instance I1.R_byte_old[7] is reduced to a combinational gate by constant propagation.</Dynamic>
            <Navigation>MO129</Navigation>
            <Navigation>c:\users\boris\test\serial_tx.vhd</Navigation>
            <Navigation>78</Navigation>
            <Navigation>1</Navigation>
            <Navigation>78</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Sequential instance I1.R_byte_old[7] is reduced to a combinational gate by constant propagation.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\boris\test\impl1\lab2.v&quot;:47:4:47:6|Blackbox OR4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\boris\test\impl1\lab2.v</Navigation>
            <Navigation>47</Navigation>
            <Navigation>4</Navigation>
            <Navigation>47</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Blackbox OR4 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT246 :&quot;c:\users\boris\test\impl1\lab2.v&quot;:32:4:32:6|Blackbox OR3 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Dynamic>
            <Navigation>MT246</Navigation>
            <Navigation>c:\users\boris\test\impl1\lab2.v</Navigation>
            <Navigation>32</Navigation>
            <Navigation>4</Navigation>
            <Navigation>32</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Blackbox OR3 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock lab2|clk_25m with period 5.00ns. Please declare a user-defined clock on port clk_25m.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock lab2|clk_25m with period 5.00ns. Please declare a user-defined clock on port clk_25m.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>