{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680300290583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680300290583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 19:04:50 2023 " "Processing started: Fri Mar 31 19:04:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680300290583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680300290583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj-final -c proj-final " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj-final -c proj-final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680300290583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1680300291373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj-final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proj-final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 proj-final " "Found entity 1: proj-final" {  } { { "proj-final.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/proj-final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680300291503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680300291503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "reg4bits.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680300291527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680300291527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod4x16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decod4x16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decod4x16 " "Found entity 1: decod4x16" {  } { { "decod4x16.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod4x16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680300291533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680300291533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_decod.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_decod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_decod " "Found entity 1: reg_decod" {  } { { "reg_decod.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680300291533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680300291533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_decod " "Elaborating entity \"reg_decod\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680300291608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bits reg4bits:inst2 " "Elaborating entity \"reg4bits\" for hierarchy \"reg4bits:inst2\"" {  } { { "reg_decod.bdf" "inst2" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod.bdf" { { 96 712 824 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680300291623 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux2to1.bdf 1 1 " "Using design file mux2to1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/mux2to1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680300291683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1680300291683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 reg4bits:inst2\|mux2to1:inst5 " "Elaborating entity \"mux2to1\" for hierarchy \"reg4bits:inst2\|mux2to1:inst5\"" {  } { { "reg4bits.bdf" "inst5" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg4bits.bdf" { { 256 232 328 352 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680300291683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod4x16 decod4x16:inst " "Elaborating entity \"decod4x16\" for hierarchy \"decod4x16:inst\"" {  } { { "reg_decod.bdf" "inst" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/reg_decod.bdf" { { 32 248 344 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680300291683 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst22 " "Block or symbol \"NOT\" of instance \"inst22\" overlaps another block or symbol" {  } { { "decod4x16.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod4x16.bdf" { { -120 352 400 -88 "inst22" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680300291696 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst26 " "Block or symbol \"NOT\" of instance \"inst26\" overlaps another block or symbol" {  } { { "decod4x16.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod4x16.bdf" { { 16 352 400 48 "inst26" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680300291696 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst30 " "Block or symbol \"NOT\" of instance \"inst30\" overlaps another block or symbol" {  } { { "decod4x16.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod4x16.bdf" { { 152 352 400 184 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680300291696 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst29 " "Block or symbol \"NOT\" of instance \"inst29\" overlaps another block or symbol" {  } { { "decod4x16.bdf" "" { Schematic "C:/Users/Alamito/Documents/fechaduraEletronica-VHDL/proj-final/decod4x16.bdf" { { 296 352 400 328 "inst29" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1680300291696 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1680300293068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1680300293678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1680300293678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1680300293803 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1680300293803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1680300293803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1680300293803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680300293921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 19:04:53 2023 " "Processing ended: Fri Mar 31 19:04:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680300293921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680300293921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680300293921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680300293921 ""}
