Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  d:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  d:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  LFSR.vo
Sim SDF file          :  LFSR__verilog.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script d:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File LFSR_run_msim_gate_verilog.do already exists - backing up current file as LFSR_run_msim_gate_verilog.do.bak3
Probing transcript
ModelSim-Altera Info: # Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do LFSR_run_msim_gate_verilog.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. {LFSR.vo}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 05:35:19 on Jun 17,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." LFSR.vo 
ModelSim-Altera Info: # -- Compiling module LFSR
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	LFSR
ModelSim-Altera Info: # End time: 05:35:20 on Jun 17,2022, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+D:/FPGA/LFSR {D:/FPGA/LFSR/LFSR_tb.v}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 05:35:20 on Jun 17,2022
ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/LFSR" D:/FPGA/LFSR/LFSR_tb.v 
ModelSim-Altera Info: # -- Compiling module LFSR_tb
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Top level modules:
ModelSim-Altera Info: # 	LFSR_tb
ModelSim-Altera Info: # End time: 05:35:20 on Jun 17,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  LFSR_tb
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" LFSR_tb 
ModelSim-Altera Info: # Start time: 05:35:20 on Jun 17,2022
ModelSim-Altera Info: # Loading work.LFSR_tb
ModelSim-Altera Info: # Loading work.LFSR
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena
ModelSim-Altera Info: # Loading altera_ver.dffeas
ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb
ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW
ModelSim-Altera Info: # 
ModelSim-Altera Info: # add wave *
ModelSim-Altera Info: # view structure
ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct
ModelSim-Altera Info: # view signals
ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree
ModelSim-Altera Info: # run 1 sec
ModelSim-Altera Info: # Break key hit
ModelSim-Altera Info: # Break in Module cyclonev_lcell_comb at /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v line 836
ModelSim-Altera Info: # End time: 05:36:18 on Jun 17,2022, Elapsed time: 0:00:58
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
