{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 29 12:12:54 2015 " "Info: Processing started: Sun Mar 29 12:12:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:div\|altpll:altpll_component\|_clk0 register processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q register processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[71\].a_DFF\|q 5.728 ns " "Info: Slack time is 5.728 ns for clock \"pll:div\|altpll:altpll_component\|_clk0\" between source register \"processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q\" and destination register \"processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[71\].a_DFF\|q\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "25.94 MHz 38.544 ns " "Info: Fmax is 25.94 MHz (period= 38.544 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.712 ns + Largest register register " "Info: + Largest register to register requirement is 24.712 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.167 ns " "Info: + Latch edge is 22.167 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:div\|altpll:altpll_component\|_clk0 50.000 ns 22.167 ns inverted 50 " "Info: Clock period of Destination clock \"pll:div\|altpll:altpll_component\|_clk0\" is 50.000 ns with inverted offset of 22.167 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.833 ns " "Info: - Launch edge is -2.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:div\|altpll:altpll_component\|_clk0 50.000 ns -2.833 ns  50 " "Info: Clock period of Source clock \"pll:div\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -2.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.049 ns + Largest " "Info: + Largest clock skew is -0.049 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:div\|altpll:altpll_component\|_clk0 destination 3.045 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:div\|altpll:altpll_component\|_clk0\" to destination register is 3.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:div\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:div\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.000 ns) 1.150 ns pll:div\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2719 " "Info: 2: + IC(1.150 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 2719; COMB Node = 'pll:div\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.602 ns) 3.045 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[71\].a_DFF\|q 3 REG LCFF_X54_Y34_N21 5 " "Info: 3: + IC(1.293 ns) + CELL(0.602 ns) = 3.045 ns; Loc. = LCFF_X54_Y34_N21; Fanout = 5; REG Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[71\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 19.77 % ) " "Info: Total cell delay = 0.602 ns ( 19.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.443 ns ( 80.23 % ) " "Info: Total interconnect delay = 2.443 ns ( 80.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.045 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q {} } { 0.000ns 1.150ns 1.293ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:div\|altpll:altpll_component\|_clk0 source 3.094 ns - Longest register " "Info: - Longest clock path from clock \"pll:div\|altpll:altpll_component\|_clk0\" to source register is 3.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:div\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:div\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.000 ns) 1.150 ns pll:div\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2719 " "Info: 2: + IC(1.150 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 2719; COMB Node = 'pll:div\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.602 ns) 3.094 ns processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q 3 REG LCFF_X43_Y30_N1 3 " "Info: 3: + IC(1.342 ns) + CELL(0.602 ns) = 3.094 ns; Loc. = LCFF_X43_Y30_N1; Fanout = 3; REG Node = 'processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 19.46 % ) " "Info: Total cell delay = 0.602 ns ( 19.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.492 ns ( 80.54 % ) " "Info: Total interconnect delay = 2.492 ns ( 80.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.094 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q {} } { 0.000ns 1.150ns 1.342ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.045 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q {} } { 0.000ns 1.150ns 1.293ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.094 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q {} } { 0.000ns 1.150ns 1.342ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1760 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1760 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.045 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q {} } { 0.000ns 1.150ns 1.293ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.094 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q {} } { 0.000ns 1.150ns 1.342ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.984 ns - Longest register register " "Info: - Longest register to register delay is 18.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q 1 REG LCFF_X43_Y30_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y30_N1; Fanout = 3; REG Node = 'processor:myprocessor\|LXM:LXM1\|regnb:regnb1\|myDFF:myDFFs\[4\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.621 ns) + CELL(0.545 ns) 1.166 ns processor:myprocessor\|bypass:bypass1\|bypass_aluinA\[0\]~1 2 COMB LCCOMB_X44_Y30_N16 1 " "Info: 2: + IC(0.621 ns) + CELL(0.545 ns) = 1.166 ns; Loc. = LCCOMB_X44_Y30_N16; Fanout = 1; COMB Node = 'processor:myprocessor\|bypass:bypass1\|bypass_aluinA\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_aluinA[0]~1 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 765 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.322 ns) 1.798 ns processor:myprocessor\|bypass:bypass1\|bypass_aluinA\[0\]~2 3 COMB LCCOMB_X44_Y30_N24 3 " "Info: 3: + IC(0.310 ns) + CELL(0.322 ns) = 1.798 ns; Loc. = LCCOMB_X44_Y30_N24; Fanout = 3; COMB Node = 'processor:myprocessor\|bypass:bypass1\|bypass_aluinA\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.632 ns" { processor:myprocessor|bypass:bypass1|bypass_aluinA[0]~1 processor:myprocessor|bypass:bypass1|bypass_aluinA[0]~2 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 765 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.322 ns) 2.440 ns processor:myprocessor\|execute:execute1\|ALUinA_NObypass~3 4 COMB LCCOMB_X44_Y30_N18 75 " "Info: 4: + IC(0.320 ns) + CELL(0.322 ns) = 2.440 ns; Loc. = LCCOMB_X44_Y30_N18; Fanout = 75; COMB Node = 'processor:myprocessor\|execute:execute1\|ALUinA_NObypass~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.642 ns" { processor:myprocessor|bypass:bypass1|bypass_aluinA[0]~2 processor:myprocessor|execute:execute1|ALUinA_NObypass~3 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 500 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.521 ns) 3.899 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[6\]~16 5 COMB LCCOMB_X44_Y32_N20 2 " "Info: 5: + IC(0.938 ns) + CELL(0.521 ns) = 3.899 ns; Loc. = LCCOMB_X44_Y32_N20; Fanout = 2; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[6\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.459 ns" { processor:myprocessor|execute:execute1|ALUinA_NObypass~3 processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~16 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.545 ns) 4.771 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[6\]~17 6 COMB LCCOMB_X44_Y32_N14 38 " "Info: 6: + IC(0.327 ns) + CELL(0.545 ns) = 4.771 ns; Loc. = LCCOMB_X44_Y32_N14; Fanout = 38; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|multiplicand_reg:multiplicand_reg1\|trinb:tri_0\|out\[6\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~16 processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~17 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.545 ns) 6.240 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GPcomb:A1\|G 7 COMB LCCOMB_X47_Y32_N14 3 " "Info: 7: + IC(0.924 ns) + CELL(0.545 ns) = 6.240 ns; Loc. = LCCOMB_X47_Y32_N14; Fanout = 3; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GPcomb:A1\|G'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~17 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:A1|G } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1623 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.521 ns) 7.071 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GPcomb:B3\|G 8 COMB LCCOMB_X47_Y32_N12 3 " "Info: 8: + IC(0.310 ns) + CELL(0.521 ns) = 7.071 ns; Loc. = LCCOMB_X47_Y32_N12; Fanout = 3; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|ks8b:kscin0\|GPcomb:B3\|G'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:A1|G processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1623 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.178 ns) 8.497 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]~0 9 COMB LCCOMB_X44_Y29_N20 1 " "Info: 9: + IC(1.248 ns) + CELL(0.178 ns) = 8.497 ns; Loc. = LCCOMB_X44_Y29_N20; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.178 ns) 9.867 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]~1 10 COMB LCCOMB_X47_Y32_N10 10 " "Info: 10: + IC(1.192 ns) + CELL(0.178 ns) = 9.867 ns; Loc. = LCCOMB_X47_Y32_N10; Fanout = 10; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b2\|trinb:tri0cout\|out\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 10.346 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]~2 11 COMB LCCOMB_X47_Y32_N0 1 " "Info: 11: + IC(0.301 ns) + CELL(0.178 ns) = 10.346 ns; Loc. = LCCOMB_X47_Y32_N0; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~2 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 10.821 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]~3 12 COMB LCCOMB_X47_Y32_N26 8 " "Info: 12: + IC(0.297 ns) + CELL(0.178 ns) = 10.821 ns; Loc. = LCCOMB_X47_Y32_N26; Fanout = 8; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|sub_premult:subA7\|csa40b:a_csa40b\|ks8bMux:ks8b3\|trinb:tri0cout\|out\[0\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~3 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.178 ns) 11.855 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[25\]~23 13 COMB LCCOMB_X51_Y32_N28 1 " "Info: 13: + IC(0.856 ns) + CELL(0.178 ns) = 11.855 ns; Loc. = LCCOMB_X51_Y32_N28; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[25\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~3 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[25]~23 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 12.339 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[25\]~24 14 COMB LCCOMB_X51_Y32_N2 1 " "Info: 14: + IC(0.306 ns) + CELL(0.178 ns) = 12.339 ns; Loc. = LCCOMB_X51_Y32_N2; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_7\|out\[25\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[25]~23 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[25]~24 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.863 ns) + CELL(0.178 ns) 13.380 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[25\]~129 15 COMB LCCOMB_X52_Y33_N6 1 " "Info: 15: + IC(0.863 ns) + CELL(0.178 ns) = 13.380 ns; Loc. = LCCOMB_X52_Y33_N6; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|premult:premult1\|trinb:tri_0\|out\[25\]~129'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[25]~24 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[25]~129 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.178 ns) 13.843 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[25\]~24 16 COMB LCCOMB_X52_Y33_N8 5 " "Info: 16: + IC(0.285 ns) + CELL(0.178 ns) = 13.843 ns; Loc. = LCCOMB_X52_Y33_N8; Fanout = 5; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|trinb:triadd\|out\[25\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.463 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[25]~129 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[25]~24 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.322 ns) 14.497 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GPcomb:A1\|G~0 17 COMB LCCOMB_X52_Y33_N2 2 " "Info: 17: + IC(0.332 ns) + CELL(0.322 ns) = 14.497 ns; Loc. = LCCOMB_X52_Y33_N2; Fanout = 2; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GPcomb:A1\|G~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[25]~24 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:A1|G~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1623 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.521 ns) 15.891 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GPcomb:B3\|G 18 COMB LCCOMB_X53_Y34_N30 2 " "Info: 18: + IC(0.873 ns) + CELL(0.521 ns) = 15.891 ns; Loc. = LCCOMB_X53_Y34_N30; Fanout = 2; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin0\|GPcomb:B3\|G'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.394 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:A1|G~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:B3|G } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1623 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.178 ns) 16.390 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin1\|GPcomb:C7\|Y~1 19 COMB LCCOMB_X53_Y34_N0 1 " "Info: 19: + IC(0.321 ns) + CELL(0.178 ns) = 16.390 ns; Loc. = LCCOMB_X53_Y34_N0; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|ks8b:kscin1\|GPcomb:C7\|Y~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin1|GPcomb:C7|Y~1 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1624 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.521 ns) 17.212 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~0 20 COMB LCCOMB_X53_Y34_N28 6 " "Info: 20: + IC(0.301 ns) + CELL(0.521 ns) = 17.212 ns; Loc. = LCCOMB_X53_Y34_N28; Fanout = 6; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b4\|trinb:tri0cout\|out\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin1|GPcomb:C7|Y~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.178 ns) 17.724 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[7\]~14 21 COMB LCCOMB_X53_Y34_N10 1 " "Info: 21: + IC(0.334 ns) + CELL(0.178 ns) = 17.724 ns; Loc. = LCCOMB_X53_Y34_N10; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[7\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~14 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1551 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.178 ns) 18.426 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[7\]~15 22 COMB LCCOMB_X54_Y34_N28 1 " "Info: 22: + IC(0.524 ns) + CELL(0.178 ns) = 18.426 ns; Loc. = LCCOMB_X54_Y34_N28; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[7\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.702 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~14 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~15 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1551 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 18.888 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[7\]~16 23 COMB LCCOMB_X54_Y34_N20 1 " "Info: 23: + IC(0.284 ns) + CELL(0.178 ns) = 18.888 ns; Loc. = LCCOMB_X54_Y34_N20; Fanout = 1; COMB Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|addsub_s:addsub1\|csa40b:a_csa40b\|ks8bMux:ks8b5\|sum\[7\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~15 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~16 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1551 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 18.984 ns processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[71\].a_DFF\|q 24 REG LCFF_X54_Y34_N21 5 " "Info: 24: + IC(0.000 ns) + CELL(0.096 ns) = 18.984 ns; Loc. = LCFF_X54_Y34_N21; Fanout = 5; REG Node = 'processor:myprocessor\|execute:execute1\|multdiv:multdiv1\|product_reg:product_reg1\|regnb:reg_1\|myDFF:myDFFs\[71\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~16 processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.917 ns ( 36.44 % ) " "Info: Total cell delay = 6.917 ns ( 36.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.067 ns ( 63.56 % ) " "Info: Total interconnect delay = 12.067 ns ( 63.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.984 ns" { processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_aluinA[0]~1 processor:myprocessor|bypass:bypass1|bypass_aluinA[0]~2 processor:myprocessor|execute:execute1|ALUinA_NObypass~3 processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~16 processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~17 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:A1|G processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~3 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[25]~23 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[25]~24 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[25]~129 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[25]~24 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:A1|G~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin1|GPcomb:C7|Y~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~14 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~15 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~16 processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.984 ns" { processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q {} processor:myprocessor|bypass:bypass1|bypass_aluinA[0]~1 {} processor:myprocessor|bypass:bypass1|bypass_aluinA[0]~2 {} processor:myprocessor|execute:execute1|ALUinA_NObypass~3 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~16 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~17 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:A1|G {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~2 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~3 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[25]~23 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[25]~24 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[25]~129 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[25]~24 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:A1|G~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:B3|G {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin1|GPcomb:C7|Y~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~14 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~15 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~16 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q {} } { 0.000ns 0.621ns 0.310ns 0.320ns 0.938ns 0.327ns 0.924ns 0.310ns 1.248ns 1.192ns 0.301ns 0.297ns 0.856ns 0.306ns 0.863ns 0.285ns 0.332ns 0.873ns 0.321ns 0.301ns 0.334ns 0.524ns 0.284ns 0.000ns } { 0.000ns 0.545ns 0.322ns 0.322ns 0.521ns 0.545ns 0.545ns 0.521ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.521ns 0.178ns 0.521ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.045 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q {} } { 0.000ns 1.150ns 1.293ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.094 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q {} } { 0.000ns 1.150ns 1.342ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.984 ns" { processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_aluinA[0]~1 processor:myprocessor|bypass:bypass1|bypass_aluinA[0]~2 processor:myprocessor|execute:execute1|ALUinA_NObypass~3 processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~16 processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~17 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:A1|G processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~2 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~3 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[25]~23 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[25]~24 processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[25]~129 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[25]~24 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:A1|G~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:B3|G processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin1|GPcomb:C7|Y~1 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~14 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~15 processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~16 processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.984 ns" { processor:myprocessor|LXM:LXM1|regnb:regnb1|myDFF:myDFFs[4].a_DFF|q {} processor:myprocessor|bypass:bypass1|bypass_aluinA[0]~1 {} processor:myprocessor|bypass:bypass1|bypass_aluinA[0]~2 {} processor:myprocessor|execute:execute1|ALUinA_NObypass~3 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~16 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|multiplicand_reg:multiplicand_reg1|trinb:tri_0|out[6]~17 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:A1|G {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|ks8b:kscin0|GPcomb:B3|G {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b2|trinb:tri0cout|out[0]~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~2 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|sub_premult:subA7|csa40b:a_csa40b|ks8bMux:ks8b3|trinb:tri0cout|out[0]~3 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[25]~23 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_7|out[25]~24 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|premult:premult1|trinb:tri_0|out[25]~129 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|trinb:triadd|out[25]~24 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:A1|G~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin0|GPcomb:B3|G {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|ks8b:kscin1|GPcomb:C7|Y~1 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b4|trinb:tri0cout|out[0]~0 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~14 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~15 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|addsub_s:addsub1|csa40b:a_csa40b|ks8bMux:ks8b5|sum[7]~16 {} processor:myprocessor|execute:execute1|multdiv:multdiv1|product_reg:product_reg1|regnb:reg_1|myDFF:myDFFs[71].a_DFF|q {} } { 0.000ns 0.621ns 0.310ns 0.320ns 0.938ns 0.327ns 0.924ns 0.310ns 1.248ns 1.192ns 0.301ns 0.297ns 0.856ns 0.306ns 0.863ns 0.285ns 0.332ns 0.873ns 0.321ns 0.301ns 0.334ns 0.524ns 0.284ns 0.000ns } { 0.000ns 0.545ns 0.322ns 0.322ns 0.521ns 0.545ns 0.545ns 0.521ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.521ns 0.178ns 0.521ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "inclock " "Info: No valid register-to-register data paths exist for clock \"inclock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:div\|altpll:altpll_component\|_clk0 register lcd:mylcd\|lcd_en register lcd:mylcd\|lcd_en 445 ps " "Info: Minimum slack time is 445 ps for clock \"pll:div\|altpll:altpll_component\|_clk0\" between source register \"lcd:mylcd\|lcd_en\" and destination register \"lcd:mylcd\|lcd_en\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lcd:mylcd\|lcd_en 1 REG LCFF_X92_Y18_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X92_Y18_N25; Fanout = 2; REG Node = 'lcd:mylcd\|lcd_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcd:mylcd|lcd_en } "NODE_NAME" } } { "lcd.sv" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/lcd.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns lcd:mylcd\|lcd_en~0 2 COMB LCCOMB_X92_Y18_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X92_Y18_N24; Fanout = 1; COMB Node = 'lcd:mylcd\|lcd_en~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { lcd:mylcd|lcd_en lcd:mylcd|lcd_en~0 } "NODE_NAME" } } { "lcd.sv" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/lcd.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns lcd:mylcd\|lcd_en 3 REG LCFF_X92_Y18_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X92_Y18_N25; Fanout = 2; REG Node = 'lcd:mylcd\|lcd_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { lcd:mylcd|lcd_en~0 lcd:mylcd|lcd_en } "NODE_NAME" } } { "lcd.sv" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/lcd.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { lcd:mylcd|lcd_en lcd:mylcd|lcd_en~0 lcd:mylcd|lcd_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { lcd:mylcd|lcd_en {} lcd:mylcd|lcd_en~0 {} lcd:mylcd|lcd_en {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.833 ns " "Info: + Latch edge is -2.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:div\|altpll:altpll_component\|_clk0 50.000 ns -2.833 ns  50 " "Info: Clock period of Destination clock \"pll:div\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -2.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.833 ns " "Info: - Launch edge is -2.833 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:div\|altpll:altpll_component\|_clk0 50.000 ns -2.833 ns  50 " "Info: Clock period of Source clock \"pll:div\|altpll:altpll_component\|_clk0\" is 50.000 ns with  offset of -2.833 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:div\|altpll:altpll_component\|_clk0 destination 3.092 ns + Longest register " "Info: + Longest clock path from clock \"pll:div\|altpll:altpll_component\|_clk0\" to destination register is 3.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:div\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:div\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.000 ns) 1.150 ns pll:div\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2719 " "Info: 2: + IC(1.150 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 2719; COMB Node = 'pll:div\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.602 ns) 3.092 ns lcd:mylcd\|lcd_en 3 REG LCFF_X92_Y18_N25 2 " "Info: 3: + IC(1.340 ns) + CELL(0.602 ns) = 3.092 ns; Loc. = LCFF_X92_Y18_N25; Fanout = 2; REG Node = 'lcd:mylcd\|lcd_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { pll:div|altpll:altpll_component|_clk0~clkctrl lcd:mylcd|lcd_en } "NODE_NAME" } } { "lcd.sv" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/lcd.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 19.47 % ) " "Info: Total cell delay = 0.602 ns ( 19.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.490 ns ( 80.53 % ) " "Info: Total interconnect delay = 2.490 ns ( 80.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl lcd:mylcd|lcd_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} lcd:mylcd|lcd_en {} } { 0.000ns 1.150ns 1.340ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:div\|altpll:altpll_component\|_clk0 source 3.092 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:div\|altpll:altpll_component\|_clk0\" to source register is 3.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:div\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:div\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.000 ns) 1.150 ns pll:div\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2719 " "Info: 2: + IC(1.150 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 2719; COMB Node = 'pll:div\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.602 ns) 3.092 ns lcd:mylcd\|lcd_en 3 REG LCFF_X92_Y18_N25 2 " "Info: 3: + IC(1.340 ns) + CELL(0.602 ns) = 3.092 ns; Loc. = LCFF_X92_Y18_N25; Fanout = 2; REG Node = 'lcd:mylcd\|lcd_en'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { pll:div|altpll:altpll_component|_clk0~clkctrl lcd:mylcd|lcd_en } "NODE_NAME" } } { "lcd.sv" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/lcd.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 19.47 % ) " "Info: Total cell delay = 0.602 ns ( 19.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.490 ns ( 80.53 % ) " "Info: Total interconnect delay = 2.490 ns ( 80.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl lcd:mylcd|lcd_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} lcd:mylcd|lcd_en {} } { 0.000ns 1.150ns 1.340ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl lcd:mylcd|lcd_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} lcd:mylcd|lcd_en {} } { 0.000ns 1.150ns 1.340ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "lcd.sv" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/lcd.sv" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lcd.sv" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/lcd.sv" 5 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl lcd:mylcd|lcd_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} lcd:mylcd|lcd_en {} } { 0.000ns 1.150ns 1.340ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { lcd:mylcd|lcd_en lcd:mylcd|lcd_en~0 lcd:mylcd|lcd_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { lcd:mylcd|lcd_en {} lcd:mylcd|lcd_en~0 {} lcd:mylcd|lcd_en {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl lcd:mylcd|lcd_en } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} lcd:mylcd|lcd_en {} } { 0.000ns 1.150ns 1.340ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg ps2_data inclock 6.442 ns register " "Info: tsu for register \"PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg\" (data pin = \"ps2_data\", clock pin = \"inclock\") is 6.442 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.720 ns + Longest pin register " "Info: + Longest pin to register delay is 6.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ps2_data 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'ps2_data'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_data } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.875 ns) 0.875 ns ps2_data~0 2 COMB IOC_X0_Y20_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.875 ns) = 0.875 ns; Loc. = IOC_X0_Y20_N2; Fanout = 1; COMB Node = 'ps2_data~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { ps2_data ps2_data~0 } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.471 ns) + CELL(0.278 ns) 6.624 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg~0 3 COMB LCCOMB_X2_Y23_N12 1 " "Info: 3: + IC(5.471 ns) + CELL(0.278 ns) = 6.624 ns; Loc. = LCCOMB_X2_Y23_N12; Fanout = 1; COMB Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.749 ns" { ps2_data~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg~0 } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Controller.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.720 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg 4 REG LCFF_X2_Y23_N13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 6.720 ns; Loc. = LCFF_X2_Y23_N13; Fanout = 2; REG Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Controller.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.249 ns ( 18.59 % ) " "Info: Total cell delay = 1.249 ns ( 18.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.471 ns ( 81.41 % ) " "Info: Total interconnect delay = 5.471 ns ( 81.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { ps2_data ps2_data~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { ps2_data {} ps2_data~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg {} } { 0.000ns 0.000ns 5.471ns 0.000ns } { 0.000ns 0.875ns 0.278ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Controller.v" 103 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "inclock pll:div\|altpll:altpll_component\|_clk0 -2.833 ns - " "Info: - Offset between input clock \"inclock\" and output clock \"pll:div\|altpll:altpll_component\|_clk0\" is -2.833 ns" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 5 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:div\|altpll:altpll_component\|_clk0 destination 3.073 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:div\|altpll:altpll_component\|_clk0\" to destination register is 3.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:div\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:div\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.000 ns) 1.150 ns pll:div\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2719 " "Info: 2: + IC(1.150 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 2719; COMB Node = 'pll:div\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.321 ns) + CELL(0.602 ns) 3.073 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg 3 REG LCFF_X2_Y23_N13 2 " "Info: 3: + IC(1.321 ns) + CELL(0.602 ns) = 3.073 ns; Loc. = LCFF_X2_Y23_N13; Fanout = 2; REG Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_data_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { pll:div|altpll:altpll_component|_clk0~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Controller.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 19.59 % ) " "Info: Total cell delay = 0.602 ns ( 19.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.471 ns ( 80.41 % ) " "Info: Total interconnect delay = 2.471 ns ( 80.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.073 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.073 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg {} } { 0.000ns 1.150ns 1.321ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.720 ns" { ps2_data ps2_data~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.720 ns" { ps2_data {} ps2_data~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg {} } { 0.000ns 0.000ns 5.471ns 0.000ns } { 0.000ns 0.875ns 0.278ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.073 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.073 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_data_reg {} } { 0.000ns 1.150ns 1.321ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "inclock debug_word\[19\] processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[5\].a_DFF\|q 15.257 ns register " "Info: tco from clock \"inclock\" to destination pin \"debug_word\[19\]\" through register \"processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[5\].a_DFF\|q\" is 15.257 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "inclock pll:div\|altpll:altpll_component\|_clk0 -2.833 ns + " "Info: + Offset between input clock \"inclock\" and output clock \"pll:div\|altpll:altpll_component\|_clk0\" is -2.833 ns" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 5 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:div\|altpll:altpll_component\|_clk0 source 3.094 ns + Longest register " "Info: + Longest clock path from clock \"pll:div\|altpll:altpll_component\|_clk0\" to source register is 3.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:div\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:div\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.000 ns) 1.150 ns pll:div\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2719 " "Info: 2: + IC(1.150 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 2719; COMB Node = 'pll:div\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.342 ns) + CELL(0.602 ns) 3.094 ns processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[5\].a_DFF\|q 3 REG LCFF_X43_Y30_N31 16 " "Info: 3: + IC(1.342 ns) + CELL(0.602 ns) = 3.094 ns; Loc. = LCFF_X43_Y30_N31; Fanout = 16; REG Node = 'processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[5\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[5].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 19.46 % ) " "Info: Total cell delay = 0.602 ns ( 19.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.492 ns ( 80.54 % ) " "Info: Total interconnect delay = 2.492 ns ( 80.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[5].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.094 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[5].a_DFF|q {} } { 0.000ns 1.150ns 1.342ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1760 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.719 ns + Longest register pin " "Info: + Longest register to pin delay is 14.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[5\].a_DFF\|q 1 REG LCFF_X43_Y30_N31 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y30_N31; Fanout = 16; REG Node = 'processor:myprocessor\|LMW:LMW1\|regnb:regnb1\|myDFF:myDFFs\[5\].a_DFF\|q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[5].a_DFF|q } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1760 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.141 ns) + CELL(0.512 ns) 2.653 ns processor:myprocessor\|bypass:bypass1\|bypass_dmemDatain~0 2 COMB LCCOMB_X42_Y30_N8 1 " "Info: 2: + IC(2.141 ns) + CELL(0.512 ns) = 2.653 ns; Loc. = LCCOMB_X42_Y30_N8; Fanout = 1; COMB Node = 'processor:myprocessor\|bypass:bypass1\|bypass_dmemDatain~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.653 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[5].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.322 ns) 3.278 ns processor:myprocessor\|bypass:bypass1\|bypass_dmemDatain~2 3 COMB LCCOMB_X42_Y30_N20 32 " "Info: 3: + IC(0.303 ns) + CELL(0.322 ns) = 3.278 ns; Loc. = LCCOMB_X42_Y30_N20; Fanout = 32; COMB Node = 'processor:myprocessor\|bypass:bypass1\|bypass_dmemDatain~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 766 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.787 ns) + CELL(0.521 ns) 6.586 ns processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[19\]~19 4 COMB LCCOMB_X48_Y21_N26 2 " "Info: 4: + IC(2.787 ns) + CELL(0.521 ns) = 6.586 ns; Loc. = LCCOMB_X48_Y21_N26; Fanout = 2; COMB Node = 'processor:myprocessor\|memory:memory1\|trinb:trinb_dmemDatain_WMbypass\|out\[19\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.308 ns" { processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[19]~19 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.404 ns) + CELL(0.319 ns) 9.309 ns processor:myprocessor\|memory:memory1\|trinb:trinb_nowriteData\|out\[19\]~19 5 COMB LCCOMB_X63_Y28_N28 1 " "Info: 5: + IC(2.404 ns) + CELL(0.319 ns) = 9.309 ns; Loc. = LCCOMB_X63_Y28_N28; Fanout = 1; COMB Node = 'processor:myprocessor\|memory:memory1\|trinb:trinb_nowriteData\|out\[19\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[19]~19 processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[19]~19 } "NODE_NAME" } } { "processor.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/processor.v" 1791 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.726 ns) + CELL(2.684 ns) 14.719 ns debug_word\[19\] 6 PIN PIN_R22 0 " "Info: 6: + IC(2.726 ns) + CELL(2.684 ns) = 14.719 ns; Loc. = PIN_R22; Fanout = 0; PIN Node = 'debug_word\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.410 ns" { processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[19]~19 debug_word[19] } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.358 ns ( 29.61 % ) " "Info: Total cell delay = 4.358 ns ( 29.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.361 ns ( 70.39 % ) " "Info: Total interconnect delay = 10.361 ns ( 70.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.719 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[5].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[19]~19 processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[19]~19 debug_word[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.719 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[5].a_DFF|q {} processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 {} processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 {} processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[19]~19 {} processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[19]~19 {} debug_word[19] {} } { 0.000ns 2.141ns 0.303ns 2.787ns 2.404ns 2.726ns } { 0.000ns 0.512ns 0.322ns 0.521ns 0.319ns 2.684ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.094 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[5].a_DFF|q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.094 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[5].a_DFF|q {} } { 0.000ns 1.150ns 1.342ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.719 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[5].a_DFF|q processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[19]~19 processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[19]~19 debug_word[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.719 ns" { processor:myprocessor|LMW:LMW1|regnb:regnb1|myDFF:myDFFs[5].a_DFF|q {} processor:myprocessor|bypass:bypass1|bypass_dmemDatain~0 {} processor:myprocessor|bypass:bypass1|bypass_dmemDatain~2 {} processor:myprocessor|memory:memory1|trinb:trinb_dmemDatain_WMbypass|out[19]~19 {} processor:myprocessor|memory:memory1|trinb:trinb_nowriteData|out[19]~19 {} debug_word[19] {} } { 0.000ns 2.141ns 0.303ns 2.787ns 2.404ns 2.726ns } { 0.000ns 0.512ns 0.322ns 0.521ns 0.319ns 2.684ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg resetn inclock -1.577 ns register " "Info: th for register \"PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg\" (data pin = \"resetn\", clock pin = \"inclock\") is -1.577 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "inclock pll:div\|altpll:altpll_component\|_clk0 -2.833 ns + " "Info: + Offset between input clock \"inclock\" and output clock \"pll:div\|altpll:altpll_component\|_clk0\" is -2.833 ns" {  } { { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 5 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:div\|altpll:altpll_component\|_clk0 destination 3.074 ns + Longest register " "Info: + Longest clock path from clock \"pll:div\|altpll:altpll_component\|_clk0\" to destination register is 3.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:div\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll:div\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:div|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.000 ns) 1.150 ns pll:div\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 2719 " "Info: 2: + IC(1.150 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 2719; COMB Node = 'pll:div\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.322 ns) + CELL(0.602 ns) 3.074 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg 3 REG LCFF_X1_Y24_N1 9 " "Info: 3: + IC(1.322 ns) + CELL(0.602 ns) = 3.074 ns; Loc. = LCFF_X1_Y24_N1; Fanout = 9; REG Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { pll:div|altpll:altpll_component|_clk0~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Controller.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 19.58 % ) " "Info: Total cell delay = 0.602 ns ( 19.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.472 ns ( 80.42 % ) " "Info: Total interconnect delay = 2.472 ns ( 80.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg {} } { 0.000ns 1.150ns 1.322ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Controller.v" 102 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.104 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.032 ns) 1.032 ns resetn 1 PIN PIN_R3 33 " "Info: 1: + IC(0.000 ns) + CELL(1.032 ns) = 1.032 ns; Loc. = PIN_R3; Fanout = 33; PIN Node = 'resetn'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "skeleton.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/skeleton.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.798 ns) + CELL(0.178 ns) 2.008 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg~0 2 COMB LCCOMB_X1_Y24_N0 1 " "Info: 2: + IC(0.798 ns) + CELL(0.178 ns) = 2.008 ns; Loc. = LCCOMB_X1_Y24_N0; Fanout = 1; COMB Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.976 ns" { resetn PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Controller.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.104 ns PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg 3 REG LCFF_X1_Y24_N1 9 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.104 ns; Loc. = LCFF_X1_Y24_N1; Fanout = 9; REG Node = 'PS2_Interface:myps2\|PS2_Controller:PS2\|ps2_clk_reg'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "PS2_Controller.v" "" { Text "C:/Users/Jianan Li/Documents/Altera Projects/HW5_Submit/PS2_Controller.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.306 ns ( 62.07 % ) " "Info: Total cell delay = 1.306 ns ( 62.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.798 ns ( 37.93 % ) " "Info: Total interconnect delay = 0.798 ns ( 37.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { resetn PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.104 ns" { resetn {} resetn~combout {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg {} } { 0.000ns 0.000ns 0.798ns 0.000ns } { 0.000ns 1.032ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.074 ns" { pll:div|altpll:altpll_component|_clk0 pll:div|altpll:altpll_component|_clk0~clkctrl PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.074 ns" { pll:div|altpll:altpll_component|_clk0 {} pll:div|altpll:altpll_component|_clk0~clkctrl {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg {} } { 0.000ns 1.150ns 1.322ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.104 ns" { resetn PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.104 ns" { resetn {} resetn~combout {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg~0 {} PS2_Interface:myps2|PS2_Controller:PS2|ps2_clk_reg {} } { 0.000ns 0.000ns 0.798ns 0.000ns } { 0.000ns 1.032ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 29 12:12:56 2015 " "Info: Processing ended: Sun Mar 29 12:12:56 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
