<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="clk_wiz_0_synth_1" LaunchDir="C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_fewerclocks/fpga/vivado_examples/aes128_verilog/aes128_verilog.runs/clk_wiz_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_35t" LaunchDir="C:/Users/DPAWS/Documents/CHRIS/Countermeasures/CR_fewerclocks/fpga/vivado_examples/aes128_verilog/aes128_verilog.runs/synth_35t" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="clk_wiz_0_synth_1"/>
	</Run>
</Runs>

