$date
	Sun Mar 27 09:47:06 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ha_tb $end
$var wire 1 ! s $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
$end
#10
1!
#20
0!
#40
