=====
SETUP
3.162
11.162
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n174_s3
9.860
10.231
uart_tx_inst/n170_s2
10.700
11.162
uart_tx_inst/cycle_cnt_5_s0
11.162
=====
SETUP
3.162
11.162
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n174_s3
9.860
10.231
uart_tx_inst/n161_s2
10.700
11.162
uart_tx_inst/cycle_cnt_14_s0
11.162
=====
SETUP
3.195
11.130
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n174_s3
9.860
10.231
uart_tx_inst/n169_s2
10.668
11.130
uart_tx_inst/cycle_cnt_6_s0
11.130
=====
SETUP
3.195
11.130
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n174_s3
9.860
10.231
uart_tx_inst/n167_s5
10.668
11.130
uart_tx_inst/cycle_cnt_8_s0
11.130
=====
SETUP
3.253
11.071
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n174_s3
9.860
10.231
uart_tx_inst/n173_s4
10.700
11.071
uart_tx_inst/cycle_cnt_2_s0
11.071
=====
SETUP
3.264
11.060
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n174_s3
9.860
10.231
uart_tx_inst/n172_s2
10.689
11.060
uart_tx_inst/cycle_cnt_3_s0
11.060
=====
SETUP
3.355
10.969
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n174_s3
9.860
10.231
uart_tx_inst/n174_s2
10.507
10.969
uart_tx_inst/cycle_cnt_1_s0
10.969
=====
SETUP
3.355
10.969
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n174_s3
9.860
10.231
uart_tx_inst/n171_s2
10.507
10.969
uart_tx_inst/cycle_cnt_4_s0
10.969
=====
SETUP
3.355
10.969
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n174_s3
9.860
10.231
uart_tx_inst/n162_s2
10.507
10.969
uart_tx_inst/cycle_cnt_13_s0
10.969
=====
SETUP
3.356
10.968
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n174_s3
9.860
10.231
uart_tx_inst/n166_s2
10.419
10.968
uart_tx_inst/cycle_cnt_9_s0
10.968
=====
SETUP
3.507
10.817
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n174_s3
9.860
10.231
uart_tx_inst/n168_s2
10.446
10.817
uart_tx_inst/cycle_cnt_7_s0
10.817
=====
SETUP
3.507
10.817
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n174_s3
9.860
10.231
uart_tx_inst/n164_s2
10.446
10.817
uart_tx_inst/cycle_cnt_11_s0
10.817
=====
SETUP
3.609
10.715
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n174_s3
9.860
10.231
uart_tx_inst/n165_s2
10.253
10.715
uart_tx_inst/cycle_cnt_10_s0
10.715
=====
SETUP
3.894
10.430
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n163_s4
9.860
10.430
uart_tx_inst/cycle_cnt_12_s0
10.430
=====
SETUP
3.927
10.397
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n160_s2
9.827
10.397
uart_tx_inst/cycle_cnt_15_s0
10.397
=====
SETUP
4.203
10.121
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.093
uart_tx_inst/n138_s0
8.239
8.788
uart_tx_inst/n139_s0
8.788
8.823
uart_tx_inst/n140_s0
8.823
8.858
uart_tx_inst/n175_s3
9.750
10.121
uart_tx_inst/cycle_cnt_0_s0
10.121
=====
SETUP
5.561
8.763
14.324
clk_ibuf
0.000
2.088
counter_7_s0
4.359
4.591
n163_s8
5.501
6.050
n163_s2
6.052
6.607
n163_s9
7.024
7.541
n206_s2
8.193
8.763
counter_12_s0
8.763
=====
SETUP
5.611
8.713
14.324
clk_ibuf
0.000
2.088
counter_7_s0
4.359
4.591
n163_s8
5.501
6.050
n163_s2
6.052
6.607
n163_s9
7.024
7.541
n208_s2
8.251
8.713
counter_10_s0
8.713
=====
SETUP
5.627
8.697
14.324
clk_ibuf
0.000
2.088
counter_7_s0
4.359
4.591
n163_s8
5.501
6.050
n163_s2
6.052
6.607
n163_s9
7.024
7.541
n195_s2
8.148
8.697
counter_23_s0
8.697
=====
SETUP
5.639
8.685
14.324
clk_ibuf
0.000
2.088
counter_7_s0
4.359
4.591
n163_s8
5.501
6.050
n163_s2
6.052
6.607
n163_s9
7.024
7.541
n198_s2
8.223
8.685
counter_20_s0
8.685
=====
SETUP
5.684
8.641
14.324
clk_ibuf
0.000
2.088
counter_7_s0
4.359
4.591
n163_s8
5.501
6.050
n163_s2
6.052
6.607
n163_s9
7.024
7.541
n207_s2
8.270
8.641
counter_11_s0
8.641
=====
SETUP
5.685
8.639
14.324
clk_ibuf
0.000
2.088
counter_7_s0
4.359
4.591
n163_s8
5.501
6.050
n163_s2
6.052
6.607
n163_s9
7.024
7.541
n201_s2
8.090
8.639
counter_17_s0
8.639
=====
SETUP
5.692
8.632
14.324
clk_ibuf
0.000
2.088
counter_7_s0
4.359
4.591
n210_s4
5.507
6.024
n205_s3
6.280
6.733
n202_s4
7.192
7.645
n202_s2
8.062
8.632
counter_16_s0
8.632
=====
SETUP
5.733
8.591
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_14_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.010
5.527
uart_tx_inst/tx_data_ready_s4
5.774
6.329
uart_tx_inst/next_state_1_s6
6.994
7.543
uart_tx_inst/next_state_0_s8
7.544
8.061
uart_tx_inst/state_0_s0
8.591
=====
SETUP
5.772
8.552
14.324
clk_ibuf
0.000
2.088
counter_7_s0
4.359
4.591
n163_s8
5.501
6.050
n163_s2
6.052
6.607
n163_s9
7.024
7.541
n204_s2
8.090
8.552
counter_14_s0
8.552
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
counter_7_s0
2.903
3.105
n211_s2
3.108
3.340
counter_7_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
counter_21_s0
2.903
3.105
n197_s2
3.108
3.340
counter_21_s0
3.340
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/bit_cnt_2_s1
2.903
3.105
uart_tx_inst/n116_s1
3.109
3.341
uart_tx_inst/bit_cnt_2_s1
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_4_s0
2.903
3.105
uart_tx_inst/n171_s2
3.109
3.341
uart_tx_inst/cycle_cnt_4_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_5_s0
2.903
3.105
uart_tx_inst/n170_s2
3.109
3.341
uart_tx_inst/cycle_cnt_5_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_6_s0
2.903
3.105
uart_tx_inst/n169_s2
3.109
3.341
uart_tx_inst/cycle_cnt_6_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_13_s0
2.903
3.105
uart_tx_inst/n162_s2
3.109
3.341
uart_tx_inst/cycle_cnt_13_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_14_s0
2.903
3.105
uart_tx_inst/n161_s2
3.109
3.341
uart_tx_inst/cycle_cnt_14_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
letter_7_s0
2.903
3.105
n282_s2
3.109
3.341
letter_7_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
counter_15_s0
2.903
3.105
n203_s2
3.109
3.341
counter_15_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
counter_26_s0
2.903
3.105
n192_s2
3.109
3.341
counter_26_s0
3.341
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
counter_0_s0
2.903
3.105
n218_s4
3.110
3.342
counter_0_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
counter_10_s0
2.903
3.105
n208_s2
3.110
3.342
counter_10_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
counter_12_s0
2.903
3.105
n206_s2
3.110
3.342
counter_12_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
counter_14_s0
2.903
3.105
n204_s2
3.110
3.342
counter_14_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
counter_19_s0
2.903
3.105
n199_s2
3.110
3.342
counter_19_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
counter_20_s0
2.903
3.105
n198_s2
3.110
3.342
counter_20_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
counter_22_s0
2.903
3.105
n196_s2
3.110
3.342
counter_22_s0
3.342
=====
HOLD
0.428
3.342
2.914
clk_ibuf
0.000
1.392
counter_24_s0
2.903
3.105
n194_s2
3.110
3.342
counter_24_s0
3.342
=====
HOLD
0.429
3.343
2.914
clk_ibuf
0.000
1.392
counter_8_s0
2.903
3.105
n210_s5
3.111
3.343
counter_8_s0
3.343
=====
HOLD
0.430
3.345
2.914
clk_ibuf
0.000
1.392
letter_0_s1
2.903
3.105
n289_s5
3.113
3.345
letter_0_s1
3.345
=====
HOLD
0.485
3.399
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_0_s0
2.903
3.105
uart_tx_inst/n175_s3
3.109
3.399
uart_tx_inst/cycle_cnt_0_s0
3.399
=====
HOLD
0.485
3.399
2.914
clk_ibuf
0.000
1.392
letter_4_s0
2.903
3.105
n285_s6
3.109
3.399
letter_4_s0
3.399
=====
HOLD
0.486
3.400
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/bit_cnt_1_s1
2.903
3.105
uart_tx_inst/n117_s1
3.110
3.400
uart_tx_inst/bit_cnt_1_s1
3.400
=====
HOLD
0.486
3.400
2.914
clk_ibuf
0.000
1.392
letter_1_s0
2.903
3.105
n288_s2
3.110
3.400
letter_1_s0
3.400
