Timing Analyzer report for Project_VHDL
Tue May 30 17:37:05 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clock_div:clk|clk_out_sig'
 12. Setup: 'reset'
 13. Setup: 'Clock'
 14. Hold: 'reset'
 15. Hold: 'Clock'
 16. Hold: 'clock_div:clk|clk_out_sig'
 17. Setup Transfers
 18. Hold Transfers
 19. Report TCCS
 20. Report RSKM
 21. Unconstrained Paths Summary
 22. Clock Status Summary
 23. Unconstrained Input Ports
 24. Unconstrained Output Ports
 25. Unconstrained Input Ports
 26. Unconstrained Output Ports
 27. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; Project_VHDL                                           ;
; Device Family         ; MAX V                                                  ;
; Device Name           ; 5M570ZM100C4                                           ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Slow Model                                             ;
; Rise/Fall Delays      ; Unavailable                                            ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                               ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+
; Clock Name                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                       ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+
; Clock                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }                     ;
; clock_div:clk|clk_out_sig ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_div:clk|clk_out_sig } ;
; reset                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { reset }                     ;
+---------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------+


+----------------------------------------------------------------+
; Fmax Summary                                                   ;
+-----------+-----------------+---------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                ; Note ;
+-----------+-----------------+---------------------------+------+
; 18.88 MHz ; 18.88 MHz       ; clock_div:clk|clk_out_sig ;      ;
; 29.03 MHz ; 29.03 MHz       ; reset                     ;      ;
; 80.33 MHz ; 80.33 MHz       ; Clock                     ;      ;
+-----------+-----------------+---------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------+
; Setup Summary                                       ;
+---------------------------+---------+---------------+
; Clock                     ; Slack   ; End Point TNS ;
+---------------------------+---------+---------------+
; clock_div:clk|clk_out_sig ; -51.970 ; -1528.197     ;
; reset                     ; -24.997 ; -152.811      ;
; Clock                     ; -11.449 ; -314.598      ;
+---------------------------+---------+---------------+


+-----------------------------------------------------+
; Hold Summary                                        ;
+---------------------------+---------+---------------+
; Clock                     ; Slack   ; End Point TNS ;
+---------------------------+---------+---------------+
; reset                     ; -10.208 ; -45.882       ;
; Clock                     ; -2.022  ; -2.022        ;
; clock_div:clk|clk_out_sig ; 3.075   ; 0.000         ;
+---------------------------+---------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+----------------------------------------------------+
; Minimum Pulse Width Summary                        ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; reset                     ; -8.891 ; -309.707      ;
; Clock                     ; -2.289 ; -2.289        ;
; clock_div:clk|clk_out_sig ; 0.247  ; 0.000         ;
+---------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clock_div:clk|clk_out_sig'                                                                                                                                           ;
+---------+---------------------------------+---------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                         ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+---------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -51.970 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 52.710     ;
; -51.055 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 51.795     ;
; -50.442 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 51.182     ;
; -50.424 ; washing_machine:wsh|counter[23] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 51.164     ;
; -50.056 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 50.796     ;
; -49.573 ; washing_machine:wsh|counter[2]  ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 50.313     ;
; -49.527 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 50.267     ;
; -49.509 ; washing_machine:wsh|counter[23] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 50.249     ;
; -49.355 ; washing_machine:wsh|counter[4]  ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 50.095     ;
; -49.141 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 49.881     ;
; -49.132 ; washing_machine:wsh|counter[1]  ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 49.872     ;
; -48.658 ; washing_machine:wsh|counter[2]  ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 49.398     ;
; -48.440 ; washing_machine:wsh|counter[4]  ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 49.180     ;
; -48.440 ; washing_machine:wsh|counter[6]  ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 49.180     ;
; -48.383 ; washing_machine:wsh|counter[13] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 49.123     ;
; -48.217 ; washing_machine:wsh|counter[1]  ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 48.957     ;
; -48.179 ; washing_machine:wsh|counter[8]  ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 48.919     ;
; -48.125 ; washing_machine:wsh|counter[0]  ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 48.865     ;
; -47.940 ; washing_machine:wsh|counter[28] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 48.680     ;
; -47.868 ; washing_machine:wsh|counter[10] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 48.608     ;
; -47.755 ; washing_machine:wsh|counter[5]  ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 48.495     ;
; -47.700 ; washing_machine:wsh|counter[7]  ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 48.440     ;
; -47.642 ; washing_machine:wsh|counter[27] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 48.382     ;
; -47.525 ; washing_machine:wsh|counter[6]  ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 48.265     ;
; -47.468 ; washing_machine:wsh|counter[13] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 48.208     ;
; -47.336 ; washing_machine:wsh|counter[17] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 48.076     ;
; -47.264 ; washing_machine:wsh|counter[8]  ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 48.004     ;
; -47.210 ; washing_machine:wsh|counter[0]  ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.950     ;
; -47.196 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[26] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.936     ;
; -47.134 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[21] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.874     ;
; -47.032 ; washing_machine:wsh|counter[15] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.772     ;
; -47.025 ; washing_machine:wsh|counter[28] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.765     ;
; -47.015 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[6]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.755     ;
; -46.953 ; washing_machine:wsh|counter[10] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.693     ;
; -46.840 ; washing_machine:wsh|counter[5]  ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.580     ;
; -46.785 ; washing_machine:wsh|counter[7]  ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.525     ;
; -46.727 ; washing_machine:wsh|counter[27] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.467     ;
; -46.666 ; washing_machine:wsh|counter[12] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.406     ;
; -46.643 ; washing_machine:wsh|counter[9]  ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.383     ;
; -46.421 ; washing_machine:wsh|counter[17] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.161     ;
; -46.379 ; washing_machine:wsh|counter[29] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.119     ;
; -46.319 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[18] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.059     ;
; -46.285 ; washing_machine:wsh|counter[18] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.025     ;
; -46.266 ; washing_machine:wsh|counter[11] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.006     ;
; -46.263 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[14] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 47.003     ;
; -46.166 ; reset                           ; washing_machine:wsh|curState[0] ; reset                     ; clock_div:clk|clk_out_sig ; 0.500        ; 5.207      ; 51.613     ;
; -46.117 ; washing_machine:wsh|counter[15] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.857     ;
; -46.102 ; washing_machine:wsh|counter[14] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.842     ;
; -46.075 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[3]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.815     ;
; -45.946 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[11] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.686     ;
; -45.905 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[15] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.645     ;
; -45.891 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[31] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.631     ;
; -45.818 ; washing_machine:wsh|counter[22] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.558     ;
; -45.751 ; washing_machine:wsh|counter[12] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.491     ;
; -45.728 ; washing_machine:wsh|counter[9]  ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.468     ;
; -45.668 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[26] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.408     ;
; -45.666 ; reset                           ; washing_machine:wsh|curState[0] ; reset                     ; clock_div:clk|clk_out_sig ; 1.000        ; 5.207      ; 51.613     ;
; -45.650 ; washing_machine:wsh|counter[23] ; washing_machine:wsh|counter[26] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.390     ;
; -45.613 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[9]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.353     ;
; -45.606 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[21] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.346     ;
; -45.588 ; washing_machine:wsh|counter[23] ; washing_machine:wsh|counter[21] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.328     ;
; -45.533 ; washing_machine:wsh|counter[19] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.273     ;
; -45.525 ; washing_machine:wsh|counter[16] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.265     ;
; -45.487 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[6]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.227     ;
; -45.469 ; washing_machine:wsh|counter[23] ; washing_machine:wsh|counter[6]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.209     ;
; -45.464 ; washing_machine:wsh|counter[29] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.204     ;
; -45.454 ; washing_machine:wsh|counter[3]  ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.194     ;
; -45.398 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[17] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.138     ;
; -45.370 ; washing_machine:wsh|counter[18] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.110     ;
; -45.351 ; washing_machine:wsh|counter[11] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.091     ;
; -45.282 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[26] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 46.022     ;
; -45.251 ; reset                           ; washing_machine:wsh|curState[1] ; reset                     ; clock_div:clk|clk_out_sig ; 0.500        ; 5.207      ; 50.698     ;
; -45.233 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[27] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.973     ;
; -45.220 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[21] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.960     ;
; -45.187 ; washing_machine:wsh|counter[14] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.927     ;
; -45.125 ; washing_machine:wsh|counter[24] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.865     ;
; -45.101 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[6]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.841     ;
; -45.066 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[12] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.806     ;
; -45.063 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[13] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.803     ;
; -45.040 ; washing_machine:wsh|counter[20] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.780     ;
; -44.920 ; washing_machine:wsh|counter[25] ; washing_machine:wsh|curState[0] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.660     ;
; -44.909 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[25] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.649     ;
; -44.903 ; washing_machine:wsh|counter[22] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.643     ;
; -44.846 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[16] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.586     ;
; -44.799 ; washing_machine:wsh|counter[2]  ; washing_machine:wsh|counter[26] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.539     ;
; -44.791 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[18] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.531     ;
; -44.773 ; washing_machine:wsh|counter[23] ; washing_machine:wsh|counter[18] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.513     ;
; -44.768 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[5]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.508     ;
; -44.751 ; reset                           ; washing_machine:wsh|curState[1] ; reset                     ; clock_div:clk|clk_out_sig ; 1.000        ; 5.207      ; 50.698     ;
; -44.737 ; washing_machine:wsh|counter[2]  ; washing_machine:wsh|counter[21] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.477     ;
; -44.735 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[14] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.475     ;
; -44.717 ; washing_machine:wsh|counter[23] ; washing_machine:wsh|counter[14] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.457     ;
; -44.618 ; washing_machine:wsh|counter[19] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.358     ;
; -44.618 ; washing_machine:wsh|counter[2]  ; washing_machine:wsh|counter[6]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.358     ;
; -44.610 ; washing_machine:wsh|counter[16] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.350     ;
; -44.607 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[19] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.347     ;
; -44.589 ; washing_machine:wsh|counter[21] ; washing_machine:wsh|counter[20] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.329     ;
; -44.581 ; washing_machine:wsh|counter[4]  ; washing_machine:wsh|counter[26] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.321     ;
; -44.547 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[3]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.287     ;
; -44.539 ; washing_machine:wsh|counter[3]  ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 1.000        ; 0.000      ; 45.279     ;
+---------+---------------------------------+---------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'reset'                                                                                                                                             ;
+---------+---------------------------------+-----------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                     ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------------+---------------------------+-------------+--------------+------------+------------+
; -24.997 ; washing_machine:wsh|curState[1] ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.858      ; 28.556     ;
; -23.509 ; SevSeg_Driver:driver|COUNTER[0] ; bcd_7seg:bcd7seg|seg_out[6] ; Clock                     ; reset       ; 0.500        ; 6.423      ; 28.633     ;
; -23.483 ; washing_machine:wsh|curState[0] ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.858      ; 27.042     ;
; -22.438 ; washing_machine:wsh|curState[1] ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.857      ; 26.016     ;
; -22.179 ; SevSeg_Driver:driver|COUNTER[0] ; bcd_7seg:bcd7seg|seg_out[4] ; Clock                     ; reset       ; 0.500        ; 6.422      ; 27.322     ;
; -22.050 ; SevSeg_Driver:driver|COUNTER[0] ; bcd_7seg:bcd7seg|seg_out[0] ; Clock                     ; reset       ; 0.500        ; 6.408      ; 27.158     ;
; -21.879 ; washing_machine:wsh|curState[0] ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.859      ; 25.459     ;
; -21.855 ; washing_machine:wsh|curState[1] ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.859      ; 25.435     ;
; -21.846 ; washing_machine:wsh|curState[0] ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.843      ; 25.389     ;
; -21.839 ; washing_machine:wsh|curState[1] ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.843      ; 25.382     ;
; -21.634 ; SevSeg_Driver:driver|COUNTER[0] ; bcd_7seg:bcd7seg|seg_out[2] ; Clock                     ; reset       ; 0.500        ; 6.424      ; 26.779     ;
; -21.490 ; washing_machine:wsh|curState[1] ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.826      ; 24.103     ;
; -21.449 ; washing_machine:wsh|curState[0] ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.857      ; 25.027     ;
; -21.267 ; washing_machine:wsh|curState[1] ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.844      ; 24.096     ;
; -20.537 ; SevSeg_Driver:driver|COUNTER[0] ; bcd_7seg:bcd7seg|seg_out[3] ; Clock                     ; reset       ; 0.500        ; 6.409      ; 24.931     ;
; -20.437 ; SevSeg_Driver:driver|COUNTER[2] ; bcd_7seg:bcd7seg|seg_out[6] ; Clock                     ; reset       ; 0.500        ; 6.423      ; 25.561     ;
; -20.011 ; washing_machine:wsh|curState[0] ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.844      ; 22.840     ;
; -19.976 ; washing_machine:wsh|curState[0] ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.826      ; 22.589     ;
; -19.829 ; SevSeg_Driver:driver|COUNTER[0] ; bcd_7seg:bcd7seg|seg_out[5] ; Clock                     ; reset       ; 0.500        ; 6.391      ; 24.007     ;
; -19.631 ; SevSeg_Driver:driver|COUNTER[1] ; bcd_7seg:bcd7seg|seg_out[6] ; Clock                     ; reset       ; 0.500        ; 6.423      ; 24.755     ;
; -19.107 ; SevSeg_Driver:driver|COUNTER[2] ; bcd_7seg:bcd7seg|seg_out[4] ; Clock                     ; reset       ; 0.500        ; 6.422      ; 24.250     ;
; -18.988 ; washing_machine:wsh|counter[3]  ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.858      ; 22.547     ;
; -18.898 ; washing_machine:wsh|counter[4]  ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.858      ; 22.457     ;
; -18.690 ; washing_machine:wsh|curState[1] ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.811      ; 21.249     ;
; -18.301 ; SevSeg_Driver:driver|COUNTER[1] ; bcd_7seg:bcd7seg|seg_out[4] ; Clock                     ; reset       ; 0.500        ; 6.422      ; 23.444     ;
; -18.015 ; washing_machine:wsh|counter[0]  ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.843      ; 21.558     ;
; -17.880 ; washing_machine:wsh|curState[0] ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.811      ; 20.439     ;
; -17.765 ; SevSeg_Driver:driver|COUNTER[2] ; bcd_7seg:bcd7seg|seg_out[0] ; Clock                     ; reset       ; 0.500        ; 6.408      ; 22.873     ;
; -17.752 ; SevSeg_Driver:driver|COUNTER[0] ; bcd_7seg:bcd7seg|seg_out[1] ; Clock                     ; reset       ; 0.500        ; 6.376      ; 21.876     ;
; -17.687 ; SevSeg_Driver:driver|COUNTER[2] ; bcd_7seg:bcd7seg|seg_out[2] ; Clock                     ; reset       ; 0.500        ; 6.424      ; 22.832     ;
; -17.668 ; SevSeg_Driver:driver|COUNTER[1] ; bcd_7seg:bcd7seg|seg_out[2] ; Clock                     ; reset       ; 0.500        ; 6.424      ; 22.813     ;
; -17.618 ; washing_machine:wsh|counter[0]  ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.857      ; 21.196     ;
; -17.574 ; SevSeg_Driver:driver|COUNTER[1] ; bcd_7seg:bcd7seg|seg_out[0] ; Clock                     ; reset       ; 0.500        ; 6.408      ; 22.682     ;
; -17.568 ; washing_machine:wsh|counter[4]  ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.857      ; 21.146     ;
; -16.898 ; washing_machine:wsh|counter[0]  ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.859      ; 20.478     ;
; -16.723 ; reset                           ; bcd_7seg:bcd7seg|seg_out[6] ; reset                     ; reset       ; 0.500        ; 10.065     ; 25.489     ;
; -16.619 ; washing_machine:wsh|counter[1]  ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.859      ; 20.199     ;
; -16.619 ; washing_machine:wsh|counter[2]  ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.858      ; 20.178     ;
; -16.608 ; washing_machine:wsh|counter[0]  ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.858      ; 20.167     ;
; -16.429 ; washing_machine:wsh|counter[3]  ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.857      ; 20.007     ;
; -16.287 ; washing_machine:wsh|counter[1]  ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.843      ; 19.830     ;
; -16.223 ; reset                           ; bcd_7seg:bcd7seg|seg_out[6] ; reset                     ; reset       ; 1.000        ; 10.065     ; 25.489     ;
; -16.222 ; SevSeg_Driver:driver|COUNTER[2] ; bcd_7seg:bcd7seg|seg_out[3] ; Clock                     ; reset       ; 0.500        ; 6.409      ; 20.616     ;
; -16.180 ; washing_machine:wsh|counter[0]  ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.844      ; 19.009     ;
; -15.830 ; washing_machine:wsh|counter[2]  ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.843      ; 19.373     ;
; -15.760 ; washing_machine:wsh|counter[2]  ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.857      ; 19.338     ;
; -15.739 ; SevSeg_Driver:driver|COUNTER[1] ; bcd_7seg:bcd7seg|seg_out[3] ; Clock                     ; reset       ; 0.500        ; 6.409      ; 20.133     ;
; -15.685 ; SevSeg_Driver:driver|COUNTER[2] ; bcd_7seg:bcd7seg|seg_out[5] ; Clock                     ; reset       ; 0.500        ; 6.391      ; 19.863     ;
; -15.481 ; washing_machine:wsh|counter[3]  ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.826      ; 18.094     ;
; -15.439 ; washing_machine:wsh|counter[0]  ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.826      ; 18.052     ;
; -15.393 ; reset                           ; bcd_7seg:bcd7seg|seg_out[4] ; reset                     ; reset       ; 0.500        ; 10.064     ; 24.178     ;
; -15.280 ; washing_machine:wsh|counter[5]  ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.858      ; 18.839     ;
; -15.259 ; washing_machine:wsh|counter[1]  ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.858      ; 18.818     ;
; -15.258 ; washing_machine:wsh|counter[3]  ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.844      ; 18.087     ;
; -14.998 ; SevSeg_Driver:driver|COUNTER[1] ; bcd_7seg:bcd7seg|seg_out[5] ; Clock                     ; reset       ; 0.500        ; 6.391      ; 19.176     ;
; -14.893 ; reset                           ; bcd_7seg:bcd7seg|seg_out[4] ; reset                     ; reset       ; 1.000        ; 10.064     ; 24.178     ;
; -14.891 ; washing_machine:wsh|counter[3]  ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.843      ; 18.434     ;
; -14.686 ; washing_machine:wsh|counter[2]  ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.859      ; 18.266     ;
; -14.683 ; washing_machine:wsh|counter[4]  ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.844      ; 17.512     ;
; -14.455 ; washing_machine:wsh|counter[4]  ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.843      ; 17.998     ;
; -14.451 ; washing_machine:wsh|counter[1]  ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.844      ; 17.280     ;
; -14.317 ; washing_machine:wsh|counter[2]  ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.844      ; 17.146     ;
; -14.260 ; SevSeg_Driver:driver|COUNTER[2] ; bcd_7seg:bcd7seg|seg_out[1] ; Clock                     ; reset       ; 0.500        ; 6.376      ; 18.384     ;
; -14.146 ; washing_machine:wsh|counter[4]  ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.826      ; 16.759     ;
; -14.136 ; washing_machine:wsh|counter[1]  ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.857      ; 17.714     ;
; -14.051 ; reset                           ; bcd_7seg:bcd7seg|seg_out[0] ; reset                     ; reset       ; 0.500        ; 10.050     ; 22.801     ;
; -14.011 ; washing_machine:wsh|counter[4]  ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.859      ; 17.591     ;
; -13.973 ; reset                           ; bcd_7seg:bcd7seg|seg_out[2] ; reset                     ; reset       ; 0.500        ; 10.066     ; 22.760     ;
; -13.780 ; washing_machine:wsh|counter[5]  ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.857      ; 17.358     ;
; -13.612 ; washing_machine:wsh|counter[3]  ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.859      ; 17.192     ;
; -13.609 ; washing_machine:wsh|counter[2]  ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.826      ; 16.222     ;
; -13.551 ; reset                           ; bcd_7seg:bcd7seg|seg_out[0] ; reset                     ; reset       ; 1.000        ; 10.050     ; 22.801     ;
; -13.473 ; reset                           ; bcd_7seg:bcd7seg|seg_out[2] ; reset                     ; reset       ; 1.000        ; 10.066     ; 22.760     ;
; -13.454 ; SevSeg_Driver:driver|COUNTER[1] ; bcd_7seg:bcd7seg|seg_out[1] ; Clock                     ; reset       ; 0.500        ; 6.376      ; 17.578     ;
; -13.269 ; washing_machine:wsh|counter[5]  ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.826      ; 15.882     ;
; -13.258 ; washing_machine:wsh|counter[0]  ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.811      ; 15.817     ;
; -12.721 ; washing_machine:wsh|counter[4]  ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.811      ; 15.280     ;
; -12.681 ; washing_machine:wsh|counter[3]  ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.811      ; 15.240     ;
; -12.508 ; reset                           ; bcd_7seg:bcd7seg|seg_out[3] ; reset                     ; reset       ; 0.500        ; 10.051     ; 20.544     ;
; -12.309 ; washing_machine:wsh|counter[5]  ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.859      ; 15.889     ;
; -12.128 ; washing_machine:wsh|counter[5]  ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.843      ; 15.671     ;
; -12.077 ; washing_machine:wsh|counter[5]  ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.811      ; 14.636     ;
; -12.008 ; reset                           ; bcd_7seg:bcd7seg|seg_out[3] ; reset                     ; reset       ; 1.000        ; 10.051     ; 20.544     ;
; -11.971 ; reset                           ; bcd_7seg:bcd7seg|seg_out[5] ; reset                     ; reset       ; 0.500        ; 10.033     ; 19.791     ;
; -11.824 ; washing_machine:wsh|counter[1]  ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.811      ; 14.383     ;
; -11.471 ; reset                           ; bcd_7seg:bcd7seg|seg_out[5] ; reset                     ; reset       ; 1.000        ; 10.033     ; 19.791     ;
; -11.428 ; washing_machine:wsh|counter[2]  ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.811      ; 13.987     ;
; -11.108 ; washing_machine:wsh|counter[5]  ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.844      ; 13.937     ;
; -10.546 ; reset                           ; bcd_7seg:bcd7seg|seg_out[1] ; reset                     ; reset       ; 0.500        ; 10.018     ; 18.312     ;
; -10.046 ; reset                           ; bcd_7seg:bcd7seg|seg_out[1] ; reset                     ; reset       ; 1.000        ; 10.018     ; 18.312     ;
; -8.486  ; washing_machine:wsh|counter[1]  ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; 0.500        ; 4.826      ; 11.099     ;
+---------+---------------------------------+-----------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'Clock'                                                                                                                        ;
+---------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -11.449 ; clock_div:clk|counter[18] ; clock_div:clk|counter[24] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 12.189     ;
; -11.294 ; clock_div:clk|counter[18] ; clock_div:clk|counter[25] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 12.034     ;
; -11.024 ; clock_div:clk|counter[18] ; clock_div:clk|counter[29] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 11.764     ;
; -10.859 ; clock_div:clk|counter[18] ; clock_div:clk|counter[20] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 11.599     ;
; -10.838 ; clock_div:clk|counter[18] ; clock_div:clk|counter[28] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 11.578     ;
; -10.799 ; clock_div:clk|counter[18] ; clock_div:clk|counter[21] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 11.539     ;
; -10.524 ; clock_div:clk|counter[18] ; clock_div:clk|counter[23] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 11.264     ;
; -10.493 ; clock_div:clk|counter[18] ; clock_div:clk|counter[22] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 11.233     ;
; -9.929  ; clock_div:clk|counter[18] ; clock_div:clk|counter[27] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.669     ;
; -9.883  ; clock_div:clk|counter[18] ; clock_div:clk|counter[19] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.623     ;
; -9.856  ; clock_div:clk|counter[11] ; clock_div:clk|counter[6]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.596     ;
; -9.855  ; clock_div:clk|counter[11] ; clock_div:clk|counter[1]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.595     ;
; -9.854  ; clock_div:clk|counter[11] ; clock_div:clk|counter[7]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.594     ;
; -9.723  ; clock_div:clk|counter[18] ; clock_div:clk|counter[31] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.463     ;
; -9.676  ; clock_div:clk|counter[18] ; clock_div:clk|counter[30] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.416     ;
; -9.674  ; clock_div:clk|counter[11] ; clock_div:clk|counter[3]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.414     ;
; -9.673  ; clock_div:clk|counter[11] ; clock_div:clk|clk_out_sig ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.413     ;
; -9.673  ; clock_div:clk|counter[11] ; clock_div:clk|counter[0]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.413     ;
; -9.672  ; clock_div:clk|counter[11] ; clock_div:clk|counter[5]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.412     ;
; -9.668  ; clock_div:clk|counter[11] ; clock_div:clk|counter[4]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.408     ;
; -9.668  ; clock_div:clk|counter[18] ; clock_div:clk|counter[26] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.408     ;
; -9.646  ; clock_div:clk|counter[10] ; clock_div:clk|counter[6]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.386     ;
; -9.645  ; clock_div:clk|counter[10] ; clock_div:clk|counter[1]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.385     ;
; -9.644  ; clock_div:clk|counter[10] ; clock_div:clk|counter[7]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.384     ;
; -9.464  ; clock_div:clk|counter[10] ; clock_div:clk|counter[3]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.204     ;
; -9.463  ; clock_div:clk|counter[10] ; clock_div:clk|clk_out_sig ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.203     ;
; -9.463  ; clock_div:clk|counter[10] ; clock_div:clk|counter[0]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.203     ;
; -9.462  ; clock_div:clk|counter[13] ; clock_div:clk|counter[6]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.202     ;
; -9.462  ; clock_div:clk|counter[10] ; clock_div:clk|counter[5]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.202     ;
; -9.461  ; clock_div:clk|counter[13] ; clock_div:clk|counter[1]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.201     ;
; -9.460  ; clock_div:clk|counter[13] ; clock_div:clk|counter[7]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.200     ;
; -9.458  ; clock_div:clk|counter[10] ; clock_div:clk|counter[4]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.198     ;
; -9.374  ; clock_div:clk|counter[27] ; clock_div:clk|counter[6]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.114     ;
; -9.373  ; clock_div:clk|counter[27] ; clock_div:clk|counter[1]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.113     ;
; -9.372  ; clock_div:clk|counter[27] ; clock_div:clk|counter[7]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.112     ;
; -9.284  ; clock_div:clk|counter[15] ; clock_div:clk|counter[6]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.024     ;
; -9.283  ; clock_div:clk|counter[15] ; clock_div:clk|counter[1]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.023     ;
; -9.282  ; clock_div:clk|counter[15] ; clock_div:clk|counter[7]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.022     ;
; -9.280  ; clock_div:clk|counter[13] ; clock_div:clk|counter[3]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.020     ;
; -9.279  ; clock_div:clk|counter[13] ; clock_div:clk|clk_out_sig ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.019     ;
; -9.279  ; clock_div:clk|counter[13] ; clock_div:clk|counter[0]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.019     ;
; -9.278  ; clock_div:clk|counter[13] ; clock_div:clk|counter[5]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.018     ;
; -9.274  ; clock_div:clk|counter[13] ; clock_div:clk|counter[4]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.014     ;
; -9.267  ; clock_div:clk|counter[21] ; clock_div:clk|counter[6]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.007     ;
; -9.266  ; clock_div:clk|counter[21] ; clock_div:clk|counter[1]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.006     ;
; -9.265  ; clock_div:clk|counter[21] ; clock_div:clk|counter[7]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 10.005     ;
; -9.258  ; clock_div:clk|counter[30] ; clock_div:clk|counter[6]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.998      ;
; -9.257  ; clock_div:clk|counter[30] ; clock_div:clk|counter[1]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.997      ;
; -9.256  ; clock_div:clk|counter[30] ; clock_div:clk|counter[7]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.996      ;
; -9.192  ; clock_div:clk|counter[27] ; clock_div:clk|counter[3]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.932      ;
; -9.191  ; clock_div:clk|counter[27] ; clock_div:clk|clk_out_sig ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.931      ;
; -9.191  ; clock_div:clk|counter[27] ; clock_div:clk|counter[0]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.931      ;
; -9.190  ; clock_div:clk|counter[27] ; clock_div:clk|counter[5]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.930      ;
; -9.186  ; clock_div:clk|counter[27] ; clock_div:clk|counter[4]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.926      ;
; -9.135  ; clock_div:clk|counter[31] ; clock_div:clk|counter[6]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.875      ;
; -9.134  ; clock_div:clk|counter[31] ; clock_div:clk|counter[1]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.874      ;
; -9.133  ; clock_div:clk|counter[31] ; clock_div:clk|counter[7]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.873      ;
; -9.102  ; clock_div:clk|counter[15] ; clock_div:clk|counter[3]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.842      ;
; -9.101  ; clock_div:clk|counter[15] ; clock_div:clk|clk_out_sig ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.841      ;
; -9.101  ; clock_div:clk|counter[15] ; clock_div:clk|counter[0]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.841      ;
; -9.100  ; clock_div:clk|counter[15] ; clock_div:clk|counter[5]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.840      ;
; -9.096  ; clock_div:clk|counter[15] ; clock_div:clk|counter[4]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.836      ;
; -9.085  ; clock_div:clk|counter[21] ; clock_div:clk|counter[3]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.825      ;
; -9.084  ; clock_div:clk|counter[21] ; clock_div:clk|clk_out_sig ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.824      ;
; -9.084  ; clock_div:clk|counter[21] ; clock_div:clk|counter[0]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.824      ;
; -9.083  ; clock_div:clk|counter[21] ; clock_div:clk|counter[5]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.823      ;
; -9.079  ; clock_div:clk|counter[21] ; clock_div:clk|counter[4]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.819      ;
; -9.076  ; clock_div:clk|counter[30] ; clock_div:clk|counter[3]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.816      ;
; -9.075  ; clock_div:clk|counter[30] ; clock_div:clk|clk_out_sig ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.815      ;
; -9.075  ; clock_div:clk|counter[30] ; clock_div:clk|counter[0]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.815      ;
; -9.074  ; clock_div:clk|counter[30] ; clock_div:clk|counter[5]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.814      ;
; -9.074  ; clock_div:clk|counter[22] ; clock_div:clk|counter[6]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.814      ;
; -9.073  ; clock_div:clk|counter[22] ; clock_div:clk|counter[1]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.813      ;
; -9.072  ; clock_div:clk|counter[22] ; clock_div:clk|counter[7]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.812      ;
; -9.070  ; clock_div:clk|counter[30] ; clock_div:clk|counter[4]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.810      ;
; -8.953  ; clock_div:clk|counter[31] ; clock_div:clk|counter[3]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.693      ;
; -8.952  ; clock_div:clk|counter[31] ; clock_div:clk|clk_out_sig ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.692      ;
; -8.952  ; clock_div:clk|counter[31] ; clock_div:clk|counter[0]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.692      ;
; -8.951  ; clock_div:clk|counter[31] ; clock_div:clk|counter[5]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.691      ;
; -8.947  ; clock_div:clk|counter[31] ; clock_div:clk|counter[4]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.687      ;
; -8.892  ; clock_div:clk|counter[22] ; clock_div:clk|counter[3]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.632      ;
; -8.891  ; clock_div:clk|counter[22] ; clock_div:clk|clk_out_sig ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.631      ;
; -8.891  ; clock_div:clk|counter[22] ; clock_div:clk|counter[0]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.631      ;
; -8.890  ; clock_div:clk|counter[22] ; clock_div:clk|counter[5]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.630      ;
; -8.886  ; clock_div:clk|counter[22] ; clock_div:clk|counter[4]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.626      ;
; -8.841  ; clock_div:clk|counter[24] ; clock_div:clk|counter[25] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.581      ;
; -8.809  ; clock_div:clk|counter[18] ; clock_div:clk|counter[18] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.549      ;
; -8.794  ; clock_div:clk|counter[24] ; clock_div:clk|counter[29] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.534      ;
; -8.761  ; clock_div:clk|counter[10] ; clock_div:clk|counter[24] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.501      ;
; -8.740  ; clock_div:clk|counter[9]  ; clock_div:clk|counter[24] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.480      ;
; -8.722  ; clock_div:clk|counter[9]  ; clock_div:clk|counter[6]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.462      ;
; -8.721  ; clock_div:clk|counter[9]  ; clock_div:clk|counter[1]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.461      ;
; -8.720  ; clock_div:clk|counter[9]  ; clock_div:clk|counter[7]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.460      ;
; -8.693  ; clock_div:clk|counter[3]  ; clock_div:clk|counter[6]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.433      ;
; -8.692  ; clock_div:clk|counter[3]  ; clock_div:clk|counter[1]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.432      ;
; -8.692  ; clock_div:clk|counter[13] ; clock_div:clk|counter[24] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.432      ;
; -8.691  ; clock_div:clk|counter[3]  ; clock_div:clk|counter[7]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.431      ;
; -8.684  ; clock_div:clk|counter[12] ; clock_div:clk|counter[24] ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.424      ;
; -8.678  ; clock_div:clk|counter[0]  ; clock_div:clk|counter[6]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.418      ;
; -8.677  ; clock_div:clk|counter[0]  ; clock_div:clk|counter[1]  ; Clock        ; Clock       ; 1.000        ; 0.000      ; 9.417      ;
+---------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'reset'                                                                                                                                              ;
+---------+---------------------------------+-----------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                       ; To Node                     ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------+-----------------------------+---------------------------+-------------+--------------+------------+------------+
; -10.208 ; reset                           ; bcd_7seg:bcd7seg|seg_out[1] ; reset                     ; reset       ; 0.000        ; 19.409     ; 9.201      ;
; -10.002 ; reset                           ; bcd_7seg:bcd7seg|seg_out[5] ; reset                     ; reset       ; 0.000        ; 19.424     ; 9.422      ;
; -9.708  ; reset                           ; bcd_7seg:bcd7seg|seg_out[1] ; reset                     ; reset       ; -0.500       ; 19.409     ; 9.201      ;
; -9.502  ; reset                           ; bcd_7seg:bcd7seg|seg_out[5] ; reset                     ; reset       ; -0.500       ; 19.424     ; 9.422      ;
; -8.951  ; reset                           ; bcd_7seg:bcd7seg|seg_out[3] ; reset                     ; reset       ; 0.000        ; 19.442     ; 10.491     ;
; -8.451  ; reset                           ; bcd_7seg:bcd7seg|seg_out[3] ; reset                     ; reset       ; -0.500       ; 19.442     ; 10.491     ;
; -7.320  ; SevSeg_Driver:driver|COUNTER[2] ; bcd_7seg:bcd7seg|seg_out[1] ; Clock                     ; reset       ; -0.500       ; 15.767     ; 7.947      ;
; -6.803  ; SevSeg_Driver:driver|COUNTER[2] ; bcd_7seg:bcd7seg|seg_out[3] ; Clock                     ; reset       ; -0.500       ; 15.800     ; 8.497      ;
; -6.690  ; SevSeg_Driver:driver|COUNTER[2] ; bcd_7seg:bcd7seg|seg_out[5] ; Clock                     ; reset       ; -0.500       ; 15.782     ; 8.592      ;
; -6.116  ; reset                           ; bcd_7seg:bcd7seg|seg_out[4] ; reset                     ; reset       ; 0.000        ; 19.455     ; 13.339     ;
; -6.015  ; SevSeg_Driver:driver|COUNTER[1] ; bcd_7seg:bcd7seg|seg_out[5] ; Clock                     ; reset       ; -0.500       ; 15.782     ; 9.267      ;
; -5.616  ; reset                           ; bcd_7seg:bcd7seg|seg_out[4] ; reset                     ; reset       ; -0.500       ; 19.455     ; 13.339     ;
; -5.459  ; washing_machine:wsh|counter[1]  ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.217     ; 8.258      ;
; -5.309  ; SevSeg_Driver:driver|COUNTER[1] ; bcd_7seg:bcd7seg|seg_out[1] ; Clock                     ; reset       ; -0.500       ; 15.767     ; 9.958      ;
; -4.398  ; SevSeg_Driver:driver|COUNTER[0] ; bcd_7seg:bcd7seg|seg_out[5] ; Clock                     ; reset       ; -0.500       ; 15.782     ; 10.884     ;
; -4.187  ; washing_machine:wsh|counter[2]  ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.235     ; 9.548      ;
; -4.146  ; SevSeg_Driver:driver|COUNTER[0] ; bcd_7seg:bcd7seg|seg_out[1] ; Clock                     ; reset       ; -0.500       ; 15.767     ; 11.121     ;
; -4.074  ; washing_machine:wsh|counter[2]  ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.217     ; 9.643      ;
; -3.873  ; SevSeg_Driver:driver|COUNTER[1] ; bcd_7seg:bcd7seg|seg_out[4] ; Clock                     ; reset       ; -0.500       ; 15.813     ; 11.440     ;
; -3.866  ; washing_machine:wsh|counter[4]  ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.202     ; 9.836      ;
; -3.784  ; washing_machine:wsh|counter[0]  ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.202     ; 9.918      ;
; -3.736  ; SevSeg_Driver:driver|COUNTER[1] ; bcd_7seg:bcd7seg|seg_out[3] ; Clock                     ; reset       ; -0.500       ; 15.800     ; 11.564     ;
; -3.638  ; reset                           ; bcd_7seg:bcd7seg|seg_out[0] ; reset                     ; reset       ; 0.000        ; 19.441     ; 15.803     ;
; -3.583  ; washing_machine:wsh|counter[5]  ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.248     ; 10.165     ;
; -3.569  ; reset                           ; bcd_7seg:bcd7seg|seg_out[2] ; reset                     ; reset       ; 0.000        ; 19.457     ; 15.888     ;
; -3.398  ; reset                           ; bcd_7seg:bcd7seg|seg_out[6] ; reset                     ; reset       ; 0.000        ; 19.456     ; 16.058     ;
; -3.270  ; washing_machine:wsh|curState[0] ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.217     ; 10.447     ;
; -3.170  ; washing_machine:wsh|curState[1] ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.217     ; 10.547     ;
; -3.138  ; reset                           ; bcd_7seg:bcd7seg|seg_out[0] ; reset                     ; reset       ; -0.500       ; 19.441     ; 15.803     ;
; -3.069  ; reset                           ; bcd_7seg:bcd7seg|seg_out[2] ; reset                     ; reset       ; -0.500       ; 19.457     ; 15.888     ;
; -2.945  ; washing_machine:wsh|counter[1]  ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.202     ; 10.757     ;
; -2.913  ; washing_machine:wsh|curState[0] ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.202     ; 10.789     ;
; -2.898  ; reset                           ; bcd_7seg:bcd7seg|seg_out[6] ; reset                     ; reset       ; -0.500       ; 19.456     ; 16.058     ;
; -2.813  ; washing_machine:wsh|curState[1] ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.202     ; 10.889     ;
; -2.788  ; SevSeg_Driver:driver|COUNTER[0] ; bcd_7seg:bcd7seg|seg_out[3] ; Clock                     ; reset       ; -0.500       ; 15.800     ; 12.512     ;
; -2.688  ; SevSeg_Driver:driver|COUNTER[2] ; bcd_7seg:bcd7seg|seg_out[4] ; Clock                     ; reset       ; -0.500       ; 15.813     ; 12.625     ;
; -1.909  ; SevSeg_Driver:driver|COUNTER[0] ; bcd_7seg:bcd7seg|seg_out[4] ; Clock                     ; reset       ; -0.500       ; 15.813     ; 13.404     ;
; -1.885  ; washing_machine:wsh|counter[0]  ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.217     ; 11.832     ;
; -1.674  ; washing_machine:wsh|curState[0] ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.235     ; 12.061     ;
; -1.560  ; washing_machine:wsh|curState[1] ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.235     ; 12.175     ;
; -1.223  ; washing_machine:wsh|counter[3]  ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.217     ; 12.494     ;
; -1.212  ; washing_machine:wsh|counter[5]  ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.235     ; 12.523     ;
; -1.004  ; washing_machine:wsh|counter[5]  ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.217     ; 12.713     ;
; -0.987  ; SevSeg_Driver:driver|COUNTER[2] ; bcd_7seg:bcd7seg|seg_out[6] ; Clock                     ; reset       ; -0.500       ; 15.814     ; 14.327     ;
; -0.781  ; washing_machine:wsh|curState[0] ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.248     ; 12.967     ;
; -0.723  ; washing_machine:wsh|counter[5]  ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.202     ; 12.979     ;
; -0.681  ; washing_machine:wsh|curState[1] ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.248     ; 13.067     ;
; -0.681  ; SevSeg_Driver:driver|COUNTER[2] ; bcd_7seg:bcd7seg|seg_out[2] ; Clock                     ; reset       ; -0.500       ; 15.815     ; 14.634     ;
; -0.434  ; washing_machine:wsh|counter[2]  ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.202     ; 13.268     ;
; -0.398  ; SevSeg_Driver:driver|COUNTER[2] ; bcd_7seg:bcd7seg|seg_out[0] ; Clock                     ; reset       ; -0.500       ; 15.799     ; 14.901     ;
; -0.253  ; washing_machine:wsh|counter[1]  ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.235     ; 13.482     ;
; 0.090   ; washing_machine:wsh|counter[3]  ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.235     ; 13.825     ;
; 0.238   ; washing_machine:wsh|counter[0]  ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.235     ; 13.973     ;
; 0.633   ; SevSeg_Driver:driver|COUNTER[1] ; bcd_7seg:bcd7seg|seg_out[2] ; Clock                     ; reset       ; -0.500       ; 15.815     ; 15.948     ;
; 0.884   ; SevSeg_Driver:driver|COUNTER[1] ; bcd_7seg:bcd7seg|seg_out[0] ; Clock                     ; reset       ; -0.500       ; 15.799     ; 16.183     ;
; 1.067   ; washing_machine:wsh|counter[4]  ; bcd_7seg:bcd7seg|seg_out[5] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.217     ; 14.784     ;
; 1.124   ; SevSeg_Driver:driver|COUNTER[1] ; bcd_7seg:bcd7seg|seg_out[6] ; Clock                     ; reset       ; -0.500       ; 15.814     ; 16.438     ;
; 1.189   ; washing_machine:wsh|counter[1]  ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.250     ; 14.939     ;
; 1.220   ; washing_machine:wsh|counter[3]  ; bcd_7seg:bcd7seg|seg_out[1] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.202     ; 14.922     ;
; 1.340   ; washing_machine:wsh|counter[2]  ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.248     ; 15.088     ;
; 1.364   ; washing_machine:wsh|counter[4]  ; bcd_7seg:bcd7seg|seg_out[3] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.235     ; 15.099     ;
; 1.607   ; washing_machine:wsh|counter[4]  ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.248     ; 15.355     ;
; 1.629   ; washing_machine:wsh|counter[2]  ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.249     ; 15.378     ;
; 1.688   ; washing_machine:wsh|counter[5]  ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.234     ; 15.422     ;
; 1.763   ; washing_machine:wsh|counter[5]  ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.250     ; 15.513     ;
; 2.009   ; washing_machine:wsh|counter[3]  ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.248     ; 15.757     ;
; 2.018   ; SevSeg_Driver:driver|COUNTER[0] ; bcd_7seg:bcd7seg|seg_out[0] ; Clock                     ; reset       ; -0.500       ; 15.799     ; 17.317     ;
; 2.158   ; washing_machine:wsh|counter[1]  ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.248     ; 15.906     ;
; 2.250   ; SevSeg_Driver:driver|COUNTER[0] ; bcd_7seg:bcd7seg|seg_out[2] ; Clock                     ; reset       ; -0.500       ; 15.815     ; 17.565     ;
; 2.258   ; SevSeg_Driver:driver|COUNTER[0] ; bcd_7seg:bcd7seg|seg_out[6] ; Clock                     ; reset       ; -0.500       ; 15.814     ; 17.572     ;
; 2.435   ; washing_machine:wsh|counter[5]  ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.249     ; 16.184     ;
; 2.597   ; washing_machine:wsh|counter[4]  ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.250     ; 16.347     ;
; 2.647   ; washing_machine:wsh|counter[1]  ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.234     ; 16.381     ;
; 2.719   ; washing_machine:wsh|counter[2]  ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.250     ; 16.469     ;
; 2.855   ; washing_machine:wsh|counter[0]  ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.250     ; 16.605     ;
; 2.990   ; washing_machine:wsh|counter[3]  ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.234     ; 16.724     ;
; 3.138   ; washing_machine:wsh|counter[0]  ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.234     ; 16.872     ;
; 3.198   ; washing_machine:wsh|counter[0]  ; bcd_7seg:bcd7seg|seg_out[4] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.248     ; 16.946     ;
; 3.230   ; washing_machine:wsh|counter[3]  ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.249     ; 16.979     ;
; 3.378   ; washing_machine:wsh|curState[0] ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.250     ; 17.128     ;
; 3.388   ; washing_machine:wsh|counter[4]  ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.234     ; 17.122     ;
; 3.422   ; washing_machine:wsh|counter[3]  ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.250     ; 17.172     ;
; 3.478   ; washing_machine:wsh|curState[1] ; bcd_7seg:bcd7seg|seg_out[2] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.250     ; 17.228     ;
; 3.829   ; washing_machine:wsh|counter[0]  ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.249     ; 17.578     ;
; 3.846   ; washing_machine:wsh|curState[0] ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.234     ; 17.580     ;
; 3.946   ; washing_machine:wsh|curState[1] ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.234     ; 17.680     ;
; 4.086   ; washing_machine:wsh|curState[0] ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.249     ; 17.835     ;
; 4.186   ; washing_machine:wsh|curState[1] ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.249     ; 17.935     ;
; 4.343   ; washing_machine:wsh|counter[1]  ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.249     ; 18.092     ;
; 5.135   ; washing_machine:wsh|counter[2]  ; bcd_7seg:bcd7seg|seg_out[0] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.234     ; 18.869     ;
; 8.534   ; washing_machine:wsh|counter[4]  ; bcd_7seg:bcd7seg|seg_out[6] ; clock_div:clk|clk_out_sig ; reset       ; -0.500       ; 14.249     ; 22.283     ;
+---------+---------------------------------+-----------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'Clock'                                                                                                                                                 ;
+--------+---------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+
; -2.022 ; clock_div:clk|clk_out_sig       ; clock_div:clk|clk_out_sig       ; clock_div:clk|clk_out_sig ; Clock       ; 0.000        ; 3.642      ; 2.074      ;
; -1.522 ; clock_div:clk|clk_out_sig       ; clock_div:clk|clk_out_sig       ; clock_div:clk|clk_out_sig ; Clock       ; -0.500       ; 3.642      ; 2.074      ;
; 2.001  ; SevSeg_Driver:driver|COUNTER[1] ; SevSeg_Driver:driver|COUNTER[1] ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 2.075      ;
; 2.127  ; SevSeg_Driver:driver|COUNTER[0] ; SevSeg_Driver:driver|COUNTER[0] ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 2.201      ;
; 2.544  ; reset                           ; clock_div:clk|counter[3]        ; reset                     ; Clock       ; 0.000        ; 3.642      ; 6.260      ;
; 2.546  ; reset                           ; clock_div:clk|counter[0]        ; reset                     ; Clock       ; 0.000        ; 3.642      ; 6.262      ;
; 2.549  ; reset                           ; clock_div:clk|counter[5]        ; reset                     ; Clock       ; 0.000        ; 3.642      ; 6.265      ;
; 2.551  ; reset                           ; clock_div:clk|counter[4]        ; reset                     ; Clock       ; 0.000        ; 3.642      ; 6.267      ;
; 2.691  ; reset                           ; clock_div:clk|counter[6]        ; reset                     ; Clock       ; 0.000        ; 3.642      ; 6.407      ;
; 2.692  ; reset                           ; clock_div:clk|counter[1]        ; reset                     ; Clock       ; 0.000        ; 3.642      ; 6.408      ;
; 2.692  ; reset                           ; clock_div:clk|counter[7]        ; reset                     ; Clock       ; 0.000        ; 3.642      ; 6.408      ;
; 3.044  ; reset                           ; clock_div:clk|counter[3]        ; reset                     ; Clock       ; -0.500       ; 3.642      ; 6.260      ;
; 3.046  ; reset                           ; clock_div:clk|counter[0]        ; reset                     ; Clock       ; -0.500       ; 3.642      ; 6.262      ;
; 3.049  ; reset                           ; clock_div:clk|counter[5]        ; reset                     ; Clock       ; -0.500       ; 3.642      ; 6.265      ;
; 3.051  ; reset                           ; clock_div:clk|counter[4]        ; reset                     ; Clock       ; -0.500       ; 3.642      ; 6.267      ;
; 3.069  ; SevSeg_Driver:driver|COUNTER[0] ; SevSeg_Driver:driver|COUNTER[2] ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 3.143      ;
; 3.191  ; reset                           ; clock_div:clk|counter[6]        ; reset                     ; Clock       ; -0.500       ; 3.642      ; 6.407      ;
; 3.192  ; reset                           ; clock_div:clk|counter[1]        ; reset                     ; Clock       ; -0.500       ; 3.642      ; 6.408      ;
; 3.192  ; reset                           ; clock_div:clk|counter[7]        ; reset                     ; Clock       ; -0.500       ; 3.642      ; 6.408      ;
; 3.229  ; SevSeg_Driver:driver|COUNTER[2] ; SevSeg_Driver:driver|COUNTER[2] ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 3.303      ;
; 3.625  ; reset                           ; clock_div:clk|clk_out_sig       ; reset                     ; Clock       ; 0.000        ; 3.642      ; 7.341      ;
; 3.663  ; clock_div:clk|counter[31]       ; clock_div:clk|counter[31]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 3.737      ;
; 3.670  ; clock_div:clk|counter[2]        ; clock_div:clk|counter[2]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 3.744      ;
; 3.837  ; clock_div:clk|counter[26]       ; clock_div:clk|counter[26]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 3.911      ;
; 4.120  ; clock_div:clk|counter[27]       ; clock_div:clk|counter[27]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 4.194      ;
; 4.125  ; reset                           ; clock_div:clk|clk_out_sig       ; reset                     ; Clock       ; -0.500       ; 3.642      ; 7.341      ;
; 4.472  ; clock_div:clk|counter[1]        ; clock_div:clk|counter[2]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 4.546      ;
; 4.697  ; SevSeg_Driver:driver|COUNTER[0] ; SevSeg_Driver:driver|COUNTER[1] ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 4.771      ;
; 4.892  ; clock_div:clk|counter[1]        ; clock_div:clk|counter[1]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 4.966      ;
; 4.933  ; SevSeg_Driver:driver|COUNTER[1] ; SevSeg_Driver:driver|COUNTER[2] ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 5.007      ;
; 4.935  ; clock_div:clk|counter[30]       ; clock_div:clk|counter[30]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 5.009      ;
; 4.965  ; clock_div:clk|counter[27]       ; clock_div:clk|counter[30]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 5.039      ;
; 4.970  ; clock_div:clk|counter[26]       ; clock_div:clk|counter[27]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 5.044      ;
; 5.056  ; clock_div:clk|counter[26]       ; clock_div:clk|counter[30]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 5.130      ;
; 5.325  ; clock_div:clk|counter[0]        ; clock_div:clk|counter[2]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 5.399      ;
; 5.413  ; clock_div:clk|counter[27]       ; clock_div:clk|counter[31]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 5.487      ;
; 5.504  ; clock_div:clk|counter[26]       ; clock_div:clk|counter[31]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 5.578      ;
; 5.616  ; clock_div:clk|counter[5]        ; clock_div:clk|counter[5]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 5.690      ;
; 5.785  ; clock_div:clk|counter[7]        ; clock_div:clk|counter[7]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 5.859      ;
; 5.901  ; clock_div:clk|counter[27]       ; clock_div:clk|counter[28]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 5.975      ;
; 5.976  ; clock_div:clk|counter[6]        ; clock_div:clk|counter[6]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.050      ;
; 5.992  ; clock_div:clk|counter[26]       ; clock_div:clk|counter[28]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.066      ;
; 6.039  ; clock_div:clk|counter[3]        ; clock_div:clk|counter[3]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.113      ;
; 6.043  ; clock_div:clk|counter[29]       ; clock_div:clk|counter[30]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.117      ;
; 6.164  ; clock_div:clk|counter[18]       ; clock_div:clk|counter[4]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.238      ;
; 6.168  ; clock_div:clk|counter[18]       ; clock_div:clk|counter[5]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.242      ;
; 6.169  ; clock_div:clk|counter[18]       ; clock_div:clk|clk_out_sig       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.243      ;
; 6.169  ; clock_div:clk|counter[18]       ; clock_div:clk|counter[0]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.243      ;
; 6.170  ; clock_div:clk|counter[18]       ; clock_div:clk|counter[3]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.244      ;
; 6.194  ; clock_div:clk|counter[30]       ; clock_div:clk|counter[31]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.268      ;
; 6.200  ; clock_div:clk|counter[27]       ; clock_div:clk|counter[29]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.274      ;
; 6.214  ; clock_div:clk|counter[2]        ; clock_div:clk|counter[3]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.288      ;
; 6.258  ; clock_div:clk|counter[2]        ; clock_div:clk|counter[5]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.332      ;
; 6.270  ; clock_div:clk|counter[17]       ; clock_div:clk|counter[17]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.344      ;
; 6.280  ; clock_div:clk|counter[16]       ; clock_div:clk|counter[16]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.354      ;
; 6.291  ; clock_div:clk|counter[26]       ; clock_div:clk|counter[29]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.365      ;
; 6.338  ; clock_div:clk|counter[1]        ; clock_div:clk|counter[3]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.412      ;
; 6.350  ; clock_div:clk|counter[18]       ; clock_div:clk|counter[7]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.424      ;
; 6.351  ; clock_div:clk|counter[18]       ; clock_div:clk|counter[1]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.425      ;
; 6.352  ; clock_div:clk|counter[18]       ; clock_div:clk|counter[6]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.426      ;
; 6.382  ; clock_div:clk|counter[1]        ; clock_div:clk|counter[5]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.456      ;
; 6.460  ; clock_div:clk|counter[19]       ; clock_div:clk|counter[19]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.534      ;
; 6.464  ; clock_div:clk|counter[13]       ; clock_div:clk|counter[13]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.538      ;
; 6.484  ; clock_div:clk|counter[11]       ; clock_div:clk|counter[11]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.558      ;
; 6.491  ; clock_div:clk|counter[29]       ; clock_div:clk|counter[31]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.565      ;
; 6.519  ; clock_div:clk|counter[29]       ; clock_div:clk|counter[29]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.593      ;
; 6.529  ; clock_div:clk|counter[23]       ; clock_div:clk|counter[23]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.603      ;
; 6.536  ; clock_div:clk|counter[0]        ; clock_div:clk|counter[1]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.610      ;
; 6.587  ; clock_div:clk|counter[25]       ; clock_div:clk|counter[26]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.661      ;
; 6.595  ; clock_div:clk|counter[25]       ; clock_div:clk|counter[30]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.669      ;
; 6.642  ; clock_div:clk|counter[25]       ; clock_div:clk|counter[31]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.716      ;
; 6.674  ; clock_div:clk|counter[4]        ; clock_div:clk|counter[5]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.748      ;
; 6.695  ; clock_div:clk|counter[2]        ; clock_div:clk|counter[26]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.769      ;
; 6.703  ; clock_div:clk|counter[2]        ; clock_div:clk|counter[30]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.777      ;
; 6.744  ; clock_div:clk|counter[22]       ; clock_div:clk|counter[22]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.818      ;
; 6.747  ; clock_div:clk|counter[2]        ; clock_div:clk|counter[13]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.821      ;
; 6.750  ; clock_div:clk|counter[2]        ; clock_div:clk|counter[31]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.824      ;
; 6.751  ; clock_div:clk|counter[14]       ; clock_div:clk|counter[14]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.825      ;
; 6.757  ; clock_div:clk|counter[4]        ; clock_div:clk|counter[4]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.831      ;
; 6.763  ; clock_div:clk|counter[7]        ; clock_div:clk|counter[26]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.837      ;
; 6.771  ; clock_div:clk|counter[7]        ; clock_div:clk|counter[30]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.845      ;
; 6.806  ; clock_div:clk|counter[23]       ; clock_div:clk|counter[26]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.880      ;
; 6.814  ; clock_div:clk|counter[23]       ; clock_div:clk|counter[30]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.888      ;
; 6.815  ; clock_div:clk|counter[7]        ; clock_div:clk|counter[13]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.889      ;
; 6.817  ; clock_div:clk|counter[6]        ; clock_div:clk|counter[7]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.891      ;
; 6.818  ; clock_div:clk|counter[7]        ; clock_div:clk|counter[31]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.892      ;
; 6.819  ; clock_div:clk|counter[1]        ; clock_div:clk|counter[26]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.893      ;
; 6.827  ; clock_div:clk|counter[1]        ; clock_div:clk|counter[30]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.901      ;
; 6.842  ; clock_div:clk|counter[21]       ; clock_div:clk|counter[21]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.916      ;
; 6.842  ; clock_div:clk|counter[3]        ; clock_div:clk|counter[5]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.916      ;
; 6.848  ; clock_div:clk|counter[25]       ; clock_div:clk|counter[27]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.922      ;
; 6.861  ; clock_div:clk|counter[23]       ; clock_div:clk|counter[31]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.935      ;
; 6.871  ; clock_div:clk|counter[1]        ; clock_div:clk|counter[13]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.945      ;
; 6.874  ; clock_div:clk|counter[1]        ; clock_div:clk|counter[31]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.948      ;
; 6.888  ; clock_div:clk|counter[16]       ; clock_div:clk|counter[17]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.962      ;
; 6.896  ; clock_div:clk|counter[0]        ; clock_div:clk|counter[5]        ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.970      ;
; 6.919  ; clock_div:clk|counter[5]        ; clock_div:clk|counter[26]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 6.993      ;
; 6.927  ; clock_div:clk|counter[5]        ; clock_div:clk|counter[30]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 7.001      ;
; 6.956  ; clock_div:clk|counter[2]        ; clock_div:clk|counter[27]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 7.030      ;
; 6.971  ; clock_div:clk|counter[28]       ; clock_div:clk|counter[30]       ; Clock                     ; Clock       ; 0.000        ; 0.000      ; 7.045      ;
+--------+---------------------------------+---------------------------------+---------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clock_div:clk|clk_out_sig'                                                                                                                                          ;
+-------+---------------------------------+---------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 3.075 ; reset                           ; washing_machine:wsh|counter[5]  ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 8.356      ;
; 3.487 ; washing_machine:wsh|counter[19] ; washing_machine:wsh|counter[19] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 3.561      ;
; 3.575 ; reset                           ; washing_machine:wsh|counter[5]  ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 8.356      ;
; 3.951 ; washing_machine:wsh|counter[6]  ; washing_machine:wsh|counter[6]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 4.025      ;
; 4.008 ; washing_machine:wsh|counter[20] ; washing_machine:wsh|counter[20] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 4.082      ;
; 4.101 ; washing_machine:wsh|counter[14] ; washing_machine:wsh|counter[14] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 4.175      ;
; 4.115 ; washing_machine:wsh|counter[18] ; washing_machine:wsh|counter[18] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 4.189      ;
; 4.496 ; reset                           ; washing_machine:wsh|counter[13] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 9.777      ;
; 4.496 ; reset                           ; washing_machine:wsh|counter[12] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 9.777      ;
; 4.496 ; reset                           ; washing_machine:wsh|counter[11] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 9.777      ;
; 4.496 ; reset                           ; washing_machine:wsh|counter[10] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 9.777      ;
; 4.496 ; reset                           ; washing_machine:wsh|counter[9]  ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 9.777      ;
; 4.500 ; reset                           ; washing_machine:wsh|counter[20] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 9.781      ;
; 4.500 ; reset                           ; washing_machine:wsh|counter[19] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 9.781      ;
; 4.500 ; reset                           ; washing_machine:wsh|counter[18] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 9.781      ;
; 4.500 ; reset                           ; washing_machine:wsh|counter[17] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 9.781      ;
; 4.500 ; reset                           ; washing_machine:wsh|counter[16] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 9.781      ;
; 4.849 ; washing_machine:wsh|counter[12] ; washing_machine:wsh|counter[12] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 4.923      ;
; 4.870 ; washing_machine:wsh|counter[24] ; washing_machine:wsh|counter[24] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 4.944      ;
; 4.911 ; washing_machine:wsh|counter[25] ; washing_machine:wsh|counter[25] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 4.985      ;
; 4.948 ; washing_machine:wsh|counter[16] ; washing_machine:wsh|counter[16] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 5.022      ;
; 4.996 ; reset                           ; washing_machine:wsh|counter[13] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 9.777      ;
; 4.996 ; reset                           ; washing_machine:wsh|counter[12] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 9.777      ;
; 4.996 ; reset                           ; washing_machine:wsh|counter[11] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 9.777      ;
; 4.996 ; reset                           ; washing_machine:wsh|counter[10] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 9.777      ;
; 4.996 ; reset                           ; washing_machine:wsh|counter[9]  ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 9.777      ;
; 5.000 ; reset                           ; washing_machine:wsh|counter[20] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 9.781      ;
; 5.000 ; reset                           ; washing_machine:wsh|counter[19] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 9.781      ;
; 5.000 ; reset                           ; washing_machine:wsh|counter[18] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 9.781      ;
; 5.000 ; reset                           ; washing_machine:wsh|counter[17] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 9.781      ;
; 5.000 ; reset                           ; washing_machine:wsh|counter[16] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 9.781      ;
; 5.480 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[31] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 5.554      ;
; 5.672 ; reset                           ; washing_machine:wsh|counter[14] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 10.953     ;
; 5.741 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[4]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 5.815      ;
; 5.856 ; reset                           ; washing_machine:wsh|counter[1]  ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 11.137     ;
; 5.965 ; washing_machine:wsh|counter[31] ; washing_machine:wsh|counter[31] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 6.039      ;
; 5.997 ; reset                           ; washing_machine:wsh|counter[3]  ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 11.278     ;
; 6.028 ; reset                           ; washing_machine:wsh|counter[26] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 11.309     ;
; 6.038 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 6.112      ;
; 6.074 ; washing_machine:wsh|counter[9]  ; washing_machine:wsh|counter[9]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 6.148      ;
; 6.075 ; reset                           ; washing_machine:wsh|curState[1] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 11.356     ;
; 6.079 ; reset                           ; washing_machine:wsh|curState[0] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 11.360     ;
; 6.172 ; reset                           ; washing_machine:wsh|counter[14] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 10.953     ;
; 6.206 ; washing_machine:wsh|counter[10] ; washing_machine:wsh|counter[10] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 6.280      ;
; 6.254 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[31] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 6.328      ;
; 6.271 ; washing_machine:wsh|counter[17] ; washing_machine:wsh|counter[17] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 6.345      ;
; 6.356 ; reset                           ; washing_machine:wsh|counter[1]  ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 11.137     ;
; 6.491 ; reset                           ; washing_machine:wsh|counter[15] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 11.772     ;
; 6.497 ; reset                           ; washing_machine:wsh|counter[3]  ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 11.278     ;
; 6.528 ; reset                           ; washing_machine:wsh|counter[26] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 11.309     ;
; 6.529 ; washing_machine:wsh|counter[15] ; washing_machine:wsh|counter[15] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 6.603      ;
; 6.566 ; washing_machine:wsh|counter[11] ; washing_machine:wsh|counter[11] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 6.640      ;
; 6.575 ; reset                           ; washing_machine:wsh|curState[1] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 11.356     ;
; 6.579 ; reset                           ; washing_machine:wsh|curState[0] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 11.360     ;
; 6.608 ; reset                           ; washing_machine:wsh|counter[2]  ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 11.889     ;
; 6.643 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[4]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 6.717      ;
; 6.798 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[5]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 6.872      ;
; 6.800 ; washing_machine:wsh|counter[13] ; washing_machine:wsh|counter[13] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 6.874      ;
; 6.812 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|curState[1] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 6.886      ;
; 6.834 ; reset                           ; washing_machine:wsh|counter[31] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 12.115     ;
; 6.841 ; reset                           ; washing_machine:wsh|counter[28] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 12.122     ;
; 6.988 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[17] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.062      ;
; 6.989 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[19] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.063      ;
; 6.990 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[20] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.064      ;
; 6.991 ; reset                           ; washing_machine:wsh|counter[15] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 11.772     ;
; 6.994 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[18] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.068      ;
; 6.994 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[16] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.068      ;
; 7.108 ; reset                           ; washing_machine:wsh|counter[2]  ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 11.889     ;
; 7.146 ; reset                           ; washing_machine:wsh|counter[27] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 12.427     ;
; 7.305 ; reset                           ; washing_machine:wsh|counter[0]  ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 12.586     ;
; 7.334 ; reset                           ; washing_machine:wsh|counter[31] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 12.115     ;
; 7.336 ; reset                           ; washing_machine:wsh|counter[29] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 12.617     ;
; 7.341 ; reset                           ; washing_machine:wsh|counter[28] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 12.122     ;
; 7.378 ; washing_machine:wsh|counter[5]  ; washing_machine:wsh|counter[5]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.452      ;
; 7.453 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[1]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.527      ;
; 7.578 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[2]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.652      ;
; 7.607 ; reset                           ; washing_machine:wsh|counter[30] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 12.888     ;
; 7.646 ; reset                           ; washing_machine:wsh|counter[27] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 12.427     ;
; 7.652 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[3]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.726      ;
; 7.700 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[5]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.774      ;
; 7.793 ; reset                           ; washing_machine:wsh|counter[25] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 13.074     ;
; 7.805 ; reset                           ; washing_machine:wsh|counter[0]  ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 12.586     ;
; 7.836 ; reset                           ; washing_machine:wsh|counter[29] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 12.617     ;
; 7.890 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[17] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.964      ;
; 7.891 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[19] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.965      ;
; 7.892 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[20] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.966      ;
; 7.896 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[18] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.970      ;
; 7.896 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[16] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 7.970      ;
; 7.940 ; reset                           ; washing_machine:wsh|counter[7]  ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 13.221     ;
; 8.009 ; washing_machine:wsh|counter[27] ; washing_machine:wsh|counter[27] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 8.083      ;
; 8.026 ; reset                           ; washing_machine:wsh|counter[4]  ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 13.307     ;
; 8.099 ; reset                           ; washing_machine:wsh|counter[8]  ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 13.380     ;
; 8.107 ; reset                           ; washing_machine:wsh|counter[30] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 12.888     ;
; 8.124 ; washing_machine:wsh|counter[20] ; washing_machine:wsh|counter[27] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 8.198      ;
; 8.219 ; reset                           ; washing_machine:wsh|counter[24] ; reset                     ; clock_div:clk|clk_out_sig ; 0.000        ; 5.207      ; 13.500     ;
; 8.293 ; reset                           ; washing_machine:wsh|counter[25] ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 13.074     ;
; 8.355 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[1]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 8.429      ;
; 8.440 ; reset                           ; washing_machine:wsh|counter[7]  ; reset                     ; clock_div:clk|clk_out_sig ; -0.500       ; 5.207      ; 13.221     ;
; 8.480 ; washing_machine:wsh|curState[0] ; washing_machine:wsh|counter[2]  ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 8.554      ;
; 8.507 ; washing_machine:wsh|curState[1] ; washing_machine:wsh|counter[25] ; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 0.000        ; 0.000      ; 8.581      ;
+-------+---------------------------------+---------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                    ;
+---------------------------+---------------------------+-----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+-----------+----------+----------+----------+
; Clock                     ; Clock                     ; 1174      ; 0        ; 0        ; 0        ;
; clock_div:clk|clk_out_sig ; Clock                     ; 1         ; 1        ; 0        ; 0        ;
; reset                     ; Clock                     ; 8         ; 8        ; 0        ; 0        ;
; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 255838079 ; 0        ; 0        ; 0        ;
; reset                     ; clock_div:clk|clk_out_sig ; 85355867  ; 85355867 ; 0        ; 0        ;
; Clock                     ; reset                     ; 0         ; 0        ; 1248     ; 0        ;
; clock_div:clk|clk_out_sig ; reset                     ; 0         ; 0        ; 937      ; 0        ;
; reset                     ; reset                     ; 0         ; 0        ; 222      ; 222      ;
+---------------------------+---------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                     ;
+---------------------------+---------------------------+-----------+----------+----------+----------+
; From Clock                ; To Clock                  ; RR Paths  ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------+---------------------------+-----------+----------+----------+----------+
; Clock                     ; Clock                     ; 1174      ; 0        ; 0        ; 0        ;
; clock_div:clk|clk_out_sig ; Clock                     ; 1         ; 1        ; 0        ; 0        ;
; reset                     ; Clock                     ; 8         ; 8        ; 0        ; 0        ;
; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; 255838079 ; 0        ; 0        ; 0        ;
; reset                     ; clock_div:clk|clk_out_sig ; 85355867  ; 85355867 ; 0        ; 0        ;
; Clock                     ; reset                     ; 0         ; 0        ; 1248     ; 0        ;
; clock_div:clk|clk_out_sig ; reset                     ; 0         ; 0        ; 937      ; 0        ;
; reset                     ; reset                     ; 0         ; 0        ; 222      ; 222      ;
+---------------------------+---------------------------+-----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 254   ; 254  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 41    ; 41   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------+
; Clock Status Summary                                                       ;
+---------------------------+---------------------------+------+-------------+
; Target                    ; Clock                     ; Type ; Status      ;
+---------------------------+---------------------------+------+-------------+
; Clock                     ; Clock                     ; Base ; Constrained ;
; clock_div:clk|clk_out_sig ; clock_div:clk|clk_out_sig ; Base ; Constrained ;
; reset                     ; reset                     ; Base ; Constrained ;
+---------------------------+---------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; userProg[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; userProg[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; userProg[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; userProg[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; userProg[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; SevSegData[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegData[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegData[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegData[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegData[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegData[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegData[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; start       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; userProg[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; userProg[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; userProg[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; userProg[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; userProg[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; SevSegData[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegData[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegData[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegData[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegData[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegData[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegData[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SevSegDriver[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; state[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Tue May 30 17:37:03 2023
Info: Command: quartus_sta Project_VHDL -c Project_VHDL
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (335093): The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Project_VHDL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_div:clk|clk_out_sig clock_div:clk|clk_out_sig
    Info (332105): create_clock -period 1.000 -name reset reset
    Info (332105): create_clock -period 1.000 -name Clock Clock
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -51.970
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -51.970           -1528.197 clock_div:clk|clk_out_sig 
    Info (332119):   -24.997            -152.811 reset 
    Info (332119):   -11.449            -314.598 Clock 
Info (332146): Worst-case hold slack is -10.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.208             -45.882 reset 
    Info (332119):    -2.022              -2.022 Clock 
    Info (332119):     3.075               0.000 clock_div:clk|clk_out_sig 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -8.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.891            -309.707 reset 
    Info (332119):    -2.289              -2.289 Clock 
    Info (332119):     0.247               0.000 clock_div:clk|clk_out_sig 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4666 megabytes
    Info: Processing ended: Tue May 30 17:37:05 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


