// Seed: 1260280521
module module_0;
  assign id_1 = id_1;
  wire id_2, id_3, id_4 = id_4;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    output wire id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri id_5
);
  logic [7:0] id_7;
  id_8(
      .id_0(),
      .id_1(1),
      .id_2(id_3),
      .id_3(id_2),
      .id_4(id_2),
      .id_5(1),
      .id_6(1 ^ id_2),
      .id_7(1),
      .id_8(id_3),
      .id_9(id_4),
      .id_10(1),
      .id_11(id_7),
      .id_12(id_7[(1'b0)]),
      .id_13(id_7),
      .id_14(1),
      .id_15(1),
      .id_16()
  ); module_0();
endmodule
