Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.42 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc5vfx30t-1-ff665

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Shared/constants.vhd" in Library work.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/Shared/components.vhd" in Library work.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/top/ise/PLL_ALL.vhd" in Library work.
Architecture behavioral of Entity pll_all is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/CRU.vhd" in Library work.
Architecture behavioral of Entity cru is up to date.
Compiling vhdl file "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/top/top.vhd" in Library work.
Architecture behavioral of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CRU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PLL_ALL> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <CRU> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/CRU.vhd" line 112: Instantiating black box module <OBUFDS>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/CRU.vhd" line 117: Instantiating black box module <ODDR>.
    Set user-defined property "DDR_CLK_EDGE =  OPPOSITE_EDGE" for instance <MCLK_ODDR_OUT> in unit <CRU>.
    Set user-defined property "INIT =  0" for instance <MCLK_ODDR_OUT> in unit <CRU>.
    Set user-defined property "SRTYPE =  SYNC" for instance <MCLK_ODDR_OUT> in unit <CRU>.
WARNING:Xst:2211 - "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/CRU.vhd" line 126: Instantiating black box module <IBUFG>.
Entity <CRU> analyzed. Unit <CRU> generated.

Analyzing Entity <PLL_ALL> in library <work> (Architecture <behavioral>).
    Set user-defined property "BANDWIDTH =  OPTIMIZED" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKFBOUT_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKFBOUT_MULT =  8" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKFBOUT_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKIN1_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKIN2_PERIOD =  10.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT0_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT0_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT0_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT0_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT1_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT1_DIVIDE =  8" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT1_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT1_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT2_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT2_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT2_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT2_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT3_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT3_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT3_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT3_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT4_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT4_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT4_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT4_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT5_DESKEW_ADJUST =  NONE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT5_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT5_DUTY_CYCLE =  0.5000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLKOUT5_PHASE =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "CLK_FEEDBACK =  CLKFBOUT" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "COMPENSATION =  SYSTEM_SYNCHRONOUS" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "DIVCLK_DIVIDE =  1" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "EN_REL =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "PLL_PMCD_MODE =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "REF_JITTER =  0.0000000000000000" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "RESET_ON_LOSS_OF_LOCK =  FALSE" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "RST_DEASSERT_CLK =  CLKIN1" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <PLL_ADV_INST> in unit <PLL_ALL>.
Entity <PLL_ALL> analyzed. Unit <PLL_ALL> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PLL_ALL>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/top/ise/PLL_ALL.vhd".
Unit <PLL_ALL> synthesized.


Synthesizing Unit <CRU>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/CRU/CRU.vhd".
INFO:Xst:1799 - State ud10 is never reached in FSM <state>.
INFO:Xst:1799 - State ud11 is never reached in FSM <state>.
INFO:Xst:1799 - State ud12 is never reached in FSM <state>.
INFO:Xst:1799 - State ud13 is never reached in FSM <state>.
INFO:Xst:1799 - State ud14 is never reached in FSM <state>.
INFO:Xst:1799 - State ud15 is never reached in FSM <state>.
INFO:Xst:1799 - State ud16 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | fpga_100m_clk_s           (rising_edge)        |
    | Reset              | fpga_cpu_reset            (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <enable_diff_out_b>.
    Found 1-bit register for signal <pll_reset>.
    Found 1-bit register for signal <reset_global>.
    Found 3-bit register for signal <rst_counter>.
    Found 3-bit adder for signal <rst_counter$addsub0000> created at line 229.
    Found 16-bit register for signal <wait_counter>.
    Found 16-bit adder for signal <wait_counter$share0000> created at line 164.
    Found 5-bit register for signal <wait_counter2>.
    Found 5-bit adder for signal <wait_counter2$addsub0000> created at line 223.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  27 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <CRU> synthesized.


Synthesizing Unit <top>.
    Related source file is "//aristoteles/kimei/MASTER/COMPET/Trigger/HW/HDL/top/top.vhd".
WARNING:Xst:646 - Signal <rst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mclk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 3
 16-bit register                                       : 1
 3-bit register                                        : 1
 5-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_CRU/state/FSM> on signal <state[1:9]> with one-hot encoding.
----------------------------
 State         | Encoding
----------------------------
 init          | 000000001
 reset_pll     | 000000010
 wait1         | 000000100
 det_clockloss | 001000000
 wait_clk_lock | 000001000
 en_output     | 000010000
 reset_rocs    | 000100000
 rst5          | 010000000
 wait2         | 100000000
 ud10          | unreached
 ud11          | unreached
 ud12          | unreached
 ud13          | unreached
 ud14          | unreached
 ud15          | unreached
 ud16          | unreached
----------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 1
 3-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 27
 Flip-Flops                                            : 27

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <CRU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 5

Cell Usage :
# BELS                             : 106
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 15
#      LUT2                        : 5
#      LUT3                        : 5
#      LUT4                        : 18
#      LUT5                        : 3
#      LUT6                        : 24
#      MUXCY                       : 15
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 37
#      FDC                         : 33
#      FDE                         : 1
#      FDP                         : 2
#      ODDR                        : 1
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 4
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 1
#      OBUFDS                      : 1
# Others                           : 1
#      PLL_ADV                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vfx30tff665-1 


Slice Logic Utilization: 
 Number of Slice Registers:              37  out of  20480     0%  
 Number of Slice LUTs:                   72  out of  20480     0%  
    Number used as Logic:                72  out of  20480     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     75
   Number with an unused Flip Flop:      38  out of     75    50%  
   Number with an unused LUT:             3  out of     75     4%  
   Number of fully used LUT-FF pairs:    34  out of     75    45%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           5
 Number of bonded IOBs:                   5  out of    360     1%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
FPGA100M                           | IBUFG+BUFG             | 36    |
Inst_CRU/Inst_PLL_ALL/CLKOUT0_BUF  | BUFG                   | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 35    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.802ns (Maximum Frequency: 263.019MHz)
   Minimum input arrival time before clock: 2.069ns
   Maximum output required time after clock: 3.395ns
   Maximum combinational path delay: 0.000ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'FPGA100M'
  Clock period: 3.802ns (frequency: 263.019MHz)
  Total number of paths / destination ports: 1385 / 36
-------------------------------------------------------------------------
Delay:               3.802ns (Levels of Logic = 4)
  Source:            Inst_CRU/wait_counter_1 (FF)
  Destination:       Inst_CRU/wait_counter_15 (FF)
  Source Clock:      FPGA100M rising
  Destination Clock: FPGA100M rising

  Data Path: Inst_CRU/wait_counter_1 to Inst_CRU/wait_counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.471   1.085  Inst_CRU/wait_counter_1 (Inst_CRU/wait_counter_1)
     LUT6:I0->O            3   0.094   0.587  Inst_CRU/state_cmp_eq00002_SW0 (N6)
     LUT6:I4->O            3   0.094   0.721  Inst_CRU/wait_counter2_cmp_eq00001 (Inst_CRU/wait_counter2_cmp_eq0000)
     LUT6:I3->O           16   0.094   0.562  Inst_CRU/wait_counter_mux0001<0>11 (Inst_CRU/N01)
     LUT4:I3->O            1   0.094   0.000  Inst_CRU/wait_counter_mux0001<9>1 (Inst_CRU/wait_counter_mux0001<9>)
     FDC:D                    -0.018          Inst_CRU/wait_counter_6
    ----------------------------------------
    Total                      3.802ns (0.847ns logic, 2.955ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'FPGA100M'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              2.069ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       Inst_CRU/pll_reset (FF)
  Destination Clock: FPGA100M rising

  Data Path: RESET to Inst_CRU/pll_reset
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            36   0.818   0.464  RESET_IBUF (RESET_IBUF)
     INV:I->O              1   0.238   0.336  Inst_CRU/fpga_cpu_reset_inv1_INV_0 (Inst_CRU/fpga_cpu_reset_inv)
     FDE:CE                    0.213          Inst_CRU/pll_reset
    ----------------------------------------
    Total                      2.069ns (1.269ns logic, 0.800ns route)
                                       (61.3% logic, 38.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'FPGA100M'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 1)
  Source:            Inst_CRU/reset_global (FF)
  Destination:       RESET_ROC (PAD)
  Source Clock:      FPGA100M rising

  Data Path: Inst_CRU/reset_global to RESET_ROC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.471   0.336  Inst_CRU/reset_global (Inst_CRU/reset_global)
     OBUF:I->O                 2.452          RESET_ROC_OBUF (RESET_ROC)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_CRU/Inst_PLL_ALL/CLKOUT0_BUF'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.395ns (Levels of Logic = 1)
  Source:            Inst_CRU/MCLK_ODDR_OUT (FF)
  Destination:       MCLK100 (PAD)
  Source Clock:      Inst_CRU/Inst_PLL_ALL/CLKOUT0_BUF rising

  Data Path: Inst_CRU/MCLK_ODDR_OUT to MCLK100
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.336  Inst_CRU/MCLK_ODDR_OUT (Inst_CRU/mclk_o_ddr)
     OBUFDS:I->O               2.452          Inst_CRU/MCLK_DIFF_OUT (MCLK100)
    ----------------------------------------
    Total                      3.395ns (3.059ns logic, 0.336ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.000ns (Levels of Logic = 0)
  Source:            Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST:CLKFBOUT (PAD)
  Destination:       Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST:CLKFBIN (PAD)

  Data Path: Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST:CLKFBOUT to Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST:CLKFBIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PLL_ADV:CLKFBOUT       0   0.000   0.000  Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST (Inst_CRU/Inst_PLL_ALL/CLKFBOUT_CLKFBIN)
    PLL_ADV:CLKFBIN            0.000          Inst_CRU/Inst_PLL_ALL/PLL_ADV_INST
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.53 secs
 
--> 

Total memory usage is 178072 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    8 (   0 filtered)

