// Seed: 2019602717
module module_0 (
    input logic id_0
    , id_4,
    input id_1,
    output logic id_2,
    output logic id_3
);
  assign id_2 = id_0;
  logic id_5;
endmodule
