# Tiny Tapeout project information
project:
  title:        "ALU"
  author:       "JDTL10"
  discord:      ""
  description:  "ALU con 5 operaciones b√°sicas"
  language:     "Verilog"
  clock_hz:     0

  tiles: "1x1"
  top_module:  "tt_um_JDTL10"

  source_files:
    - "ALU.v"
    - "Sum_7bit.v"
    - "Rest_7bit.v"
    - "Funcion_AND.v"
    - "Funcion_OR.v"
    - "Shift_Left.v"
    - "Shift_Right.v"
    - "tt_um_JDTL10.v"

pinout:
  # Inputs (ui_in)
  ui[0]: "B0"
  ui[1]: "B1"
  ui[2]: "B2"
  ui[3]: "B3"
  ui[4]: "B4"
  ui[5]: "OpSel0"
  ui[6]: "OpSel1"
  ui[7]: "OpSel2"

  # Outputs (uo_out)
  uo[0]: "Result0"
  uo[1]: "Result1"
  uo[2]: "Result2"
  uo[3]: "Result3"
  uo[4]: "Result4"
  uo[5]: "Result5"
  uo[6]: "Result6"
  uo[7]: "CarryOut"

  # Bidirectional pins (uio_in / uio_out)
  uio[0]: "A0"
  uio[1]: "A1"
  uio[2]: "A2"
  uio[3]: "A3"
  uio[4]: "A4"
  uio[5]: "A5"
  uio[6]: "A6"
  uio[7]: ""

yaml_version: 6
