INFO-FLOW: Workspace C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1 opened at Thu May 15 15:31:51 +0200 2025
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.559 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.674 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.697 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Command     create_platform done; 0.148 sec.
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.219 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 180.801 MB.
Execute       set_directive_top full_pipeline -name=full_pipeline 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'Include/HLS.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Include/HLS.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang Include/HLS.c -foptimization-record-file=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.c.clang.out.log 2> C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/clang.out.log 2> C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c std=gnu99 -target fpga  -directive=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/.systemc_flag -fix-errors C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c std=gnu99 -target fpga  -directive=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/all.directive.json -fix-errors C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c.clang-tidy.loop-label.out.log 2> C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.115 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c.xilinx-dataflow-lawyer.diag.yml C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c.xilinx-dataflow-lawyer.out.log 2> C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c.clang.out.log 2> C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.547 seconds; current allocated memory: 182.574 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/HLS.g.bc -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.0.bc > C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.059 sec.
Execute       run_link_or_opt -opt -out C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=full_pipeline -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=full_pipeline -reflow-float-conversion -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.991 sec.
Execute       run_link_or_opt -out C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=full_pipeline 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=full_pipeline -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=full_pipeline -mllvm -hls-db-dir -mllvm C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 255 Compile/Link C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 255 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 315 Unroll/Inline (step 1) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 315 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 232 Unroll/Inline (step 2) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 232 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 216 Unroll/Inline (step 3) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 216 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 203 Unroll/Inline (step 4) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 203 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 199 Array/Struct (step 1) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 199 Array/Struct (step 2) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 199 Array/Struct (step 3) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 199 Array/Struct (step 4) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 199 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 209 Array/Struct (step 5) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 209 Performance (step 1) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 209 Performance (step 2) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 209 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 207 Performance (step 3) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 207 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 207 Performance (step 4) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 207 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 259 HW Transforms (step 1) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 259 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 273 HW Transforms (step 2) C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 273 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:56:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:57:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:40:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:41:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:24:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_25_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:25:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_9_3' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:9:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_10_4' is marked as complete unroll implied by the pipeline pragma (Include/HLS.c:10:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_56_3' (Include/HLS.c:56:30) in function 'avg_pooling' completely with a factor of 2 (Include/HLS.c:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_4' (Include/HLS.c:57:34) in function 'avg_pooling' completely with a factor of 2 (Include/HLS.c:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_3' (Include/HLS.c:40:30) in function 'min_pooling' completely with a factor of 2 (Include/HLS.c:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_4' (Include/HLS.c:41:34) in function 'min_pooling' completely with a factor of 2 (Include/HLS.c:35:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_3' (Include/HLS.c:24:30) in function 'max_pooling' completely with a factor of 2 (Include/HLS.c:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_25_4' (Include/HLS.c:25:34) in function 'max_pooling' completely with a factor of 2 (Include/HLS.c:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_9_3' (Include/HLS.c:9:29) in function 'convolution2D' completely with a factor of 3 (Include/HLS.c:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_10_4' (Include/HLS.c:10:34) in function 'convolution2D' completely with a factor of 3 (Include/HLS.c:4:0)
INFO: [HLS 214-178] Inlining function 'convolution2D' into 'full_pipeline' (Include/HLS.c:75:0)
INFO: [HLS 214-178] Inlining function 'max_pooling' into 'full_pipeline' (Include/HLS.c:75:0)
INFO: [HLS 214-178] Inlining function 'min_pooling' into 'full_pipeline' (Include/HLS.c:75:0)
INFO: [HLS 214-178] Inlining function 'avg_pooling' into 'full_pipeline' (Include/HLS.c:75:0)
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_5_1'. (Include/HLS.c:5:21)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_6_2'(Include/HLS.c:6:25) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:6:25)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:11:28)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_21_2'(Include/HLS.c:21:26) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:21:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:26:31)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_37_2'(Include/HLS.c:37:26) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:37:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:42:31)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'VITIS_LOOP_53_2'(Include/HLS.c:53:26) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:53:26)
INFO: [HLS 214-115] Multiple burst reads of length 2 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (Include/HLS.c:58:28)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.552 seconds; current allocated memory: 186.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 186.312 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top full_pipeline -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.0.bc -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 191.012 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.1.bc -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 192.957 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.g.1.bc to C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.o.1.bc -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'full_pipeline' (Include/HLS.c:5:22)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 215.293 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.o.2.bc -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_20_1'(Include/HLS.c:20:22) and 'VITIS_LOOP_21_2'(Include/HLS.c:21:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_36_1'(Include/HLS.c:36:22) and 'VITIS_LOOP_37_2'(Include/HLS.c:37:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_52_1'(Include/HLS.c:52:22) and 'VITIS_LOOP_53_2'(Include/HLS.c:53:26) in function 'full_pipeline' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_20_1' (Include/HLS.c:20:22) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_36_1' (Include/HLS.c:36:22) in function 'full_pipeline'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_52_1' (Include/HLS.c:52:22) in function 'full_pipeline'.
Execute           auto_get_db
Command         transform done; 0.174 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.o.3.bc -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 245.316 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.493 sec.
Command     elaborate done; 11.62 sec.
Execute     ap_eval exec zip -j C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.112 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'full_pipeline' ...
Execute       ap_set_top_model full_pipeline 
Execute       get_model_list full_pipeline -filter all-wo-channel -topdown 
Execute       preproc_iomode -model full_pipeline 
Execute       preproc_iomode -model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       preproc_iomode -model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 
Execute       preproc_iomode -model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute       preproc_iomode -model full_pipeline_Pipeline_VITIS_LOOP_6_2 
Execute       get_model_list full_pipeline -filter all-wo-channel 
INFO-FLOW: Model list for configure: full_pipeline_Pipeline_VITIS_LOOP_6_2 full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 full_pipeline
INFO-FLOW: Configuring Module : full_pipeline_Pipeline_VITIS_LOOP_6_2 ...
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_6_2 
Execute       apply_spec_resource_limit full_pipeline_Pipeline_VITIS_LOOP_6_2 
INFO-FLOW: Configuring Module : full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 ...
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute       apply_spec_resource_limit full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
INFO-FLOW: Configuring Module : full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 ...
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 
Execute       apply_spec_resource_limit full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 
INFO-FLOW: Configuring Module : full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 ...
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       apply_spec_resource_limit full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
INFO-FLOW: Configuring Module : full_pipeline ...
Execute       set_default_model full_pipeline 
Execute       apply_spec_resource_limit full_pipeline 
INFO-FLOW: Model list for preprocess: full_pipeline_Pipeline_VITIS_LOOP_6_2 full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 full_pipeline
INFO-FLOW: Preprocessing Module: full_pipeline_Pipeline_VITIS_LOOP_6_2 ...
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_6_2 
Execute       cdfg_preprocess -model full_pipeline_Pipeline_VITIS_LOOP_6_2 
Execute       rtl_gen_preprocess full_pipeline_Pipeline_VITIS_LOOP_6_2 
INFO-FLOW: Preprocessing Module: full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 ...
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute       cdfg_preprocess -model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute       rtl_gen_preprocess full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
INFO-FLOW: Preprocessing Module: full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 ...
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 
Execute       cdfg_preprocess -model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 
Execute       rtl_gen_preprocess full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 
INFO-FLOW: Preprocessing Module: full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 ...
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       cdfg_preprocess -model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       rtl_gen_preprocess full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
INFO-FLOW: Preprocessing Module: full_pipeline ...
Execute       set_default_model full_pipeline 
Execute       cdfg_preprocess -model full_pipeline 
Execute       rtl_gen_preprocess full_pipeline 
INFO-FLOW: Model list for synthesis: full_pipeline_Pipeline_VITIS_LOOP_6_2 full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 full_pipeline
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_6_2 
Execute       schedule -model full_pipeline_Pipeline_VITIS_LOOP_6_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_6_2'.
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_2', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) and bus read operation ('gmem_addr_1_read', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93).
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_1_read_2', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) and bus read operation ('gmem_addr_1_read', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93).
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus request operation ('empty_26', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) and bus request operation ('empty', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93).
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus request operation ('empty_27', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) and bus request operation ('empty', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93).
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to schedule bus read operation ('gmem_addr_3_read_1', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' (loop 'VITIS_LOOP_6_2'): Unable to schedule bus read operation ('gmem_addr_3_read_2', Include/HLS.c:11->Include/HLS.c:93) on port 'gmem' (Include/HLS.c:11->Include/HLS.c:93) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 9, Depth = 24, loop 'VITIS_LOOP_6_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.211 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 249.441 MB.
Execute       syn_report -verbosereport -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_6_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_6_2.sched.adb -f 
INFO-FLOW: Finish scheduling full_pipeline_Pipeline_VITIS_LOOP_6_2.
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_6_2 
Execute       bind -model full_pipeline_Pipeline_VITIS_LOOP_6_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 250.652 MB.
Execute       syn_report -verbosereport -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_6_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_6_2.bind.adb -f 
INFO-FLOW: Finish binding full_pipeline_Pipeline_VITIS_LOOP_6_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute       schedule -model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'.
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('val', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) and bus read operation ('val', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94).
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_47', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) and bus request operation ('empty_46', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94).
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' (loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'): Unable to schedule bus read operation ('val', Include/HLS.c:26->Include/HLS.c:94) on port 'gmem' (Include/HLS.c:26->Include/HLS.c:94) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 24, loop 'VITIS_LOOP_20_1_VITIS_LOOP_21_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.161 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 251.152 MB.
Execute       syn_report -verbosereport -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.sched.adb -f 
INFO-FLOW: Finish scheduling full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute       bind -model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 251.328 MB.
Execute       syn_report -verbosereport -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.bind.adb -f 
INFO-FLOW: Finish binding full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 
Execute       schedule -model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'.
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('val', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95) and bus read operation ('val', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95).
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_40', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95) and bus request operation ('empty_39', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95).
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' (loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'): Unable to schedule bus read operation ('val', Include/HLS.c:42->Include/HLS.c:95) on port 'gmem' (Include/HLS.c:42->Include/HLS.c:95) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 24, loop 'VITIS_LOOP_36_1_VITIS_LOOP_37_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 252.074 MB.
Execute       syn_report -verbosereport -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.sched.adb -f 
INFO-FLOW: Finish scheduling full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 
Execute       bind -model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 252.348 MB.
Execute       syn_report -verbosereport -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.bind.adb -f 
INFO-FLOW: Finish binding full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       schedule -model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' (loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_4_read_1', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) and bus read operation ('sum', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96).
WARNING: [HLS 200-880] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' (loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus request operation ('empty_33', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) and bus request operation ('empty_32', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96).
WARNING: [HLS 200-885] The II Violation in module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' (loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'): Unable to schedule bus read operation ('gmem_addr_5_read_1', Include/HLS.c:58->Include/HLS.c:96) on port 'gmem' (Include/HLS.c:58->Include/HLS.c:96) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 25, loop 'VITIS_LOOP_52_1_VITIS_LOOP_53_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.128 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 253.039 MB.
Execute       syn_report -verbosereport -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.sched.adb -f 
INFO-FLOW: Finish scheduling full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.
Execute       set_default_model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       bind -model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 253.359 MB.
Execute       syn_report -verbosereport -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.bind.adb -f 
INFO-FLOW: Finish binding full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'full_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model full_pipeline 
Execute       schedule -model full_pipeline 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 253.840 MB.
Execute       syn_report -verbosereport -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.sched.adb -f 
INFO-FLOW: Finish scheduling full_pipeline.
Execute       set_default_model full_pipeline 
Execute       bind -model full_pipeline 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 254.598 MB.
Execute       syn_report -verbosereport -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.bind.adb -f 
INFO-FLOW: Finish binding full_pipeline.
Execute       get_model_list full_pipeline -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess full_pipeline_Pipeline_VITIS_LOOP_6_2 
Execute       rtl_gen_preprocess full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute       rtl_gen_preprocess full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 
Execute       rtl_gen_preprocess full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       rtl_gen_preprocess full_pipeline 
INFO-FLOW: Model list for RTL generation: full_pipeline_Pipeline_VITIS_LOOP_6_2 full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 full_pipeline
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model full_pipeline_Pipeline_VITIS_LOOP_6_2 -top_prefix full_pipeline_ -sub_prefix full_pipeline_ -mg_file C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_6_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_6_2' pipeline 'VITIS_LOOP_6_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'full_pipeline_Pipeline_VITIS_LOOP_6_2/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_6_2'.
Command       create_rtl_model done; 0.246 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 257.512 MB.
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.rtl_wrap.cfg.tcl 
Execute       gen_rtl full_pipeline_Pipeline_VITIS_LOOP_6_2 -style xilinx -f -lang vhdl -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/vhdl/full_pipeline_full_pipeline_Pipeline_VITIS_LOOP_6_2 
Execute       gen_rtl full_pipeline_Pipeline_VITIS_LOOP_6_2 -style xilinx -f -lang vlog -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/verilog/full_pipeline_full_pipeline_Pipeline_VITIS_LOOP_6_2 
Execute       syn_report -csynth -model full_pipeline_Pipeline_VITIS_LOOP_6_2 -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/full_pipeline_Pipeline_VITIS_LOOP_6_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model full_pipeline_Pipeline_VITIS_LOOP_6_2 -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/full_pipeline_Pipeline_VITIS_LOOP_6_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model full_pipeline_Pipeline_VITIS_LOOP_6_2 -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_6_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model full_pipeline_Pipeline_VITIS_LOOP_6_2 -f -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_6_2.adb 
Execute       db_write -model full_pipeline_Pipeline_VITIS_LOOP_6_2 -bindview -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info full_pipeline_Pipeline_VITIS_LOOP_6_2 -p C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_6_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -top_prefix full_pipeline_ -sub_prefix full_pipeline_ -mg_file C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2' pipeline 'VITIS_LOOP_20_1_VITIS_LOOP_21_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 260.738 MB.
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.rtl_wrap.cfg.tcl 
Execute       gen_rtl full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -style xilinx -f -lang vhdl -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/vhdl/full_pipeline_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute       gen_rtl full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -style xilinx -f -lang vlog -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/verilog/full_pipeline_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
Execute       syn_report -csynth -model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -f -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.adb 
Execute       db_write -model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -bindview -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 -p C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 -top_prefix full_pipeline_ -sub_prefix full_pipeline_ -mg_file C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2' pipeline 'VITIS_LOOP_36_1_VITIS_LOOP_37_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.337 seconds; current allocated memory: 263.816 MB.
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.rtl_wrap.cfg.tcl 
Execute       gen_rtl full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 -style xilinx -f -lang vhdl -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/vhdl/full_pipeline_full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 
Execute       gen_rtl full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 -style xilinx -f -lang vlog -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/verilog/full_pipeline_full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 
Execute       syn_report -csynth -model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 -f -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.adb 
Execute       db_write -model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 -bindview -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 -p C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -top_prefix full_pipeline_ -sub_prefix full_pipeline_ -mg_file C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2' pipeline 'VITIS_LOOP_52_1_VITIS_LOOP_53_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 266.766 MB.
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.rtl_wrap.cfg.tcl 
Execute       gen_rtl full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -style xilinx -f -lang vhdl -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/vhdl/full_pipeline_full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       gen_rtl full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -style xilinx -f -lang vlog -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/verilog/full_pipeline_full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
Execute       syn_report -csynth -model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -f -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.adb 
Execute       db_write -model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -bindview -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 -p C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'full_pipeline' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model full_pipeline -top_prefix  -sub_prefix full_pipeline_ -mg_file C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/conv_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/max_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/min_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'full_pipeline/avg_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'full_pipeline' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_r', 'height', 'width', 'kernel', 'conv_out', 'max_out', 'min_out', 'avg_out' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'full_pipeline'.
Command       create_rtl_model done; 0.331 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.595 seconds; current allocated memory: 271.445 MB.
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.rtl_wrap.cfg.tcl 
Execute       gen_rtl full_pipeline -istop -style xilinx -f -lang vhdl -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/vhdl/full_pipeline 
Execute       gen_rtl full_pipeline -istop -style xilinx -f -lang vlog -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/verilog/full_pipeline 
Execute       syn_report -csynth -model full_pipeline -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/full_pipeline_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model full_pipeline -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/full_pipeline_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model full_pipeline -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model full_pipeline -f -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.adb 
Execute       db_write -model full_pipeline -bindview -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info full_pipeline -p C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline 
Execute       export_constraint_db -f -tool general -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.constraint.tcl 
Execute       syn_report -designview -model full_pipeline -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.design.xml 
Execute       syn_report -csynthDesign -model full_pipeline -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth.rpt -MHOut C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model full_pipeline -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model full_pipeline -o C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.protoinst 
Execute       sc_get_clocks full_pipeline 
Execute       sc_get_portdomain full_pipeline 
INFO-FLOW: Model list for RTL component generation: full_pipeline_Pipeline_VITIS_LOOP_6_2 full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 full_pipeline
INFO-FLOW: Handling components in module [full_pipeline_Pipeline_VITIS_LOOP_6_2] ... 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_6_2.compgen.tcl 
INFO-FLOW: Found component full_pipeline_mul_32s_32s_32_2_1.
INFO-FLOW: Append model full_pipeline_mul_32s_32s_32_2_1
INFO-FLOW: Found component full_pipeline_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model full_pipeline_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2] ... 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.compgen.tcl 
INFO-FLOW: Found component full_pipeline_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model full_pipeline_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2] ... 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.compgen.tcl 
INFO-FLOW: Found component full_pipeline_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model full_pipeline_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2] ... 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.compgen.tcl 
INFO-FLOW: Found component full_pipeline_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model full_pipeline_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [full_pipeline] ... 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.compgen.tcl 
INFO-FLOW: Found component full_pipeline_mul_32ns_32ns_64_2_1.
INFO-FLOW: Append model full_pipeline_mul_32ns_32ns_64_2_1
INFO-FLOW: Found component full_pipeline_gmem_m_axi.
INFO-FLOW: Append model full_pipeline_gmem_m_axi
INFO-FLOW: Found component full_pipeline_control_s_axi.
INFO-FLOW: Append model full_pipeline_control_s_axi
INFO-FLOW: Append model full_pipeline_Pipeline_VITIS_LOOP_6_2
INFO-FLOW: Append model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2
INFO-FLOW: Append model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2
INFO-FLOW: Append model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2
INFO-FLOW: Append model full_pipeline
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: full_pipeline_mul_32s_32s_32_2_1 full_pipeline_flow_control_loop_pipe_sequential_init full_pipeline_flow_control_loop_pipe_sequential_init full_pipeline_flow_control_loop_pipe_sequential_init full_pipeline_flow_control_loop_pipe_sequential_init full_pipeline_mul_32ns_32ns_64_2_1 full_pipeline_gmem_m_axi full_pipeline_control_s_axi full_pipeline_Pipeline_VITIS_LOOP_6_2 full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 full_pipeline
INFO-FLOW: Generating C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model full_pipeline_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model full_pipeline_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model full_pipeline_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model full_pipeline_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model full_pipeline_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model full_pipeline_mul_32ns_32ns_64_2_1
INFO-FLOW: To file: write model full_pipeline_gmem_m_axi
INFO-FLOW: To file: write model full_pipeline_control_s_axi
INFO-FLOW: To file: write model full_pipeline_Pipeline_VITIS_LOOP_6_2
INFO-FLOW: To file: write model full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2
INFO-FLOW: To file: write model full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2
INFO-FLOW: To file: write model full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2
INFO-FLOW: To file: write model full_pipeline
INFO-FLOW: Generating C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/vhdl' dstVlogDir='C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/vlog' tclDir='C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db' modelList='full_pipeline_mul_32s_32s_32_2_1
full_pipeline_flow_control_loop_pipe_sequential_init
full_pipeline_flow_control_loop_pipe_sequential_init
full_pipeline_flow_control_loop_pipe_sequential_init
full_pipeline_flow_control_loop_pipe_sequential_init
full_pipeline_mul_32ns_32ns_64_2_1
full_pipeline_gmem_m_axi
full_pipeline_control_s_axi
full_pipeline_Pipeline_VITIS_LOOP_6_2
full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2
full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2
full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2
full_pipeline
' expOnly='0'
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_6_2.compgen.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.compgen.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.compgen.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.compgen.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 275.844 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='full_pipeline_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='full_pipeline_mul_32s_32s_32_2_1
full_pipeline_flow_control_loop_pipe_sequential_init
full_pipeline_flow_control_loop_pipe_sequential_init
full_pipeline_flow_control_loop_pipe_sequential_init
full_pipeline_flow_control_loop_pipe_sequential_init
full_pipeline_mul_32ns_32ns_64_2_1
full_pipeline_gmem_m_axi
full_pipeline_control_s_axi
full_pipeline_Pipeline_VITIS_LOOP_6_2
full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2
full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2
full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2
full_pipeline
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.tbgen.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.compgen.dataonly.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.compgen.dataonly.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.rtl_wrap.cfg.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.compgen.dataonly.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_6_2.tbgen.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.tbgen.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.tbgen.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.tbgen.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.tbgen.tcl 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.constraint.tcl 
Execute       sc_get_clocks full_pipeline 
Execute       source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST full_pipeline MODULE2INSTS {full_pipeline full_pipeline full_pipeline_Pipeline_VITIS_LOOP_6_2 grp_full_pipeline_Pipeline_VITIS_LOOP_6_2_fu_193 full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 grp_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_212 full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 grp_full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_223 full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 grp_full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_234} INST2MODULE {full_pipeline full_pipeline grp_full_pipeline_Pipeline_VITIS_LOOP_6_2_fu_193 full_pipeline_Pipeline_VITIS_LOOP_6_2 grp_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_212 full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 grp_full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_223 full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 grp_full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_234 full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2} INSTDATA {full_pipeline {DEPTH 1 CHILDREN {grp_full_pipeline_Pipeline_VITIS_LOOP_6_2_fu_193 grp_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_212 grp_full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_223 grp_full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_234}} grp_full_pipeline_Pipeline_VITIS_LOOP_6_2_fu_193 {DEPTH 2 CHILDREN {}} grp_full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2_fu_212 {DEPTH 2 CHILDREN {}} grp_full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_fu_223 {DEPTH 2 CHILDREN {}} grp_full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2_fu_234 {DEPTH 2 CHILDREN {}}} MODULEDATA {full_pipeline_Pipeline_VITIS_LOOP_6_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln6_fu_271_p2 SOURCE Include/HLS.c:6 VARIABLE icmp_ln6 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_3_fu_277_p2 SOURCE Include/HLS.c:11 VARIABLE add_ln11_3 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_4_fu_335_p2 SOURCE Include/HLS.c:11 VARIABLE add_ln11_4 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_5_fu_339_p2 SOURCE Include/HLS.c:11 VARIABLE add_ln11_5 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_fu_349_p2 SOURCE Include/HLS.c:11 VARIABLE add_ln11 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_6_fu_355_p2 SOURCE Include/HLS.c:11 VARIABLE add_ln11_6 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_1_fu_365_p2 SOURCE Include/HLS.c:11 VARIABLE add_ln11_1 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U1 SOURCE Include/HLS.c:11 VARIABLE mul_ln11 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U1 SOURCE Include/HLS.c:11 VARIABLE mul_ln11_1 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U1 SOURCE Include/HLS.c:11 VARIABLE mul_ln11_2 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U1 SOURCE Include/HLS.c:11 VARIABLE mul_ln11_3 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U1 SOURCE Include/HLS.c:11 VARIABLE mul_ln11_4 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U1 SOURCE Include/HLS.c:11 VARIABLE mul_ln11_5 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U1 SOURCE Include/HLS.c:11 VARIABLE mul_ln11_6 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U1 SOURCE Include/HLS.c:11 VARIABLE mul_ln11_7 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U1 SOURCE Include/HLS.c:11 VARIABLE mul_ln11_8 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_8_fu_411_p2 SOURCE Include/HLS.c:11 VARIABLE add_ln11_8 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln11_9_fu_417_p2 SOURCE Include/HLS.c:11 VARIABLE add_ln11_9 LOOP VITIS_LOOP_6_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}} full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln21_fu_256_p2 SOURCE Include/HLS.c:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_fu_233_p2 SOURCE Include/HLS.c:20 VARIABLE icmp_ln20 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_238_p2 SOURCE Include/HLS.c:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln20_fu_264_p3 SOURCE Include/HLS.c:20 VARIABLE select_ln20 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_2_fu_272_p2 SOURCE Include/HLS.c:20 VARIABLE add_ln20_2 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln20_1_fu_278_p3 SOURCE Include/HLS.c:20 VARIABLE select_ln20_1 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_3_fu_310_p2 SOURCE Include/HLS.c:20 VARIABLE add_ln20_3 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_1_fu_508_p2 SOURCE Include/HLS.c:20 VARIABLE add_ln20_1 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_316_p2 SOURCE Include/HLS.c:20 VARIABLE first_iter_0 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_add21_fu_346_p2 SOURCE Include/HLS.c:20 VARIABLE p_add21 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_add14_fu_376_p2 SOURCE Include/HLS.c:20 VARIABLE p_add14 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp12_fu_540_p2 SOURCE Include/HLS.c:20 VARIABLE tmp12 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_44_fu_545_p2 SOURCE Include/HLS.c:20 VARIABLE empty_44 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_45_fu_551_p2 SOURCE Include/HLS.c:20 VARIABLE empty_45 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln27_fu_613_p2 SOURCE Include/HLS.c:27 VARIABLE icmp_ln27 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_1_fu_617_p3 SOURCE Include/HLS.c:27 VARIABLE max_1 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln27_1_fu_623_p2 SOURCE Include/HLS.c:27 VARIABLE icmp_ln27_1 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_3_fu_629_p3 SOURCE Include/HLS.c:27 VARIABLE max_3 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln27_2_fu_637_p2 SOURCE Include/HLS.c:27 VARIABLE icmp_ln27_2 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_4_fu_642_p3 SOURCE Include/HLS.c:27 VARIABLE max_4 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_486_p2 SOURCE Include/HLS.c:21 VARIABLE add_ln21 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln21_1_fu_495_p2 SOURCE Include/HLS.c:21 VARIABLE icmp_ln21_1 LOOP VITIS_LOOP_20_1_VITIS_LOOP_21_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln37_fu_256_p2 SOURCE Include/HLS.c:37 VARIABLE icmp_ln37 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln36_fu_233_p2 SOURCE Include/HLS.c:36 VARIABLE icmp_ln36 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_238_p2 SOURCE Include/HLS.c:36 VARIABLE add_ln36 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_fu_264_p3 SOURCE Include/HLS.c:36 VARIABLE select_ln36 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_2_fu_272_p2 SOURCE Include/HLS.c:36 VARIABLE add_ln36_2 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln36_1_fu_278_p3 SOURCE Include/HLS.c:36 VARIABLE select_ln36_1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_3_fu_310_p2 SOURCE Include/HLS.c:36 VARIABLE add_ln36_3 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_508_p2 SOURCE Include/HLS.c:36 VARIABLE add_ln36_1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1_fu_316_p2 SOURCE Include/HLS.c:36 VARIABLE first_iter_1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_add21_fu_346_p2 SOURCE Include/HLS.c:36 VARIABLE p_add21 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_add14_fu_376_p2 SOURCE Include/HLS.c:36 VARIABLE p_add14 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp14_fu_540_p2 SOURCE Include/HLS.c:36 VARIABLE tmp14 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_37_fu_545_p2 SOURCE Include/HLS.c:36 VARIABLE empty_37 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_38_fu_551_p2 SOURCE Include/HLS.c:36 VARIABLE empty_38 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln43_fu_613_p2 SOURCE Include/HLS.c:43 VARIABLE icmp_ln43 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min_1_fu_617_p3 SOURCE Include/HLS.c:43 VARIABLE min_1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln43_1_fu_623_p2 SOURCE Include/HLS.c:43 VARIABLE icmp_ln43_1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min_3_fu_629_p3 SOURCE Include/HLS.c:43 VARIABLE min_3 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln43_2_fu_637_p2 SOURCE Include/HLS.c:43 VARIABLE icmp_ln43_2 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME min_4_fu_642_p3 SOURCE Include/HLS.c:43 VARIABLE min_4 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_486_p2 SOURCE Include/HLS.c:37 VARIABLE add_ln37 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln37_1_fu_495_p2 SOURCE Include/HLS.c:37 VARIABLE icmp_ln37_1 LOOP VITIS_LOOP_36_1_VITIS_LOOP_37_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln53_fu_258_p2 SOURCE Include/HLS.c:53 VARIABLE icmp_ln53 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_fu_235_p2 SOURCE Include/HLS.c:52 VARIABLE icmp_ln52 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_240_p2 SOURCE Include/HLS.c:52 VARIABLE add_ln52 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_266_p3 SOURCE Include/HLS.c:52 VARIABLE select_ln52 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_2_fu_274_p2 SOURCE Include/HLS.c:52 VARIABLE add_ln52_2 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_1_fu_280_p3 SOURCE Include/HLS.c:52 VARIABLE select_ln52_1 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_3_fu_312_p2 SOURCE Include/HLS.c:52 VARIABLE add_ln52_3 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_510_p2 SOURCE Include/HLS.c:52 VARIABLE add_ln52_1 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_2_fu_318_p2 SOURCE Include/HLS.c:52 VARIABLE first_iter_2 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_add21_fu_348_p2 SOURCE Include/HLS.c:52 VARIABLE p_add21 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_add14_fu_378_p2 SOURCE Include/HLS.c:52 VARIABLE p_add14 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp16_fu_542_p2 SOURCE Include/HLS.c:52 VARIABLE tmp16 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_30_fu_547_p2 SOURCE Include/HLS.c:52 VARIABLE empty_30 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_31_fu_553_p2 SOURCE Include/HLS.c:52 VARIABLE empty_31 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_619_p2 SOURCE Include/HLS.c:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_fu_647_p2 SOURCE Include/HLS.c:61 VARIABLE sub_ln61 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln61_1_fu_666_p2 SOURCE Include/HLS.c:61 VARIABLE sub_ln61_1 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_fu_675_p3 SOURCE Include/HLS.c:61 VARIABLE select_ln61 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_488_p2 SOURCE Include/HLS.c:53 VARIABLE add_ln53 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln53_1_fu_497_p2 SOURCE Include/HLS.c:53 VARIABLE icmp_ln53_1 LOOP VITIS_LOOP_52_1_VITIS_LOOP_53_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} full_pipeline {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_250_p2 SOURCE Include/HLS.c:67 VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub2_i_fu_256_p2 SOURCE Include/HLS.c:67 VARIABLE sub2_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp38_i_fu_266_p2 SOURCE Include/HLS.c:67 VARIABLE cmp38_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5_2_fu_312_p2 SOURCE Include/HLS.c:5 VARIABLE add_ln5_2 LOOP VITIS_LOOP_5_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln5_fu_322_p2 SOURCE Include/HLS.c:5 VARIABLE icmp_ln5 LOOP VITIS_LOOP_5_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5_1_fu_327_p2 SOURCE Include/HLS.c:5 VARIABLE add_ln5_1 LOOP VITIS_LOOP_5_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln5_fu_337_p2 SOURCE Include/HLS.c:5 VARIABLE add_ln5 LOOP VITIS_LOOP_5_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg3_fu_359_p2 SOURCE Include/HLS.c:67 VARIABLE p_neg3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg_t5_fu_378_p2 SOURCE Include/HLS.c:67 VARIABLE p_neg_t5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME div_i_fu_397_p3 SOURCE Include/HLS.c:67 VARIABLE div_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg_fu_412_p2 SOURCE Include/HLS.c:67 VARIABLE p_neg LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg_t_fu_431_p2 SOURCE Include/HLS.c:67 VARIABLE p_neg_t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME div2_i_fu_450_p3 SOURCE Include/HLS.c:67 VARIABLE div2_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln20_fu_458_p2 SOURCE Include/HLS.c:20 VARIABLE icmp_ln20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp45_fu_464_p2 SOURCE Include/HLS.c:67 VARIABLE icmp45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_52_fu_496_p3 SOURCE Include/HLS.c:67 VARIABLE empty_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_2_1_U35 SOURCE Include/HLS.c:67 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 7 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.508 seconds; current allocated memory: 285.793 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for full_pipeline.
INFO: [VLOG 209-307] Generating Verilog RTL for full_pipeline.
Execute       syn_report -model full_pipeline -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 5.854 sec.
Command   csynth_design done; 17.679 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:17; Allocated memory: 105.180 MB.
Command ap_source done; 18.649 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1 opened at Thu May 15 15:32:33 +0200 2025
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.512 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.592 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.615 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Command     create_platform done; 0.134 sec.
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.203 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.656 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.242 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:03; Allocated memory: 0.527 MB.
Command ap_source done; 4.121 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1 opened at Thu May 15 15:33:42 +0200 2025
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.478 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.564 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.601 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Command     create_platform done; 0.138 sec.
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.214 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=full_pipeline xml_exists=0
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.rtl_wrap.cfg.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.rtl_wrap.cfg.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.rtl_wrap.cfg.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.tbgen.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.tbgen.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.tbgen.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to full_pipeline
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=13 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='full_pipeline_mul_32s_32s_32_2_1
full_pipeline_flow_control_loop_pipe_sequential_init
full_pipeline_flow_control_loop_pipe_sequential_init
full_pipeline_flow_control_loop_pipe_sequential_init
full_pipeline_flow_control_loop_pipe_sequential_init
full_pipeline_mul_32ns_32ns_64_2_1
full_pipeline_gmem_m_axi
full_pipeline_control_s_axi
full_pipeline_Pipeline_VITIS_LOOP_6_2
full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2
full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2
full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2
full_pipeline
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.tbgen.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.compgen.dataonly.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.compgen.dataonly.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.rtl_wrap.cfg.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.compgen.dataonly.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_6_2.tbgen.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_21_2.tbgen.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2.tbgen.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline_Pipeline_VITIS_LOOP_52_1_VITIS_LOOP_53_2.tbgen.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.tbgen.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.constraint.tcl 
Execute     sc_get_clocks full_pipeline 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.constraint.tcl 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/full_pipeline.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/HAC/HLS_Image_Proc/HLS_Eindoefening/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s HLS_Eindoefening/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file HLS_Eindoefening/solution1/impl/export.zip
Command   export_design done; 12.894 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:12; Allocated memory: 6.691 MB.
Command ap_source done; 13.78 sec.
Execute cleanup_all 
