{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676648135051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676648135055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 17 09:35:34 2023 " "Processing started: Fri Feb 17 09:35:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676648135055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648135055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE445Final -c ECE445Final " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE445Final -c ECE445Final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648135055 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1676648135372 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "16 8 " "Parallel compilation is enabled for 16 processors, but there are only 8 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1676648135372 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Hexdriver.sv(25) " "Verilog HDL warning at Hexdriver.sv(25): extended using \"x\" or \"z\"" {  } { { "hdl/Hexdriver.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1676648140588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hdl/Hexdriver.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648140589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648140589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648140591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648140591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pixel_sweeper PIXEL_SWEEPER pixel_traversal.sv(15) " "Verilog HDL Declaration information at pixel_traversal.sv(15): object \"pixel_sweeper\" differs only in case from object \"PIXEL_SWEEPER\" in the same scope" {  } { { "hdl/pixel_traversal.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1676648140593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pixel_traversal.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pixel_traversal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_traversal " "Found entity 1: pixel_traversal" {  } { { "hdl/pixel_traversal.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648140594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648140594 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 pixel_algorithm_unit.sv(135) " "Verilog HDL Expression warning at pixel_algorithm_unit.sv(135): truncated literal to match 5 bits" {  } { { "hdl/pixel_algorithm_unit.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv" 135 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1676648140595 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 pixel_algorithm_unit.sv(136) " "Verilog HDL Expression warning at pixel_algorithm_unit.sv(136): truncated literal to match 6 bits" {  } { { "hdl/pixel_algorithm_unit.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv" 136 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1676648140595 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 pixel_algorithm_unit.sv(137) " "Verilog HDL Expression warning at pixel_algorithm_unit.sv(137): truncated literal to match 6 bits" {  } { { "hdl/pixel_algorithm_unit.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv" 137 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1676648140596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/pixel_algorithm_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/pixel_algorithm_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_algorithm_unit " "Found entity 1: pixel_algorithm_unit" {  } { { "hdl/pixel_algorithm_unit.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648140596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648140596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "store_old_p STORE_OLD_P dithering_loop_control.sv(6) " "Verilog HDL Declaration information at dithering_loop_control.sv(6): object \"store_old_p\" differs only in case from object \"STORE_OLD_P\" in the same scope" {  } { { "hdl/dithering_loop_control.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1676648140598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/dithering_loop_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdl/dithering_loop_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dithering_loop_control " "Found entity 1: dithering_loop_control" {  } { { "hdl/dithering_loop_control.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676648140598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648140598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676648140618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_algorithm_unit pixel_algorithm_unit:red " "Elaborating entity \"pixel_algorithm_unit\" for hierarchy \"pixel_algorithm_unit:red\"" {  } { { "hdl/top.sv" "red" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648140629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pixel_algorithm_unit.sv(140) " "Verilog HDL assignment warning at pixel_algorithm_unit.sv(140): truncated value with size 32 to match size of target (8)" {  } { { "hdl/pixel_algorithm_unit.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676648140950 "|top|pixel_algorithm_unit:red"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pixel_algorithm_unit.sv(144) " "Verilog HDL assignment warning at pixel_algorithm_unit.sv(144): truncated value with size 32 to match size of target (8)" {  } { { "hdl/pixel_algorithm_unit.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676648140950 "|top|pixel_algorithm_unit:red"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 pixel_algorithm_unit.sv(148) " "Verilog HDL assignment warning at pixel_algorithm_unit.sv(148): truncated value with size 32 to match size of target (8)" {  } { { "hdl/pixel_algorithm_unit.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676648140950 "|top|pixel_algorithm_unit:red"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dithering_loop_control pixel_algorithm_unit:red\|dithering_loop_control:control0 " "Elaborating entity \"dithering_loop_control\" for hierarchy \"pixel_algorithm_unit:red\|dithering_loop_control:control0\"" {  } { { "hdl/pixel_algorithm_unit.sv" "control0" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648140958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_traversal pixel_algorithm_unit:red\|pixel_traversal:pix_trav0 " "Elaborating entity \"pixel_traversal\" for hierarchy \"pixel_algorithm_unit:red\|pixel_traversal:pix_trav0\"" {  } { { "hdl/pixel_algorithm_unit.sv" "pix_trav0" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648140959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver5 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver5\"" {  } { { "hdl/top.sv" "hex_driver5" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648143035 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1676648303299 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test GND " "Pin \"test\" is stuck at GND" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1676648303307 "|top|test"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1676648303307 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1676648303902 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gally/Desktop/445/ECE445/FPGA/output_files/ECE445Final.map.smsg " "Generated suppressed messages file C:/Users/gally/Desktop/445/ECE445/FPGA/output_files/ECE445Final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648304955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676648326718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676648326718 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648327669 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648327669 "|top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648327669 "|top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648327669 "|top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648327669 "|top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648327669 "|top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648327669 "|top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648327669 "|top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648327669 "|top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648327669 "|top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648327669 "|top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648327669 "|top|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "hdl/top.sv" "" { Text "C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/top.sv" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1676648327669 "|top|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1676648327669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676648327669 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676648327669 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676648327669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6527 " "Peak virtual memory: 6527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676648349351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 17 09:39:09 2023 " "Processing ended: Fri Feb 17 09:39:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676648349351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:35 " "Elapsed time: 00:03:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676648349351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:48 " "Total CPU time (on all processors): 00:02:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676648349351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676648349351 ""}
