[09:14:24.483] <TB0>     INFO: *** Welcome to pxar ***
[09:14:24.483] <TB0>     INFO: *** Today: 2016/04/29
[09:14:24.490] <TB0>     INFO: *** Version: b2a7-dirty
[09:14:24.490] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C15.dat
[09:14:24.490] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:14:24.491] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//defaultMaskFile.dat
[09:14:24.491] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters_C15.dat
[09:14:24.565] <TB0>     INFO:         clk: 4
[09:14:24.565] <TB0>     INFO:         ctr: 4
[09:14:24.565] <TB0>     INFO:         sda: 19
[09:14:24.565] <TB0>     INFO:         tin: 9
[09:14:24.565] <TB0>     INFO:         level: 15
[09:14:24.565] <TB0>     INFO:         triggerdelay: 0
[09:14:24.565] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[09:14:24.565] <TB0>     INFO: Log level: DEBUG
[09:14:24.576] <TB0>     INFO: Found DTB DTB_WWXGRB
[09:14:24.589] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[09:14:24.592] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[09:14:24.594] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[09:14:26.149] <TB0>     INFO: DUT info: 
[09:14:26.149] <TB0>     INFO: The DUT currently contains the following objects:
[09:14:26.149] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[09:14:26.149] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[09:14:26.149] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[09:14:26.149] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[09:14:26.149] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.149] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.149] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.149] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.149] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.149] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.149] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.149] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.149] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.149] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.149] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.149] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.150] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.150] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.150] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.150] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[09:14:26.150] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[09:14:26.151] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:14:26.152] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:14:26.158] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29769728
[09:14:26.158] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x162df90
[09:14:26.158] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x15a2770
[09:14:26.158] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0365d94010
[09:14:26.158] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f036bfff510
[09:14:26.158] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29835264 fPxarMemory = 0x7f0365d94010
[09:14:26.159] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 372.2mA
[09:14:26.160] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 475.9mA
[09:14:26.160] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[09:14:26.160] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[09:14:26.560] <TB0>     INFO: enter 'restricted' command line mode
[09:14:26.561] <TB0>     INFO: enter test to run
[09:14:26.561] <TB0>     INFO:   test: FPIXTest no parameter change
[09:14:26.561] <TB0>     INFO:   running: fpixtest
[09:14:26.561] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[09:14:26.563] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[09:14:26.563] <TB0>     INFO: ######################################################################
[09:14:26.563] <TB0>     INFO: PixTestFPIXTest::doTest()
[09:14:26.563] <TB0>     INFO: ######################################################################
[09:14:26.567] <TB0>     INFO: ######################################################################
[09:14:26.567] <TB0>     INFO: PixTestPretest::doTest()
[09:14:26.567] <TB0>     INFO: ######################################################################
[09:14:26.570] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:26.570] <TB0>     INFO:    PixTestPretest::programROC() 
[09:14:26.570] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:44.587] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[09:14:44.587] <TB0>     INFO: IA differences per ROC:  18.5 17.7 17.7 16.9 17.7 19.3 16.9 18.5 19.3 18.5 18.5 19.3 17.7 18.5 19.3 18.5
[09:14:44.652] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:44.652] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[09:14:44.652] <TB0>     INFO:    ----------------------------------------------------------------------
[09:14:44.756] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[09:14:44.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.7688 mA
[09:14:44.958] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  79 Ia 23.7688 mA
[09:14:45.059] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 24.5687 mA
[09:14:45.160] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  78 Ia 23.7688 mA
[09:14:45.261] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  79 Ia 23.7688 mA
[09:14:45.361] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  80 Ia 24.5687 mA
[09:14:45.462] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  78 Ia 23.7688 mA
[09:14:45.562] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  79 Ia 24.5687 mA
[09:14:45.663] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  77 Ia 23.7688 mA
[09:14:45.763] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  78 Ia 23.7688 mA
[09:14:45.864] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  79 Ia 23.7688 mA
[09:14:45.965] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  80 Ia 24.5687 mA
[09:14:46.066] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.7688 mA
[09:14:46.167] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  79 Ia 23.7688 mA
[09:14:46.268] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 24.5687 mA
[09:14:46.368] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  78 Ia 22.9688 mA
[09:14:46.469] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  84 Ia 25.3687 mA
[09:14:46.569] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  77 Ia 22.9688 mA
[09:14:46.671] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  83 Ia 25.3687 mA
[09:14:46.772] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  76 Ia 22.9688 mA
[09:14:46.872] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  82 Ia 24.5687 mA
[09:14:46.973] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  80 Ia 24.5687 mA
[09:14:47.074] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  78 Ia 23.7688 mA
[09:14:47.175] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  79 Ia 23.7688 mA
[09:14:47.277] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.9688 mA
[09:14:47.378] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 24.5687 mA
[09:14:47.478] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  82 Ia 23.7688 mA
[09:14:47.579] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  83 Ia 24.5687 mA
[09:14:47.680] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  81 Ia 24.5687 mA
[09:14:47.780] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  79 Ia 22.9688 mA
[09:14:47.881] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  85 Ia 24.5687 mA
[09:14:47.982] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  83 Ia 24.5687 mA
[09:14:48.083] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  81 Ia 23.7688 mA
[09:14:48.184] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  82 Ia 24.5687 mA
[09:14:48.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  80 Ia 23.7688 mA
[09:14:48.386] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  81 Ia 23.7688 mA
[09:14:48.487] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.1688 mA
[09:14:48.588] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 24.5687 mA
[09:14:48.689] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  87 Ia 24.5687 mA
[09:14:48.790] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  85 Ia 24.5687 mA
[09:14:48.891] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  83 Ia 23.7688 mA
[09:14:48.991] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  84 Ia 24.5687 mA
[09:14:49.092] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  82 Ia 23.7688 mA
[09:14:49.193] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  83 Ia 23.7688 mA
[09:14:49.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  84 Ia 23.7688 mA
[09:14:49.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 24.5687 mA
[09:14:49.495] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  83 Ia 23.7688 mA
[09:14:49.596] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  84 Ia 24.5687 mA
[09:14:49.697] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.7688 mA
[09:14:49.797] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  79 Ia 23.7688 mA
[09:14:49.898] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  80 Ia 24.5687 mA
[09:14:49.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  78 Ia 22.9688 mA
[09:14:50.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  84 Ia 24.5687 mA
[09:14:50.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  82 Ia 24.5687 mA
[09:14:50.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  80 Ia 24.5687 mA
[09:14:50.402] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  78 Ia 23.7688 mA
[09:14:50.503] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  79 Ia 23.7688 mA
[09:14:50.603] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  80 Ia 24.5687 mA
[09:14:50.704] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  78 Ia 23.7688 mA
[09:14:50.805] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  79 Ia 23.7688 mA
[09:14:50.906] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 24.5687 mA
[09:14:51.007] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  76 Ia 24.5687 mA
[09:14:51.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  74 Ia 23.7688 mA
[09:14:51.208] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  75 Ia 24.5687 mA
[09:14:51.309] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  73 Ia 23.7688 mA
[09:14:51.409] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  74 Ia 23.7688 mA
[09:14:51.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  75 Ia 24.5687 mA
[09:14:51.610] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  73 Ia 23.7688 mA
[09:14:51.712] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  74 Ia 23.7688 mA
[09:14:51.814] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  75 Ia 23.7688 mA
[09:14:51.914] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  76 Ia 24.5687 mA
[09:14:52.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  74 Ia 24.5687 mA
[09:14:52.116] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.1688 mA
[09:14:52.217] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  89 Ia 24.5687 mA
[09:14:52.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  87 Ia 24.5687 mA
[09:14:52.419] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  85 Ia 23.7688 mA
[09:14:52.520] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  86 Ia 24.5687 mA
[09:14:52.621] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  84 Ia 23.7688 mA
[09:14:52.721] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  85 Ia 24.5687 mA
[09:14:52.822] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  83 Ia 23.7688 mA
[09:14:52.923] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  84 Ia 23.7688 mA
[09:14:53.024] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  85 Ia 23.7688 mA
[09:14:53.124] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  86 Ia 24.5687 mA
[09:14:53.225] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  84 Ia 23.7688 mA
[09:14:53.326] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.7688 mA
[09:14:53.427] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  79 Ia 24.5687 mA
[09:14:53.528] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  77 Ia 23.7688 mA
[09:14:53.628] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  78 Ia 23.7688 mA
[09:14:53.729] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  79 Ia 24.5687 mA
[09:14:53.830] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  77 Ia 23.7688 mA
[09:14:53.930] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  78 Ia 23.7688 mA
[09:14:54.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  79 Ia 24.5687 mA
[09:14:54.133] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  77 Ia 23.7688 mA
[09:14:54.234] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  78 Ia 23.7688 mA
[09:14:54.335] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  79 Ia 24.5687 mA
[09:14:54.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  77 Ia 23.7688 mA
[09:14:54.538] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.5687 mA
[09:14:54.639] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  76 Ia 23.7688 mA
[09:14:54.740] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  77 Ia 24.5687 mA
[09:14:54.841] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  75 Ia 23.7688 mA
[09:14:54.942] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  76 Ia 24.5687 mA
[09:14:55.043] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  74 Ia 23.7688 mA
[09:14:55.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  75 Ia 24.5687 mA
[09:14:55.244] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  73 Ia 23.7688 mA
[09:14:55.345] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  74 Ia 23.7688 mA
[09:14:55.446] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  75 Ia 24.5687 mA
[09:14:55.547] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  73 Ia 23.7688 mA
[09:14:55.647] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  74 Ia 23.7688 mA
[09:14:55.749] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.5687 mA
[09:14:55.849] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  76 Ia 23.7688 mA
[09:14:55.950] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  77 Ia 23.7688 mA
[09:14:56.050] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  78 Ia 23.7688 mA
[09:14:56.151] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  79 Ia 24.5687 mA
[09:14:56.252] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  77 Ia 23.7688 mA
[09:14:56.353] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  78 Ia 23.7688 mA
[09:14:56.454] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  79 Ia 24.5687 mA
[09:14:56.554] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  77 Ia 23.7688 mA
[09:14:56.655] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  78 Ia 23.7688 mA
[09:14:56.757] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  79 Ia 24.5687 mA
[09:14:56.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  77 Ia 23.7688 mA
[09:14:56.959] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.7688 mA
[09:14:57.060] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  79 Ia 24.5687 mA
[09:14:57.160] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  77 Ia 23.7688 mA
[09:14:57.261] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  78 Ia 23.7688 mA
[09:14:57.361] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  79 Ia 24.5687 mA
[09:14:57.462] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  77 Ia 23.7688 mA
[09:14:57.563] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  78 Ia 24.5687 mA
[09:14:57.664] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  76 Ia 23.7688 mA
[09:14:57.765] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  77 Ia 23.7688 mA
[09:14:57.865] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  78 Ia 24.5687 mA
[09:14:57.967] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  76 Ia 23.7688 mA
[09:14:58.067] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  77 Ia 23.7688 mA
[09:14:58.168] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.5687 mA
[09:14:58.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  76 Ia 23.7688 mA
[09:14:58.371] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  77 Ia 23.7688 mA
[09:14:58.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  78 Ia 24.5687 mA
[09:14:58.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  76 Ia 23.7688 mA
[09:14:58.672] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  77 Ia 23.7688 mA
[09:14:58.773] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  78 Ia 24.5687 mA
[09:14:58.874] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  76 Ia 23.7688 mA
[09:14:58.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  77 Ia 23.7688 mA
[09:14:59.074] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  78 Ia 24.5687 mA
[09:14:59.175] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  76 Ia 23.7688 mA
[09:14:59.275] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  77 Ia 23.7688 mA
[09:14:59.377] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.1688 mA
[09:14:59.477] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  89 Ia 25.3687 mA
[09:14:59.578] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  82 Ia 24.5687 mA
[09:14:59.679] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  80 Ia 23.7688 mA
[09:14:59.780] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  81 Ia 23.7688 mA
[09:14:59.880] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  82 Ia 23.7688 mA
[09:14:59.981] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  83 Ia 24.5687 mA
[09:15:00.082] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  81 Ia 23.7688 mA
[09:15:00.182] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  82 Ia 24.5687 mA
[09:15:00.283] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  80 Ia 23.7688 mA
[09:15:00.383] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  81 Ia 23.7688 mA
[09:15:00.484] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  82 Ia 24.5687 mA
[09:15:00.586] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.9688 mA
[09:15:00.687] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  84 Ia 25.3687 mA
[09:15:00.788] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  77 Ia 22.9688 mA
[09:15:00.889] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  83 Ia 25.3687 mA
[09:15:00.989] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  76 Ia 22.9688 mA
[09:15:01.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  82 Ia 24.5687 mA
[09:15:01.191] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  80 Ia 24.5687 mA
[09:15:01.291] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  78 Ia 23.7688 mA
[09:15:01.392] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  79 Ia 23.7688 mA
[09:15:01.493] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  80 Ia 24.5687 mA
[09:15:01.594] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  78 Ia 23.7688 mA
[09:15:01.694] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  79 Ia 23.7688 mA
[09:15:01.796] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.5687 mA
[09:15:01.897] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  76 Ia 23.7688 mA
[09:15:01.998] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  77 Ia 24.5687 mA
[09:15:02.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  75 Ia 23.7688 mA
[09:15:02.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  76 Ia 24.5687 mA
[09:15:02.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  74 Ia 23.7688 mA
[09:15:02.401] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  75 Ia 23.7688 mA
[09:15:02.502] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  76 Ia 23.7688 mA
[09:15:02.603] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  77 Ia 24.5687 mA
[09:15:02.704] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  75 Ia 23.7688 mA
[09:15:02.805] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  76 Ia 24.5687 mA
[09:15:02.905] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  74 Ia 23.7688 mA
[09:15:03.007] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.7688 mA
[09:15:03.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  79 Ia 24.5687 mA
[09:15:03.208] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  77 Ia 23.7688 mA
[09:15:03.310] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  78 Ia 23.7688 mA
[09:15:03.411] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  79 Ia 24.5687 mA
[09:15:03.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  77 Ia 23.7688 mA
[09:15:03.613] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  78 Ia 24.5687 mA
[09:15:03.714] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  76 Ia 23.7688 mA
[09:15:03.814] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  77 Ia 23.7688 mA
[09:15:03.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  78 Ia 23.7688 mA
[09:15:04.015] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  79 Ia 24.5687 mA
[09:15:04.116] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 23.7688 mA
[09:15:04.145] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[09:15:04.145] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  79
[09:15:04.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  81
[09:15:04.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  84
[09:15:04.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  79
[09:15:04.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  74
[09:15:04.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  84
[09:15:04.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  77
[09:15:04.146] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  74
[09:15:04.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  77
[09:15:04.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  77
[09:15:04.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  77
[09:15:04.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  82
[09:15:04.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  79
[09:15:04.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  74
[09:15:04.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[09:15:05.975] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 377.8 mA = 23.6125 mA/ROC
[09:15:05.975] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  19.3  19.3  20.1  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3
[09:15:06.009] <TB0>     INFO:    ----------------------------------------------------------------------
[09:15:06.009] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[09:15:06.009] <TB0>     INFO:    ----------------------------------------------------------------------
[09:15:06.144] <TB0>     INFO: Expecting 231680 events.
[09:15:14.356] <TB0>     INFO: 231680 events read in total (7495ms).
[09:15:14.513] <TB0>     INFO: Test took 8502ms.
[09:15:14.714] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 86 and Delta(CalDel) = 58
[09:15:14.718] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 83 and Delta(CalDel) = 62
[09:15:14.721] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 79 and Delta(CalDel) = 66
[09:15:14.725] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 71 and Delta(CalDel) = 60
[09:15:14.728] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 70 and Delta(CalDel) = 63
[09:15:14.731] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 99 and Delta(CalDel) = 62
[09:15:14.735] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 87 and Delta(CalDel) = 59
[09:15:14.739] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 94 and Delta(CalDel) = 59
[09:15:14.743] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 79 and Delta(CalDel) = 63
[09:15:14.746] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 68 and Delta(CalDel) = 61
[09:15:14.750] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 92 and Delta(CalDel) = 63
[09:15:14.754] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 78 and Delta(CalDel) = 62
[09:15:14.758] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 76 and Delta(CalDel) = 65
[09:15:14.762] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 91 and Delta(CalDel) = 68
[09:15:14.765] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 88 and Delta(CalDel) = 63
[09:15:14.770] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 73 and Delta(CalDel) = 58
[09:15:14.816] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[09:15:14.856] <TB0>     INFO:    ----------------------------------------------------------------------
[09:15:14.856] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[09:15:14.856] <TB0>     INFO:    ----------------------------------------------------------------------
[09:15:14.992] <TB0>     INFO: Expecting 231680 events.
[09:15:23.108] <TB0>     INFO: 231680 events read in total (7401ms).
[09:15:23.112] <TB0>     INFO: Test took 8251ms.
[09:15:23.134] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29.5
[09:15:23.451] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[09:15:23.455] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 33.5
[09:15:23.458] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29.5
[09:15:23.462] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[09:15:23.466] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 31
[09:15:23.469] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 117 +/- 29
[09:15:23.473] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[09:15:23.477] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 159 +/- 32.5
[09:15:23.481] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[09:15:23.484] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[09:15:23.488] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[09:15:23.492] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31.5
[09:15:23.495] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 34
[09:15:23.499] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[09:15:23.503] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 112 +/- 29.5
[09:15:23.538] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[09:15:23.538] <TB0>     INFO: CalDel:      124   138   151   134   147   137   117   127   159   139   143   142   144   149   143   112
[09:15:23.538] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    53    51    51
[09:15:23.542] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C0.dat
[09:15:23.542] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C1.dat
[09:15:23.542] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C2.dat
[09:15:23.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C3.dat
[09:15:23.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C4.dat
[09:15:23.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C5.dat
[09:15:23.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C6.dat
[09:15:23.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C7.dat
[09:15:23.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C8.dat
[09:15:23.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C9.dat
[09:15:23.543] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C10.dat
[09:15:23.544] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C11.dat
[09:15:23.544] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C12.dat
[09:15:23.544] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C13.dat
[09:15:23.544] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C14.dat
[09:15:23.544] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters_C15.dat
[09:15:23.544] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:15:23.544] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:15:23.544] <TB0>     INFO: PixTestPretest::doTest() done, duration: 56 seconds
[09:15:23.544] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[09:15:23.629] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[09:15:23.629] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[09:15:23.629] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[09:15:23.630] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[09:15:23.632] <TB0>     INFO: ######################################################################
[09:15:23.632] <TB0>     INFO: PixTestTiming::doTest()
[09:15:23.632] <TB0>     INFO: ######################################################################
[09:15:23.633] <TB0>     INFO:    ----------------------------------------------------------------------
[09:15:23.633] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[09:15:23.633] <TB0>     INFO:    ----------------------------------------------------------------------
[09:15:23.633] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:15:25.539] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:15:27.811] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:15:30.083] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:15:32.356] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:15:34.632] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:15:36.906] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:15:39.194] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:15:41.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:15:42.988] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:15:44.509] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:15:46.028] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:15:47.562] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:15:49.081] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:15:50.613] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:15:52.137] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:15:53.661] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:15:55.183] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:15:56.705] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:15:58.237] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:15:59.762] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:16:01.299] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:16:02.819] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:16:04.342] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:16:05.864] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:16:07.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:16:08.912] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:16:12.885] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:16:14.407] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:16:15.930] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:16:17.452] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:16:18.974] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:16:20.498] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:16:22.031] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:16:23.552] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:16:25.071] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:16:26.600] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:16:28.138] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:16:29.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:16:31.178] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:16:32.699] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:16:34.971] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:16:36.493] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:16:38.013] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:16:39.535] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:16:41.055] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:16:42.576] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:16:44.096] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:16:45.617] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:16:47.890] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:16:50.163] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:16:52.436] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:16:54.710] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:16:56.984] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:16:59.257] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:17:01.530] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:17:03.803] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:17:06.076] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:17:08.350] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:17:10.623] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:17:12.896] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:17:15.170] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:17:17.443] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:17:19.717] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:17:21.991] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:17:24.265] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:17:26.538] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:17:28.811] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:17:31.084] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:17:33.358] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:17:35.632] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:17:37.905] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:17:40.178] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:17:42.452] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:17:44.724] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:17:46.998] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:17:49.271] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:17:51.545] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:17:53.819] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:17:56.092] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:17:58.365] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:18:01.390] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:18:13.777] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:18:25.338] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:18:37.720] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:18:50.124] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:19:02.504] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:19:14.861] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:19:27.254] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:19:28.774] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:19:30.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:19:31.815] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:19:33.336] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:19:34.856] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:19:36.376] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:19:37.896] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:19:39.417] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:19:40.937] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:19:42.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:19:43.978] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:19:45.499] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:19:47.020] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:19:48.539] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:19:50.060] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:19:51.580] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:19:53.853] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:19:55.374] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:19:56.895] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:19:58.417] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:19:59.938] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:20:01.458] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:20:02.979] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:20:04.500] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:20:06.773] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:20:09.046] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:20:11.319] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:20:13.592] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:20:15.866] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:20:18.139] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:20:20.413] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:20:22.686] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:20:24.959] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:20:27.232] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:20:29.505] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:20:31.778] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:20:34.052] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:20:36.325] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:20:38.598] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:20:41.256] <TB0>     INFO: TBM Phase Settings: 236
[09:20:41.256] <TB0>     INFO: 400MHz Phase: 3
[09:20:41.256] <TB0>     INFO: 160MHz Phase: 7
[09:20:41.256] <TB0>     INFO: Functional Phase Area: 3
[09:20:41.259] <TB0>     INFO: Test took 317627 ms.
[09:20:41.259] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[09:20:41.259] <TB0>     INFO:    ----------------------------------------------------------------------
[09:20:41.259] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[09:20:41.259] <TB0>     INFO:    ----------------------------------------------------------------------
[09:20:41.260] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[09:20:42.401] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[09:20:46.178] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[09:20:49.953] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[09:20:53.729] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[09:20:57.505] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[09:21:01.281] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[09:21:05.057] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[09:21:08.832] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[09:21:10.351] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[09:21:11.871] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[09:21:13.391] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[09:21:14.911] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[09:21:16.431] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[09:21:17.955] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[09:21:19.475] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[09:21:20.995] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[09:21:22.703] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[09:21:24.976] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[09:21:27.249] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[09:21:29.522] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[09:21:31.795] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[09:21:34.069] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[09:21:36.343] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[09:21:37.866] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[09:21:39.386] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[09:21:41.659] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[09:21:43.932] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[09:21:46.205] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[09:21:48.479] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[09:21:50.752] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[09:21:53.026] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[09:21:54.545] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[09:21:56.253] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[09:21:58.527] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[09:22:00.802] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[09:22:03.077] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[09:22:05.350] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[09:22:07.622] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[09:22:09.895] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[09:22:11.416] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[09:22:12.936] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[09:22:15.209] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[09:22:17.483] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[09:22:19.756] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[09:22:22.029] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[09:22:24.302] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[09:22:26.575] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[09:22:28.095] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[09:22:29.615] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[09:22:31.888] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[09:22:34.162] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[09:22:36.437] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[09:22:38.711] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[09:22:40.984] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[09:22:43.258] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[09:22:44.777] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[09:22:46.297] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[09:22:47.818] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[09:22:49.337] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[09:22:50.857] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[09:22:52.377] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[09:22:53.897] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[09:22:55.416] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[09:22:57.319] <TB0>     INFO: ROC Delay Settings: 227
[09:22:57.319] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[09:22:57.319] <TB0>     INFO: ROC Port 0 Delay: 3
[09:22:57.319] <TB0>     INFO: ROC Port 1 Delay: 4
[09:22:57.319] <TB0>     INFO: Functional ROC Area: 5
[09:22:57.322] <TB0>     INFO: Test took 136063 ms.
[09:22:57.322] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[09:22:57.322] <TB0>     INFO:    ----------------------------------------------------------------------
[09:22:57.322] <TB0>     INFO:    PixTestTiming::TimingTest()
[09:22:57.322] <TB0>     INFO:    ----------------------------------------------------------------------
[09:22:58.461] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 a101 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 
[09:22:58.461] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 a102 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[09:22:58.461] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4069 4069 4069 4069 4069 4069 4069 4069 e022 c000 a103 8000 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[09:22:58.461] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[09:23:12.552] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:12.552] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[09:23:26.604] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:26.604] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[09:23:40.619] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:40.619] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[09:23:54.632] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:23:54.632] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[09:24:08.677] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:08.677] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[09:24:22.769] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:22.769] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[09:24:36.948] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:36.948] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[09:24:51.040] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:24:51.040] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[09:25:04.998] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:05.000] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[09:25:18.999] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:19.381] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:19.394] <TB0>     INFO: Decoding statistics:
[09:25:19.394] <TB0>     INFO:   General information:
[09:25:19.394] <TB0>     INFO: 	 16bit words read:         240000000
[09:25:19.394] <TB0>     INFO: 	 valid events total:       20000000
[09:25:19.395] <TB0>     INFO: 	 empty events:             20000000
[09:25:19.395] <TB0>     INFO: 	 valid events with pixels: 0
[09:25:19.395] <TB0>     INFO: 	 valid pixel hits:         0
[09:25:19.395] <TB0>     INFO:   Event errors: 	           0
[09:25:19.395] <TB0>     INFO: 	 start marker:             0
[09:25:19.395] <TB0>     INFO: 	 stop marker:              0
[09:25:19.395] <TB0>     INFO: 	 overflow:                 0
[09:25:19.395] <TB0>     INFO: 	 invalid 5bit words:       0
[09:25:19.395] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[09:25:19.395] <TB0>     INFO:   TBM errors: 		           0
[09:25:19.395] <TB0>     INFO: 	 flawed TBM headers:       0
[09:25:19.395] <TB0>     INFO: 	 flawed TBM trailers:      0
[09:25:19.395] <TB0>     INFO: 	 event ID mismatches:      0
[09:25:19.395] <TB0>     INFO:   ROC errors: 		           0
[09:25:19.395] <TB0>     INFO: 	 missing ROC header(s):    0
[09:25:19.395] <TB0>     INFO: 	 misplaced readback start: 0
[09:25:19.395] <TB0>     INFO:   Pixel decoding errors:	   0
[09:25:19.395] <TB0>     INFO: 	 pixel data incomplete:    0
[09:25:19.395] <TB0>     INFO: 	 pixel address:            0
[09:25:19.395] <TB0>     INFO: 	 pulse height fill bit:    0
[09:25:19.395] <TB0>     INFO: 	 buffer corruption:        0
[09:25:19.395] <TB0>     INFO:    ----------------------------------------------------------------------
[09:25:19.395] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[09:25:19.395] <TB0>     INFO:    ----------------------------------------------------------------------
[09:25:19.395] <TB0>     INFO:    ----------------------------------------------------------------------
[09:25:19.395] <TB0>     INFO:    Read back bit status: 1
[09:25:19.395] <TB0>     INFO:    ----------------------------------------------------------------------
[09:25:19.395] <TB0>     INFO:    ----------------------------------------------------------------------
[09:25:19.395] <TB0>     INFO:    Timings are good!
[09:25:19.395] <TB0>     INFO:    ----------------------------------------------------------------------
[09:25:19.395] <TB0>     INFO: Test took 142073 ms.
[09:25:19.395] <TB0>     INFO: PixTestTiming::TimingTest() done.
[09:25:19.395] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:25:19.395] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:25:19.395] <TB0>     INFO: PixTestTiming::doTest took 595765 ms.
[09:25:19.395] <TB0>     INFO: PixTestTiming::doTest() done
[09:25:19.396] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[09:25:19.396] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[09:25:19.396] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[09:25:19.396] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[09:25:19.396] <TB0>     INFO: Write out ROCDelayScan3_V0
[09:25:19.396] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[09:25:19.397] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[09:25:19.748] <TB0>     INFO: ######################################################################
[09:25:19.748] <TB0>     INFO: PixTestAlive::doTest()
[09:25:19.748] <TB0>     INFO: ######################################################################
[09:25:19.751] <TB0>     INFO:    ----------------------------------------------------------------------
[09:25:19.751] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:25:19.751] <TB0>     INFO:    ----------------------------------------------------------------------
[09:25:19.753] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:25:20.098] <TB0>     INFO: Expecting 41600 events.
[09:25:24.179] <TB0>     INFO: 41600 events read in total (3366ms).
[09:25:24.180] <TB0>     INFO: Test took 4427ms.
[09:25:24.188] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:24.188] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[09:25:24.188] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[09:25:24.564] <TB0>     INFO: PixTestAlive::aliveTest() done
[09:25:24.564] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:25:24.564] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:25:24.568] <TB0>     INFO:    ----------------------------------------------------------------------
[09:25:24.568] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:25:24.568] <TB0>     INFO:    ----------------------------------------------------------------------
[09:25:24.569] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:25:24.914] <TB0>     INFO: Expecting 41600 events.
[09:25:27.893] <TB0>     INFO: 41600 events read in total (2264ms).
[09:25:27.894] <TB0>     INFO: Test took 3325ms.
[09:25:27.894] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:27.894] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[09:25:27.894] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[09:25:27.894] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[09:25:28.301] <TB0>     INFO: PixTestAlive::maskTest() done
[09:25:28.301] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:25:28.304] <TB0>     INFO:    ----------------------------------------------------------------------
[09:25:28.304] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:25:28.304] <TB0>     INFO:    ----------------------------------------------------------------------
[09:25:28.305] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:25:28.649] <TB0>     INFO: Expecting 41600 events.
[09:25:32.714] <TB0>     INFO: 41600 events read in total (3350ms).
[09:25:32.714] <TB0>     INFO: Test took 4409ms.
[09:25:32.723] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:32.723] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[09:25:32.723] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[09:25:33.099] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[09:25:33.099] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:25:33.099] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[09:25:33.099] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[09:25:33.107] <TB0>     INFO: ######################################################################
[09:25:33.107] <TB0>     INFO: PixTestTrim::doTest()
[09:25:33.107] <TB0>     INFO: ######################################################################
[09:25:33.110] <TB0>     INFO:    ----------------------------------------------------------------------
[09:25:33.110] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[09:25:33.110] <TB0>     INFO:    ----------------------------------------------------------------------
[09:25:33.187] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[09:25:33.188] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:25:33.213] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:25:33.213] <TB0>     INFO:     run 1 of 1
[09:25:33.214] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:25:33.558] <TB0>     INFO: Expecting 5025280 events.
[09:26:18.939] <TB0>     INFO: 1419352 events read in total (44666ms).
[09:27:03.334] <TB0>     INFO: 2821536 events read in total (89061ms).
[09:27:46.783] <TB0>     INFO: 4232464 events read in total (132510ms).
[09:28:11.919] <TB0>     INFO: 5025280 events read in total (157646ms).
[09:28:11.958] <TB0>     INFO: Test took 158744ms.
[09:28:12.013] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:28:12.112] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:28:13.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:28:14.779] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:28:16.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:28:17.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:28:18.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:28:19.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:28:21.306] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:28:22.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:28:23.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:28:25.166] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:28:26.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:28:27.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:28:29.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:28:30.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:28:31.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:28:32.854] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 229138432
[09:28:32.858] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.0709 minThrLimit = 97.0686 minThrNLimit = 120.643 -> result = 97.0709 -> 97
[09:28:32.858] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5 minThrLimit = 86.4717 minThrNLimit = 106.356 -> result = 86.5 -> 86
[09:28:32.858] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.3831 minThrLimit = 86.3224 minThrNLimit = 104.968 -> result = 86.3831 -> 86
[09:28:32.859] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.7494 minThrLimit = 76.7267 minThrNLimit = 99.0285 -> result = 76.7494 -> 76
[09:28:32.859] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.1788 minThrLimit = 81.1782 minThrNLimit = 101.655 -> result = 81.1788 -> 81
[09:28:32.860] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4682 minThrLimit = 93.4461 minThrNLimit = 122.541 -> result = 93.4682 -> 93
[09:28:32.860] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6004 minThrLimit = 91.5694 minThrNLimit = 113.354 -> result = 91.6004 -> 91
[09:28:32.860] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3081 minThrLimit = 90.2085 minThrNLimit = 111.741 -> result = 90.3081 -> 90
[09:28:32.861] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 77.67 minThrLimit = 77.5165 minThrNLimit = 100.324 -> result = 77.67 -> 77
[09:28:32.861] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.741 minThrLimit = 82.7289 minThrNLimit = 105.07 -> result = 82.741 -> 82
[09:28:32.862] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7447 minThrLimit = 89.7192 minThrNLimit = 108.346 -> result = 89.7447 -> 89
[09:28:32.862] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.9601 minThrLimit = 81.9515 minThrNLimit = 101.221 -> result = 81.9601 -> 81
[09:28:32.862] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1036 minThrLimit = 87.0591 minThrNLimit = 107.789 -> result = 87.1036 -> 87
[09:28:32.863] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.9721 minThrLimit = 84.9536 minThrNLimit = 103.757 -> result = 84.9721 -> 84
[09:28:32.863] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 76.7152 minThrLimit = 76.6663 minThrNLimit = 101.549 -> result = 76.7152 -> 76
[09:28:32.863] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8436 minThrLimit = 88.8331 minThrNLimit = 109.343 -> result = 88.8436 -> 88
[09:28:32.863] <TB0>     INFO: ROC 0 VthrComp = 97
[09:28:32.864] <TB0>     INFO: ROC 1 VthrComp = 86
[09:28:32.864] <TB0>     INFO: ROC 2 VthrComp = 86
[09:28:32.864] <TB0>     INFO: ROC 3 VthrComp = 76
[09:28:32.864] <TB0>     INFO: ROC 4 VthrComp = 81
[09:28:32.864] <TB0>     INFO: ROC 5 VthrComp = 93
[09:28:32.865] <TB0>     INFO: ROC 6 VthrComp = 91
[09:28:32.865] <TB0>     INFO: ROC 7 VthrComp = 90
[09:28:32.865] <TB0>     INFO: ROC 8 VthrComp = 77
[09:28:32.865] <TB0>     INFO: ROC 9 VthrComp = 82
[09:28:32.865] <TB0>     INFO: ROC 10 VthrComp = 89
[09:28:32.866] <TB0>     INFO: ROC 11 VthrComp = 81
[09:28:32.866] <TB0>     INFO: ROC 12 VthrComp = 87
[09:28:32.866] <TB0>     INFO: ROC 13 VthrComp = 84
[09:28:32.866] <TB0>     INFO: ROC 14 VthrComp = 76
[09:28:32.866] <TB0>     INFO: ROC 15 VthrComp = 88
[09:28:32.866] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[09:28:32.866] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:28:32.884] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:28:32.884] <TB0>     INFO:     run 1 of 1
[09:28:32.884] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:28:33.229] <TB0>     INFO: Expecting 5025280 events.
[09:29:09.020] <TB0>     INFO: 885936 events read in total (35076ms).
[09:29:44.061] <TB0>     INFO: 1769688 events read in total (70117ms).
[09:30:18.605] <TB0>     INFO: 2652952 events read in total (104661ms).
[09:30:53.760] <TB0>     INFO: 3527184 events read in total (139816ms).
[09:31:28.743] <TB0>     INFO: 4397568 events read in total (174799ms).
[09:31:54.222] <TB0>     INFO: 5025280 events read in total (200278ms).
[09:31:54.295] <TB0>     INFO: Test took 201411ms.
[09:31:54.471] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:31:54.829] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:31:56.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:31:57.979] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:31:59.558] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:32:01.113] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:32:02.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:32:04.232] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:32:05.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:32:07.383] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:32:08.931] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:32:10.496] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:32:12.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:32:13.666] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:32:15.230] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:32:16.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:32:18.376] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:32:19.953] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 272445440
[09:32:19.956] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.8904 for pixel 2/13 mean/min/max = 43.9517/31.6427/56.2607
[09:32:19.956] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.524 for pixel 18/67 mean/min/max = 43.7244/32.5223/54.9264
[09:32:19.957] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.8769 for pixel 21/79 mean/min/max = 45.2813/32.1349/58.4277
[09:32:19.957] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.6257 for pixel 23/4 mean/min/max = 46.6324/36.5487/56.7161
[09:32:19.957] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.7757 for pixel 21/1 mean/min/max = 44.4891/32.6929/56.2852
[09:32:19.958] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.304 for pixel 0/2 mean/min/max = 44.4251/33.4711/55.3792
[09:32:19.958] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 58.7456 for pixel 23/0 mean/min/max = 45.9964/33.2069/58.7859
[09:32:19.958] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.1873 for pixel 0/66 mean/min/max = 44.9766/33.6354/56.3177
[09:32:19.959] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 59.1607 for pixel 11/7 mean/min/max = 47.2683/35.3269/59.2098
[09:32:19.959] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.3006 for pixel 24/76 mean/min/max = 43.7824/33.075/54.4898
[09:32:19.959] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 63.843 for pixel 16/3 mean/min/max = 48.3345/32.5548/64.1142
[09:32:19.960] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.5102 for pixel 24/69 mean/min/max = 45.7448/33.9362/57.5533
[09:32:19.960] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.3389 for pixel 17/79 mean/min/max = 43.5638/31.7363/55.3913
[09:32:19.960] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 63.2195 for pixel 0/7 mean/min/max = 47.6163/32.0083/63.2242
[09:32:19.961] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.569 for pixel 20/39 mean/min/max = 46.2242/36.798/55.6503
[09:32:19.961] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.1418 for pixel 26/77 mean/min/max = 45.5756/34.9096/56.2415
[09:32:19.961] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[09:32:20.093] <TB0>     INFO: Expecting 411648 events.
[09:32:27.722] <TB0>     INFO: 411648 events read in total (6914ms).
[09:32:27.729] <TB0>     INFO: Expecting 411648 events.
[09:32:35.278] <TB0>     INFO: 411648 events read in total (6887ms).
[09:32:35.286] <TB0>     INFO: Expecting 411648 events.
[09:32:42.878] <TB0>     INFO: 411648 events read in total (6925ms).
[09:32:42.888] <TB0>     INFO: Expecting 411648 events.
[09:32:50.534] <TB0>     INFO: 411648 events read in total (6978ms).
[09:32:50.548] <TB0>     INFO: Expecting 411648 events.
[09:32:58.188] <TB0>     INFO: 411648 events read in total (6983ms).
[09:32:58.205] <TB0>     INFO: Expecting 411648 events.
[09:33:05.748] <TB0>     INFO: 411648 events read in total (6887ms).
[09:33:05.767] <TB0>     INFO: Expecting 411648 events.
[09:33:13.321] <TB0>     INFO: 411648 events read in total (6897ms).
[09:33:13.343] <TB0>     INFO: Expecting 411648 events.
[09:33:20.889] <TB0>     INFO: 411648 events read in total (6891ms).
[09:33:20.912] <TB0>     INFO: Expecting 411648 events.
[09:33:28.613] <TB0>     INFO: 411648 events read in total (7046ms).
[09:33:28.638] <TB0>     INFO: Expecting 411648 events.
[09:33:36.127] <TB0>     INFO: 411648 events read in total (6844ms).
[09:33:36.154] <TB0>     INFO: Expecting 411648 events.
[09:33:43.687] <TB0>     INFO: 411648 events read in total (6881ms).
[09:33:43.717] <TB0>     INFO: Expecting 411648 events.
[09:33:51.332] <TB0>     INFO: 411648 events read in total (6968ms).
[09:33:51.364] <TB0>     INFO: Expecting 411648 events.
[09:33:58.789] <TB0>     INFO: 411648 events read in total (6780ms).
[09:33:58.822] <TB0>     INFO: Expecting 411648 events.
[09:34:06.186] <TB0>     INFO: 411648 events read in total (6717ms).
[09:34:06.220] <TB0>     INFO: Expecting 411648 events.
[09:34:13.822] <TB0>     INFO: 411648 events read in total (6952ms).
[09:34:13.860] <TB0>     INFO: Expecting 411648 events.
[09:34:21.383] <TB0>     INFO: 411648 events read in total (6890ms).
[09:34:21.424] <TB0>     INFO: Test took 121464ms.
[09:34:21.914] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.25 < 35 for itrim+1 = 103; old thr = 34.7614 ... break
[09:34:21.943] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9182 < 35 for itrim+1 = 88; old thr = 34.8739 ... break
[09:34:21.973] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0834 < 35 for itrim+1 = 101; old thr = 34.9682 ... break
[09:34:22.014] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1497 < 35 for itrim+1 = 106; old thr = 34.9924 ... break
[09:34:22.055] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0876 < 35 for itrim = 99; old thr = 34.526 ... break
[09:34:22.090] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1796 < 35 for itrim = 92; old thr = 34.1409 ... break
[09:34:22.120] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.021 < 35 for itrim = 96; old thr = 34.6932 ... break
[09:34:22.150] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.162 < 35 for itrim = 96; old thr = 34.5983 ... break
[09:34:22.187] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1299 < 35 for itrim = 108; old thr = 34.6036 ... break
[09:34:22.221] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.7097 < 35 for itrim = 81; old thr = 34.0697 ... break
[09:34:22.246] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3832 < 35 for itrim = 106; old thr = 34.2002 ... break
[09:34:22.274] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6217 < 35 for itrim+1 = 98; old thr = 34.5981 ... break
[09:34:22.303] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0319 < 35 for itrim = 95; old thr = 34.5753 ... break
[09:34:22.322] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0985 < 35 for itrim = 95; old thr = 34.2986 ... break
[09:34:22.365] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7273 < 35 for itrim+1 = 100; old thr = 34.6157 ... break
[09:34:22.398] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.073 < 35 for itrim = 94; old thr = 34.3975 ... break
[09:34:22.475] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[09:34:22.489] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:34:22.489] <TB0>     INFO:     run 1 of 1
[09:34:22.490] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:34:22.841] <TB0>     INFO: Expecting 5025280 events.
[09:34:58.391] <TB0>     INFO: 871912 events read in total (34835ms).
[09:35:33.235] <TB0>     INFO: 1742568 events read in total (69679ms).
[09:36:08.036] <TB0>     INFO: 2613256 events read in total (104480ms).
[09:36:42.851] <TB0>     INFO: 3473672 events read in total (139295ms).
[09:37:18.151] <TB0>     INFO: 4329288 events read in total (174595ms).
[09:37:46.533] <TB0>     INFO: 5025280 events read in total (202977ms).
[09:37:46.601] <TB0>     INFO: Test took 204111ms.
[09:37:46.789] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:37:47.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:37:48.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:37:50.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:37:51.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:37:53.290] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:37:54.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:37:56.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:37:57.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:37:59.393] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:38:00.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:38:02.412] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:38:03.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:38:05.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:38:07.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:38:08.653] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:38:10.146] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:38:11.697] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 246714368
[09:38:11.699] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.432994 .. 50.563702
[09:38:11.774] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 60 (-1/-1) hits flags = 528 (plus default)
[09:38:11.783] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:38:11.784] <TB0>     INFO:     run 1 of 1
[09:38:11.784] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:38:12.126] <TB0>     INFO: Expecting 1996800 events.
[09:38:53.065] <TB0>     INFO: 1154920 events read in total (40224ms).
[09:39:22.625] <TB0>     INFO: 1996800 events read in total (69784ms).
[09:39:22.643] <TB0>     INFO: Test took 70859ms.
[09:39:22.683] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:39:22.771] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:39:23.777] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:39:24.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:39:25.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:39:26.763] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:39:27.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:39:28.759] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:39:29.755] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:39:30.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:39:31.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:39:32.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:39:33.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:39:34.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:39:35.739] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:39:36.733] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:39:37.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:39:38.739] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239480832
[09:39:38.819] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.334878 .. 43.530364
[09:39:38.894] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 53 (-1/-1) hits flags = 528 (plus default)
[09:39:38.904] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:39:38.904] <TB0>     INFO:     run 1 of 1
[09:39:38.904] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:39:39.246] <TB0>     INFO: Expecting 1497600 events.
[09:40:20.409] <TB0>     INFO: 1157672 events read in total (40448ms).
[09:40:32.709] <TB0>     INFO: 1497600 events read in total (52748ms).
[09:40:32.722] <TB0>     INFO: Test took 53818ms.
[09:40:32.752] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:40:32.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:40:33.764] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:40:34.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:40:35.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:40:36.587] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:40:37.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:40:38.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:40:39.409] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:40:40.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:40:41.285] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:40:42.228] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:40:43.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:40:44.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:40:45.035] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:40:45.968] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:40:46.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:40:47.848] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294793216
[09:40:47.931] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.242555 .. 39.911678
[09:40:48.008] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 49 (-1/-1) hits flags = 528 (plus default)
[09:40:48.018] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:40:48.018] <TB0>     INFO:     run 1 of 1
[09:40:48.018] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:40:48.366] <TB0>     INFO: Expecting 1231360 events.
[09:41:29.603] <TB0>     INFO: 1180704 events read in total (40522ms).
[09:41:31.768] <TB0>     INFO: 1231360 events read in total (42689ms).
[09:41:31.785] <TB0>     INFO: Test took 43767ms.
[09:41:31.814] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:41:31.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:41:32.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:41:33.798] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:41:34.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:41:35.692] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:41:36.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:41:37.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:41:38.536] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:41:39.480] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:41:40.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:41:41.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:41:42.327] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:41:43.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:41:44.213] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:41:45.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:41:46.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:41:47.045] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309764096
[09:41:47.127] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.468724 .. 39.524248
[09:41:47.203] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 49 (-1/-1) hits flags = 528 (plus default)
[09:41:47.213] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:41:47.213] <TB0>     INFO:     run 1 of 1
[09:41:47.213] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:41:47.556] <TB0>     INFO: Expecting 1198080 events.
[09:42:29.533] <TB0>     INFO: 1171480 events read in total (41262ms).
[09:42:30.845] <TB0>     INFO: 1198080 events read in total (42574ms).
[09:42:30.861] <TB0>     INFO: Test took 43649ms.
[09:42:30.890] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:42:30.949] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:42:31.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:42:32.871] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:42:33.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:42:34.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:42:35.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:42:36.695] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:42:37.660] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:42:38.622] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:42:39.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:42:40.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:42:41.526] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:42:42.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:42:43.335] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:42:44.234] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:42:45.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:42:46.058] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 315658240
[09:42:46.140] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[09:42:46.141] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[09:42:46.151] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:42:46.151] <TB0>     INFO:     run 1 of 1
[09:42:46.151] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:42:46.494] <TB0>     INFO: Expecting 1364480 events.
[09:43:26.204] <TB0>     INFO: 1076240 events read in total (38995ms).
[09:43:37.303] <TB0>     INFO: 1364480 events read in total (50095ms).
[09:43:37.320] <TB0>     INFO: Test took 51169ms.
[09:43:37.368] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:43:37.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:43:38.512] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:43:39.522] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:43:40.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:43:41.460] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:43:42.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:43:43.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:43:44.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:43:45.339] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:43:46.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:43:47.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:43:48.244] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:43:49.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:43:50.179] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:43:51.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:43:52.119] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:43:53.092] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 274837504
[09:43:53.124] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C0.dat
[09:43:53.124] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C1.dat
[09:43:53.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C2.dat
[09:43:53.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C3.dat
[09:43:53.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C4.dat
[09:43:53.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C5.dat
[09:43:53.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C6.dat
[09:43:53.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C7.dat
[09:43:53.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C8.dat
[09:43:53.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C9.dat
[09:43:53.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C10.dat
[09:43:53.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C11.dat
[09:43:53.125] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C12.dat
[09:43:53.126] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C13.dat
[09:43:53.126] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C14.dat
[09:43:53.126] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C15.dat
[09:43:53.126] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C0.dat
[09:43:53.134] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C1.dat
[09:43:53.141] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C2.dat
[09:43:53.148] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C3.dat
[09:43:53.155] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C4.dat
[09:43:53.162] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C5.dat
[09:43:53.170] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C6.dat
[09:43:53.177] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C7.dat
[09:43:53.184] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C8.dat
[09:43:53.191] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C9.dat
[09:43:53.198] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C10.dat
[09:43:53.206] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C11.dat
[09:43:53.213] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C12.dat
[09:43:53.220] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C13.dat
[09:43:53.227] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C14.dat
[09:43:53.234] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//trimParameters35_C15.dat
[09:43:53.242] <TB0>     INFO: PixTestTrim::trimTest() done
[09:43:53.242] <TB0>     INFO: vtrim:     103  88 101 106  99  92  96  96 108  81 106  98  95  95 100  94 
[09:43:53.242] <TB0>     INFO: vthrcomp:   97  86  86  76  81  93  91  90  77  82  89  81  87  84  76  88 
[09:43:53.242] <TB0>     INFO: vcal mean:  34.99  35.02  35.02  35.02  35.01  35.00  35.02  34.99  35.00  34.99  34.97  35.01  35.00  35.04  35.02  35.05 
[09:43:53.242] <TB0>     INFO: vcal RMS:    0.85   0.77   0.85   0.78   0.80   0.74   0.81   0.81   0.75   0.79   0.89   0.83   0.83   0.88   0.74   0.81 
[09:43:53.242] <TB0>     INFO: bits mean:   9.96   9.93   9.35   8.52   9.67   9.20   9.36   9.40   8.41  10.16   8.74   9.58  10.23   8.42   8.78   9.07 
[09:43:53.242] <TB0>     INFO: bits RMS:    2.69   2.56   2.72   2.40   2.65   2.75   2.56   2.57   2.56   2.38   2.67   2.46   2.56   2.90   2.31   2.51 
[09:43:53.251] <TB0>     INFO:    ----------------------------------------------------------------------
[09:43:53.251] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[09:43:53.251] <TB0>     INFO:    ----------------------------------------------------------------------
[09:43:53.254] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[09:43:53.254] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[09:43:53.265] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:43:53.265] <TB0>     INFO:     run 1 of 1
[09:43:53.265] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:43:53.608] <TB0>     INFO: Expecting 4160000 events.
[09:44:39.648] <TB0>     INFO: 1105695 events read in total (45325ms).
[09:45:25.084] <TB0>     INFO: 2201805 events read in total (90761ms).
[09:46:10.581] <TB0>     INFO: 3283370 events read in total (136258ms).
[09:46:46.965] <TB0>     INFO: 4160000 events read in total (172642ms).
[09:46:47.038] <TB0>     INFO: Test took 173773ms.
[09:46:47.194] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:46:47.486] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:46:49.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:46:51.391] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:46:53.373] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:46:55.334] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:46:57.327] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:46:59.244] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:47:01.211] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:47:03.146] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:47:05.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:47:07.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:47:08.978] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:47:10.914] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:47:12.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:47:14.764] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:47:16.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:47:18.609] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314351616
[09:47:18.610] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[09:47:18.688] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[09:47:18.688] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[09:47:18.699] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:47:18.699] <TB0>     INFO:     run 1 of 1
[09:47:18.699] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:47:19.048] <TB0>     INFO: Expecting 3411200 events.
[09:48:05.824] <TB0>     INFO: 1166450 events read in total (46061ms).
[09:48:52.541] <TB0>     INFO: 2313970 events read in total (92778ms).
[09:49:37.140] <TB0>     INFO: 3411200 events read in total (137378ms).
[09:49:37.198] <TB0>     INFO: Test took 138500ms.
[09:49:37.304] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:49:37.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:49:39.173] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:49:40.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:49:42.537] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:49:44.249] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:49:45.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:49:47.637] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:49:49.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:49:51.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:49:52.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:49:54.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:49:56.135] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:49:57.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:49:59.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:50:01.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:50:03.077] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:50:04.775] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273592320
[09:50:04.776] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[09:50:04.850] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[09:50:04.851] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[09:50:04.861] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:50:04.861] <TB0>     INFO:     run 1 of 1
[09:50:04.861] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:50:05.204] <TB0>     INFO: Expecting 3161600 events.
[09:50:54.141] <TB0>     INFO: 1217510 events read in total (48222ms).
[09:51:41.165] <TB0>     INFO: 2407650 events read in total (95246ms).
[09:52:11.032] <TB0>     INFO: 3161600 events read in total (125114ms).
[09:52:11.082] <TB0>     INFO: Test took 126222ms.
[09:52:11.175] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:52:11.346] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:52:12.907] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:52:14.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:52:16.100] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:52:17.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:52:19.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:52:20.991] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:52:22.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:52:24.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:52:25.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:52:27.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:52:29.017] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:52:30.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:52:32.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:52:33.840] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:52:35.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:52:37.098] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261816320
[09:52:37.099] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[09:52:37.172] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[09:52:37.172] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[09:52:37.183] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:52:37.183] <TB0>     INFO:     run 1 of 1
[09:52:37.184] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:52:37.530] <TB0>     INFO: Expecting 3161600 events.
[09:53:26.931] <TB0>     INFO: 1216900 events read in total (48686ms).
[09:54:13.712] <TB0>     INFO: 2406635 events read in total (95467ms).
[09:54:42.798] <TB0>     INFO: 3161600 events read in total (124554ms).
[09:54:42.840] <TB0>     INFO: Test took 125657ms.
[09:54:42.929] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:54:43.093] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:54:44.705] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:54:46.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:54:47.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:54:49.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:54:51.332] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:54:52.966] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:54:54.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:54:56.229] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:54:57.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:54:59.590] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:55:01.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:55:02.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:55:04.554] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:55:06.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:55:07.887] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:55:09.551] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294866944
[09:55:09.552] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[09:55:09.626] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[09:55:09.626] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[09:55:09.637] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:55:09.637] <TB0>     INFO:     run 1 of 1
[09:55:09.637] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:55:09.979] <TB0>     INFO: Expecting 3182400 events.
[09:55:58.820] <TB0>     INFO: 1212090 events read in total (48126ms).
[09:56:46.205] <TB0>     INFO: 2397680 events read in total (95511ms).
[09:57:17.839] <TB0>     INFO: 3182400 events read in total (127145ms).
[09:57:17.882] <TB0>     INFO: Test took 128245ms.
[09:57:17.967] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:57:18.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:57:19.717] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:57:21.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:57:22.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:57:24.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:57:26.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:57:27.824] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:57:29.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:57:31.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:57:32.656] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:57:34.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:57:35.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:57:37.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:57:39.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:57:40.741] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:57:42.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:57:44.011] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 288395264
[09:57:44.012] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.99043, thr difference RMS: 1.74679
[09:57:44.012] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.31094, thr difference RMS: 1.27577
[09:57:44.012] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.44724, thr difference RMS: 1.48787
[09:57:44.012] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.99273, thr difference RMS: 1.2451
[09:57:44.013] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.61933, thr difference RMS: 1.32316
[09:57:44.013] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.35829, thr difference RMS: 1.49917
[09:57:44.013] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.32913, thr difference RMS: 1.56193
[09:57:44.013] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.44526, thr difference RMS: 1.66482
[09:57:44.014] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.4781, thr difference RMS: 1.1656
[09:57:44.014] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.77615, thr difference RMS: 1.20752
[09:57:44.014] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.74196, thr difference RMS: 1.66653
[09:57:44.014] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.26922, thr difference RMS: 1.23161
[09:57:44.014] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.16356, thr difference RMS: 1.31114
[09:57:44.015] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.43374, thr difference RMS: 1.81141
[09:57:44.015] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.44886, thr difference RMS: 1.27486
[09:57:44.015] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.88004, thr difference RMS: 1.61993
[09:57:44.015] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.92573, thr difference RMS: 1.73558
[09:57:44.016] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.42372, thr difference RMS: 1.24084
[09:57:44.016] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.22675, thr difference RMS: 1.47525
[09:57:44.016] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.89905, thr difference RMS: 1.23046
[09:57:44.016] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.48645, thr difference RMS: 1.27899
[09:57:44.016] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.24698, thr difference RMS: 1.49884
[09:57:44.017] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.37621, thr difference RMS: 1.52402
[09:57:44.017] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.35356, thr difference RMS: 1.64179
[09:57:44.017] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.38173, thr difference RMS: 1.14412
[09:57:44.017] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.91255, thr difference RMS: 1.18888
[09:57:44.018] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.67147, thr difference RMS: 1.66851
[09:57:44.018] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.36962, thr difference RMS: 1.21656
[09:57:44.018] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.08287, thr difference RMS: 1.32985
[09:57:44.018] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.31155, thr difference RMS: 1.84205
[09:57:44.018] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.42753, thr difference RMS: 1.26459
[09:57:44.019] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.7994, thr difference RMS: 1.64222
[09:57:44.019] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.9475, thr difference RMS: 1.74983
[09:57:44.019] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.60833, thr difference RMS: 1.23783
[09:57:44.019] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.13381, thr difference RMS: 1.47478
[09:57:44.019] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.92847, thr difference RMS: 1.23643
[09:57:44.020] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.35694, thr difference RMS: 1.30816
[09:57:44.020] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.23973, thr difference RMS: 1.48774
[09:57:44.020] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.48227, thr difference RMS: 1.53121
[09:57:44.020] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.40219, thr difference RMS: 1.6444
[09:57:44.021] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.40379, thr difference RMS: 1.14795
[09:57:44.021] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.1388, thr difference RMS: 1.18725
[09:57:44.021] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.65153, thr difference RMS: 1.70415
[09:57:44.021] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.52002, thr difference RMS: 1.22284
[09:57:44.021] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.17534, thr difference RMS: 1.32812
[09:57:44.021] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.28013, thr difference RMS: 1.88873
[09:57:44.022] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.50273, thr difference RMS: 1.25291
[09:57:44.022] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.85567, thr difference RMS: 1.62836
[09:57:44.022] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.9693, thr difference RMS: 1.7175
[09:57:44.022] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.76938, thr difference RMS: 1.24309
[09:57:44.022] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.97188, thr difference RMS: 1.49968
[09:57:44.023] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.91315, thr difference RMS: 1.24562
[09:57:44.023] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.26254, thr difference RMS: 1.31208
[09:57:44.023] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.27034, thr difference RMS: 1.48332
[09:57:44.023] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.72612, thr difference RMS: 1.50535
[09:57:44.023] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.4845, thr difference RMS: 1.61585
[09:57:44.024] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.34283, thr difference RMS: 1.14695
[09:57:44.024] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.3257, thr difference RMS: 1.18005
[09:57:44.024] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.58177, thr difference RMS: 1.72166
[09:57:44.024] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.72565, thr difference RMS: 1.21426
[09:57:44.024] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.24699, thr difference RMS: 1.3354
[09:57:44.024] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.98431, thr difference RMS: 1.90477
[09:57:44.025] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.5908, thr difference RMS: 1.27148
[09:57:44.025] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.82994, thr difference RMS: 1.61664
[09:57:44.133] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[09:57:44.136] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1931 seconds
[09:57:44.136] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[09:57:44.846] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[09:57:44.846] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[09:57:44.849] <TB0>     INFO: ######################################################################
[09:57:44.849] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[09:57:44.850] <TB0>     INFO: ######################################################################
[09:57:44.850] <TB0>     INFO:    ----------------------------------------------------------------------
[09:57:44.850] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[09:57:44.850] <TB0>     INFO:    ----------------------------------------------------------------------
[09:57:44.850] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[09:57:44.861] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[09:57:44.861] <TB0>     INFO:     run 1 of 1
[09:57:44.862] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:57:45.207] <TB0>     INFO: Expecting 59072000 events.
[09:58:14.481] <TB0>     INFO: 1072600 events read in total (28559ms).
[09:58:43.038] <TB0>     INFO: 2141000 events read in total (57116ms).
[09:59:11.906] <TB0>     INFO: 3210800 events read in total (85984ms).
[09:59:39.825] <TB0>     INFO: 4282800 events read in total (113903ms).
[10:00:06.910] <TB0>     INFO: 5351200 events read in total (140988ms).
[10:00:35.373] <TB0>     INFO: 6421400 events read in total (169452ms).
[10:01:03.675] <TB0>     INFO: 7491800 events read in total (197753ms).
[10:01:31.931] <TB0>     INFO: 8560200 events read in total (226010ms).
[10:02:00.426] <TB0>     INFO: 9629600 events read in total (254504ms).
[10:02:28.449] <TB0>     INFO: 10701200 events read in total (282527ms).
[10:02:55.565] <TB0>     INFO: 11770000 events read in total (309643ms).
[10:03:23.720] <TB0>     INFO: 12840600 events read in total (337798ms).
[10:03:51.923] <TB0>     INFO: 13911000 events read in total (366001ms).
[10:04:20.102] <TB0>     INFO: 14979600 events read in total (394180ms).
[10:04:48.315] <TB0>     INFO: 16050000 events read in total (422393ms).
[10:05:16.574] <TB0>     INFO: 17120200 events read in total (450652ms).
[10:05:44.904] <TB0>     INFO: 18188600 events read in total (478982ms).
[10:06:13.139] <TB0>     INFO: 19259200 events read in total (507217ms).
[10:06:41.377] <TB0>     INFO: 20329600 events read in total (535455ms).
[10:07:09.518] <TB0>     INFO: 21398000 events read in total (563596ms).
[10:07:37.812] <TB0>     INFO: 22469000 events read in total (591890ms).
[10:08:06.037] <TB0>     INFO: 23538800 events read in total (620115ms).
[10:08:34.320] <TB0>     INFO: 24607000 events read in total (648398ms).
[10:09:02.560] <TB0>     INFO: 25677400 events read in total (676638ms).
[10:09:30.852] <TB0>     INFO: 26748200 events read in total (704930ms).
[10:09:59.147] <TB0>     INFO: 27816800 events read in total (733225ms).
[10:10:27.390] <TB0>     INFO: 28889400 events read in total (761468ms).
[10:10:55.688] <TB0>     INFO: 29958400 events read in total (789766ms).
[10:11:23.875] <TB0>     INFO: 31026800 events read in total (817953ms).
[10:11:52.193] <TB0>     INFO: 32099400 events read in total (846271ms).
[10:12:20.433] <TB0>     INFO: 33167800 events read in total (874511ms).
[10:12:48.744] <TB0>     INFO: 34235600 events read in total (902822ms).
[10:13:16.981] <TB0>     INFO: 35307600 events read in total (931059ms).
[10:13:45.308] <TB0>     INFO: 36376000 events read in total (959386ms).
[10:14:13.578] <TB0>     INFO: 37443800 events read in total (987656ms).
[10:14:41.807] <TB0>     INFO: 38513200 events read in total (1015885ms).
[10:15:10.140] <TB0>     INFO: 39583400 events read in total (1044218ms).
[10:15:38.497] <TB0>     INFO: 40651200 events read in total (1072575ms).
[10:16:06.759] <TB0>     INFO: 41719400 events read in total (1100837ms).
[10:16:35.148] <TB0>     INFO: 42791400 events read in total (1129226ms).
[10:17:03.392] <TB0>     INFO: 43860000 events read in total (1157470ms).
[10:17:31.699] <TB0>     INFO: 44928400 events read in total (1185777ms).
[10:17:59.986] <TB0>     INFO: 45999600 events read in total (1214064ms).
[10:18:28.212] <TB0>     INFO: 47068800 events read in total (1242290ms).
[10:18:56.434] <TB0>     INFO: 48137000 events read in total (1270512ms).
[10:19:24.739] <TB0>     INFO: 49206200 events read in total (1298817ms).
[10:19:53.068] <TB0>     INFO: 50276400 events read in total (1327146ms).
[10:20:21.300] <TB0>     INFO: 51344400 events read in total (1355378ms).
[10:20:49.569] <TB0>     INFO: 52412600 events read in total (1383647ms).
[10:21:17.832] <TB0>     INFO: 53484600 events read in total (1411910ms).
[10:21:46.118] <TB0>     INFO: 54552600 events read in total (1440197ms).
[10:22:14.414] <TB0>     INFO: 55620600 events read in total (1468492ms).
[10:22:42.710] <TB0>     INFO: 56690400 events read in total (1496788ms).
[10:23:10.914] <TB0>     INFO: 57760400 events read in total (1524992ms).
[10:23:39.156] <TB0>     INFO: 58828600 events read in total (1553234ms).
[10:23:45.897] <TB0>     INFO: 59072000 events read in total (1559975ms).
[10:23:45.916] <TB0>     INFO: Test took 1561054ms.
[10:23:45.973] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:23:46.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:23:46.106] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:47.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:23:47.278] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:48.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:23:48.445] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:49.627] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:23:49.627] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:50.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:23:50.781] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:51.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:23:51.944] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:53.127] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:23:53.127] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:54.327] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:23:54.327] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:55.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:23:55.557] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:56.788] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:23:56.788] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:58.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:23:58.005] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:23:59.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:23:59.237] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:24:00.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:24:00.444] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:24:01.659] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:24:01.659] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:24:02.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:24:02.857] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:24:04.016] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:24:04.017] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[10:24:05.186] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501702656
[10:24:05.214] <TB0>     INFO: PixTestScurves::scurves() done 
[10:24:05.214] <TB0>     INFO: Vcal mean:  35.05  35.09  35.06  35.12  35.09  35.06  35.12  35.05  35.07  35.09  35.03  35.14  35.05  35.17  35.05  35.11 
[10:24:05.214] <TB0>     INFO: Vcal RMS:    0.73   0.64   0.72   0.64   0.67   0.61   0.67   0.67   0.64   0.67   0.77   0.70   0.71   0.74   0.62   0.67 
[10:24:05.214] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[10:24:05.286] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[10:24:05.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[10:24:05.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[10:24:05.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[10:24:05.286] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[10:24:05.287] <TB0>     INFO: ######################################################################
[10:24:05.287] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[10:24:05.287] <TB0>     INFO: ######################################################################
[10:24:05.290] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:24:05.633] <TB0>     INFO: Expecting 41600 events.
[10:24:09.697] <TB0>     INFO: 41600 events read in total (3341ms).
[10:24:09.698] <TB0>     INFO: Test took 4408ms.
[10:24:09.706] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:24:09.706] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[10:24:09.706] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:24:09.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[10:24:09.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[10:24:09.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[10:24:09.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[10:24:10.053] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:24:10.397] <TB0>     INFO: Expecting 41600 events.
[10:24:14.523] <TB0>     INFO: 41600 events read in total (3411ms).
[10:24:14.523] <TB0>     INFO: Test took 4470ms.
[10:24:14.531] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:24:14.531] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[10:24:14.531] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[10:24:14.536] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 159.357
[10:24:14.536] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 159
[10:24:14.536] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.512
[10:24:14.536] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 164
[10:24:14.536] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.495
[10:24:14.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 175
[10:24:14.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.593
[10:24:14.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[10:24:14.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.493
[10:24:14.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [5 ,15] phvalue 175
[10:24:14.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.743
[10:24:14.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 166
[10:24:14.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.697
[10:24:14.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 162
[10:24:14.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.265
[10:24:14.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[10:24:14.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.414
[10:24:14.537] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 178
[10:24:14.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 160.881
[10:24:14.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 161
[10:24:14.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.552
[10:24:14.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[10:24:14.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 162.802
[10:24:14.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 162
[10:24:14.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.13
[10:24:14.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,15] phvalue 169
[10:24:14.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.6
[10:24:14.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 175
[10:24:14.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.294
[10:24:14.538] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[10:24:14.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 156.36
[10:24:14.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 156
[10:24:14.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[10:24:14.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[10:24:14.539] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[10:24:14.630] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:24:14.972] <TB0>     INFO: Expecting 41600 events.
[10:24:19.102] <TB0>     INFO: 41600 events read in total (3415ms).
[10:24:19.103] <TB0>     INFO: Test took 4473ms.
[10:24:19.111] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:24:19.111] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[10:24:19.111] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[10:24:19.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[10:24:19.115] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 41minph_roc = 15
[10:24:19.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.5422
[10:24:19.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 60
[10:24:19.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.3148
[10:24:19.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 61
[10:24:19.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.7154
[10:24:19.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 70
[10:24:19.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.4988
[10:24:19.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,32] phvalue 83
[10:24:19.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.7772
[10:24:19.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 61
[10:24:19.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8414
[10:24:19.116] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,23] phvalue 69
[10:24:19.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.6799
[10:24:19.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 53
[10:24:19.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.7625
[10:24:19.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 77
[10:24:19.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8032
[10:24:19.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,43] phvalue 79
[10:24:19.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8858
[10:24:19.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 65
[10:24:19.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.6679
[10:24:19.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 57
[10:24:19.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.4902
[10:24:19.117] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 54
[10:24:19.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9551
[10:24:19.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 69
[10:24:19.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.6763
[10:24:19.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 72
[10:24:19.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.9283
[10:24:19.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 86
[10:24:19.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 44.5155
[10:24:19.118] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 45
[10:24:19.120] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 0 0
[10:24:19.529] <TB0>     INFO: Expecting 2560 events.
[10:24:20.487] <TB0>     INFO: 2560 events read in total (243ms).
[10:24:20.488] <TB0>     INFO: Test took 1368ms.
[10:24:20.489] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:20.489] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 1 1
[10:24:20.995] <TB0>     INFO: Expecting 2560 events.
[10:24:21.951] <TB0>     INFO: 2560 events read in total (241ms).
[10:24:21.951] <TB0>     INFO: Test took 1462ms.
[10:24:21.952] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:21.952] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 2 2
[10:24:22.459] <TB0>     INFO: Expecting 2560 events.
[10:24:23.417] <TB0>     INFO: 2560 events read in total (243ms).
[10:24:23.417] <TB0>     INFO: Test took 1465ms.
[10:24:23.418] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:23.418] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 32, 3 3
[10:24:23.925] <TB0>     INFO: Expecting 2560 events.
[10:24:24.883] <TB0>     INFO: 2560 events read in total (243ms).
[10:24:24.884] <TB0>     INFO: Test took 1466ms.
[10:24:24.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:24.884] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 4 4
[10:24:25.391] <TB0>     INFO: Expecting 2560 events.
[10:24:26.349] <TB0>     INFO: 2560 events read in total (243ms).
[10:24:26.349] <TB0>     INFO: Test took 1465ms.
[10:24:26.349] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:26.349] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 23, 5 5
[10:24:26.857] <TB0>     INFO: Expecting 2560 events.
[10:24:27.815] <TB0>     INFO: 2560 events read in total (243ms).
[10:24:27.815] <TB0>     INFO: Test took 1466ms.
[10:24:27.815] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:27.816] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 6 6
[10:24:28.323] <TB0>     INFO: Expecting 2560 events.
[10:24:29.281] <TB0>     INFO: 2560 events read in total (243ms).
[10:24:29.282] <TB0>     INFO: Test took 1466ms.
[10:24:29.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:29.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 7 7
[10:24:29.791] <TB0>     INFO: Expecting 2560 events.
[10:24:30.749] <TB0>     INFO: 2560 events read in total (243ms).
[10:24:30.750] <TB0>     INFO: Test took 1468ms.
[10:24:30.750] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:30.751] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 43, 8 8
[10:24:31.258] <TB0>     INFO: Expecting 2560 events.
[10:24:32.217] <TB0>     INFO: 2560 events read in total (244ms).
[10:24:32.217] <TB0>     INFO: Test took 1466ms.
[10:24:32.218] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:32.218] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 9 9
[10:24:32.725] <TB0>     INFO: Expecting 2560 events.
[10:24:33.684] <TB0>     INFO: 2560 events read in total (243ms).
[10:24:33.684] <TB0>     INFO: Test took 1466ms.
[10:24:33.684] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:33.685] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 10 10
[10:24:34.192] <TB0>     INFO: Expecting 2560 events.
[10:24:35.149] <TB0>     INFO: 2560 events read in total (242ms).
[10:24:35.149] <TB0>     INFO: Test took 1464ms.
[10:24:35.149] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:35.149] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 11 11
[10:24:35.657] <TB0>     INFO: Expecting 2560 events.
[10:24:36.616] <TB0>     INFO: 2560 events read in total (244ms).
[10:24:36.616] <TB0>     INFO: Test took 1467ms.
[10:24:36.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:36.616] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 12 12
[10:24:37.124] <TB0>     INFO: Expecting 2560 events.
[10:24:38.082] <TB0>     INFO: 2560 events read in total (243ms).
[10:24:38.082] <TB0>     INFO: Test took 1465ms.
[10:24:38.082] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:38.082] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 13 13
[10:24:38.590] <TB0>     INFO: Expecting 2560 events.
[10:24:39.548] <TB0>     INFO: 2560 events read in total (243ms).
[10:24:39.548] <TB0>     INFO: Test took 1465ms.
[10:24:39.548] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:39.549] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 14 14
[10:24:40.056] <TB0>     INFO: Expecting 2560 events.
[10:24:41.015] <TB0>     INFO: 2560 events read in total (243ms).
[10:24:41.015] <TB0>     INFO: Test took 1466ms.
[10:24:41.016] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:41.016] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[10:24:41.523] <TB0>     INFO: Expecting 2560 events.
[10:24:42.481] <TB0>     INFO: 2560 events read in total (243ms).
[10:24:42.481] <TB0>     INFO: Test took 1465ms.
[10:24:42.481] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 36 on ROC8
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC9
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC12
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[10:24:42.482] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC15
[10:24:42.485] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:24:42.991] <TB0>     INFO: Expecting 655360 events.
[10:24:54.788] <TB0>     INFO: 655360 events read in total (11082ms).
[10:24:54.798] <TB0>     INFO: Expecting 655360 events.
[10:25:06.437] <TB0>     INFO: 655360 events read in total (11069ms).
[10:25:06.453] <TB0>     INFO: Expecting 655360 events.
[10:25:18.033] <TB0>     INFO: 655360 events read in total (11015ms).
[10:25:18.053] <TB0>     INFO: Expecting 655360 events.
[10:25:29.607] <TB0>     INFO: 655360 events read in total (10997ms).
[10:25:29.630] <TB0>     INFO: Expecting 655360 events.
[10:25:41.244] <TB0>     INFO: 655360 events read in total (11058ms).
[10:25:41.274] <TB0>     INFO: Expecting 655360 events.
[10:25:52.862] <TB0>     INFO: 655360 events read in total (11040ms).
[10:25:52.895] <TB0>     INFO: Expecting 655360 events.
[10:26:04.243] <TB0>     INFO: 655360 events read in total (10804ms).
[10:26:04.279] <TB0>     INFO: Expecting 655360 events.
[10:26:15.568] <TB0>     INFO: 655360 events read in total (10734ms).
[10:26:15.609] <TB0>     INFO: Expecting 655360 events.
[10:26:27.245] <TB0>     INFO: 655360 events read in total (11098ms).
[10:26:27.291] <TB0>     INFO: Expecting 655360 events.
[10:26:39.072] <TB0>     INFO: 655360 events read in total (11248ms).
[10:26:39.121] <TB0>     INFO: Expecting 655360 events.
[10:26:50.735] <TB0>     INFO: 655360 events read in total (11084ms).
[10:26:50.788] <TB0>     INFO: Expecting 655360 events.
[10:27:02.423] <TB0>     INFO: 655360 events read in total (11107ms).
[10:27:02.480] <TB0>     INFO: Expecting 655360 events.
[10:27:14.088] <TB0>     INFO: 655360 events read in total (11081ms).
[10:27:14.149] <TB0>     INFO: Expecting 655360 events.
[10:27:25.788] <TB0>     INFO: 655360 events read in total (11113ms).
[10:27:25.855] <TB0>     INFO: Expecting 655360 events.
[10:27:37.652] <TB0>     INFO: 655360 events read in total (11270ms).
[10:27:37.721] <TB0>     INFO: Expecting 655360 events.
[10:27:49.373] <TB0>     INFO: 655360 events read in total (11125ms).
[10:27:49.447] <TB0>     INFO: Test took 186962ms.
[10:27:49.542] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:27:49.847] <TB0>     INFO: Expecting 655360 events.
[10:28:01.605] <TB0>     INFO: 655360 events read in total (11043ms).
[10:28:01.615] <TB0>     INFO: Expecting 655360 events.
[10:28:13.238] <TB0>     INFO: 655360 events read in total (11051ms).
[10:28:13.253] <TB0>     INFO: Expecting 655360 events.
[10:28:24.867] <TB0>     INFO: 655360 events read in total (11048ms).
[10:28:24.886] <TB0>     INFO: Expecting 655360 events.
[10:28:36.646] <TB0>     INFO: 655360 events read in total (11198ms).
[10:28:36.669] <TB0>     INFO: Expecting 655360 events.
[10:28:48.310] <TB0>     INFO: 655360 events read in total (11084ms).
[10:28:48.339] <TB0>     INFO: Expecting 655360 events.
[10:28:59.987] <TB0>     INFO: 655360 events read in total (11094ms).
[10:29:00.021] <TB0>     INFO: Expecting 655360 events.
[10:29:11.339] <TB0>     INFO: 655360 events read in total (10769ms).
[10:29:11.375] <TB0>     INFO: Expecting 655360 events.
[10:29:22.696] <TB0>     INFO: 655360 events read in total (10778ms).
[10:29:22.737] <TB0>     INFO: Expecting 655360 events.
[10:29:34.472] <TB0>     INFO: 655360 events read in total (11194ms).
[10:29:34.517] <TB0>     INFO: Expecting 655360 events.
[10:29:46.297] <TB0>     INFO: 655360 events read in total (11242ms).
[10:29:46.346] <TB0>     INFO: Expecting 655360 events.
[10:29:58.136] <TB0>     INFO: 655360 events read in total (11254ms).
[10:29:58.191] <TB0>     INFO: Expecting 655360 events.
[10:30:09.893] <TB0>     INFO: 655360 events read in total (11175ms).
[10:30:09.951] <TB0>     INFO: Expecting 655360 events.
[10:30:21.605] <TB0>     INFO: 655360 events read in total (11127ms).
[10:30:21.668] <TB0>     INFO: Expecting 655360 events.
[10:30:33.315] <TB0>     INFO: 655360 events read in total (11120ms).
[10:30:33.382] <TB0>     INFO: Expecting 655360 events.
[10:30:45.066] <TB0>     INFO: 655360 events read in total (11157ms).
[10:30:45.135] <TB0>     INFO: Expecting 655360 events.
[10:30:56.792] <TB0>     INFO: 655360 events read in total (11130ms).
[10:30:56.866] <TB0>     INFO: Test took 187324ms.
[10:30:57.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[10:30:57.050] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[10:30:57.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[10:30:57.051] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[10:30:57.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[10:30:57.052] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[10:30:57.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[10:30:57.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.053] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[10:30:57.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[10:30:57.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[10:30:57.054] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.055] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[10:30:57.055] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.055] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[10:30:57.055] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[10:30:57.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[10:30:57.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[10:30:57.056] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:30:57.057] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[10:30:57.057] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.064] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.071] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.078] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.085] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.092] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.099] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.106] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.113] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.119] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.127] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.134] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.141] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.148] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.155] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.162] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:30:57.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[10:30:57.200] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C0.dat
[10:30:57.200] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C1.dat
[10:30:57.200] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C2.dat
[10:30:57.200] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C3.dat
[10:30:57.201] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C4.dat
[10:30:57.201] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C5.dat
[10:30:57.201] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C6.dat
[10:30:57.201] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C7.dat
[10:30:57.201] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C8.dat
[10:30:57.201] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C9.dat
[10:30:57.201] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C10.dat
[10:30:57.201] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C11.dat
[10:30:57.202] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C12.dat
[10:30:57.202] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C13.dat
[10:30:57.202] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C14.dat
[10:30:57.202] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//dacParameters35_C15.dat
[10:30:57.554] <TB0>     INFO: Expecting 41600 events.
[10:31:01.392] <TB0>     INFO: 41600 events read in total (3123ms).
[10:31:01.393] <TB0>     INFO: Test took 4188ms.
[10:31:02.045] <TB0>     INFO: Expecting 41600 events.
[10:31:05.881] <TB0>     INFO: 41600 events read in total (3121ms).
[10:31:05.882] <TB0>     INFO: Test took 4184ms.
[10:31:06.534] <TB0>     INFO: Expecting 41600 events.
[10:31:10.372] <TB0>     INFO: 41600 events read in total (3123ms).
[10:31:10.373] <TB0>     INFO: Test took 4185ms.
[10:31:10.677] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:10.808] <TB0>     INFO: Expecting 2560 events.
[10:31:11.765] <TB0>     INFO: 2560 events read in total (242ms).
[10:31:11.765] <TB0>     INFO: Test took 1088ms.
[10:31:11.768] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:12.274] <TB0>     INFO: Expecting 2560 events.
[10:31:13.233] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:13.233] <TB0>     INFO: Test took 1465ms.
[10:31:13.235] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:13.741] <TB0>     INFO: Expecting 2560 events.
[10:31:14.700] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:14.700] <TB0>     INFO: Test took 1465ms.
[10:31:14.702] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:15.209] <TB0>     INFO: Expecting 2560 events.
[10:31:16.169] <TB0>     INFO: 2560 events read in total (245ms).
[10:31:16.169] <TB0>     INFO: Test took 1467ms.
[10:31:16.171] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:16.678] <TB0>     INFO: Expecting 2560 events.
[10:31:17.637] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:17.637] <TB0>     INFO: Test took 1467ms.
[10:31:17.640] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:18.146] <TB0>     INFO: Expecting 2560 events.
[10:31:19.106] <TB0>     INFO: 2560 events read in total (245ms).
[10:31:19.106] <TB0>     INFO: Test took 1466ms.
[10:31:19.109] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:19.614] <TB0>     INFO: Expecting 2560 events.
[10:31:20.572] <TB0>     INFO: 2560 events read in total (243ms).
[10:31:20.572] <TB0>     INFO: Test took 1463ms.
[10:31:20.575] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:21.081] <TB0>     INFO: Expecting 2560 events.
[10:31:22.041] <TB0>     INFO: 2560 events read in total (245ms).
[10:31:22.041] <TB0>     INFO: Test took 1466ms.
[10:31:22.043] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:22.550] <TB0>     INFO: Expecting 2560 events.
[10:31:23.508] <TB0>     INFO: 2560 events read in total (243ms).
[10:31:23.509] <TB0>     INFO: Test took 1466ms.
[10:31:23.511] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:24.017] <TB0>     INFO: Expecting 2560 events.
[10:31:24.976] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:24.977] <TB0>     INFO: Test took 1466ms.
[10:31:24.978] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:25.485] <TB0>     INFO: Expecting 2560 events.
[10:31:26.445] <TB0>     INFO: 2560 events read in total (245ms).
[10:31:26.446] <TB0>     INFO: Test took 1468ms.
[10:31:26.448] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:26.955] <TB0>     INFO: Expecting 2560 events.
[10:31:27.913] <TB0>     INFO: 2560 events read in total (243ms).
[10:31:27.914] <TB0>     INFO: Test took 1466ms.
[10:31:27.916] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:28.423] <TB0>     INFO: Expecting 2560 events.
[10:31:29.382] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:29.382] <TB0>     INFO: Test took 1466ms.
[10:31:29.385] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:29.891] <TB0>     INFO: Expecting 2560 events.
[10:31:30.850] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:30.850] <TB0>     INFO: Test took 1465ms.
[10:31:30.852] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:31.359] <TB0>     INFO: Expecting 2560 events.
[10:31:32.319] <TB0>     INFO: 2560 events read in total (245ms).
[10:31:32.319] <TB0>     INFO: Test took 1467ms.
[10:31:32.321] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:32.828] <TB0>     INFO: Expecting 2560 events.
[10:31:33.787] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:33.787] <TB0>     INFO: Test took 1466ms.
[10:31:33.790] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:34.296] <TB0>     INFO: Expecting 2560 events.
[10:31:35.255] <TB0>     INFO: 2560 events read in total (245ms).
[10:31:35.255] <TB0>     INFO: Test took 1465ms.
[10:31:35.257] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:35.764] <TB0>     INFO: Expecting 2560 events.
[10:31:36.723] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:36.723] <TB0>     INFO: Test took 1466ms.
[10:31:36.725] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:37.237] <TB0>     INFO: Expecting 2560 events.
[10:31:38.197] <TB0>     INFO: 2560 events read in total (245ms).
[10:31:38.197] <TB0>     INFO: Test took 1472ms.
[10:31:38.199] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:38.706] <TB0>     INFO: Expecting 2560 events.
[10:31:39.665] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:39.666] <TB0>     INFO: Test took 1467ms.
[10:31:39.669] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:40.175] <TB0>     INFO: Expecting 2560 events.
[10:31:41.134] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:41.134] <TB0>     INFO: Test took 1466ms.
[10:31:41.136] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:41.643] <TB0>     INFO: Expecting 2560 events.
[10:31:42.602] <TB0>     INFO: 2560 events read in total (245ms).
[10:31:42.602] <TB0>     INFO: Test took 1466ms.
[10:31:42.604] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:43.111] <TB0>     INFO: Expecting 2560 events.
[10:31:44.070] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:44.070] <TB0>     INFO: Test took 1466ms.
[10:31:44.073] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:44.579] <TB0>     INFO: Expecting 2560 events.
[10:31:45.539] <TB0>     INFO: 2560 events read in total (245ms).
[10:31:45.540] <TB0>     INFO: Test took 1468ms.
[10:31:45.542] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:46.048] <TB0>     INFO: Expecting 2560 events.
[10:31:47.007] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:47.008] <TB0>     INFO: Test took 1466ms.
[10:31:47.010] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:47.516] <TB0>     INFO: Expecting 2560 events.
[10:31:48.475] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:48.476] <TB0>     INFO: Test took 1466ms.
[10:31:48.478] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:48.986] <TB0>     INFO: Expecting 2560 events.
[10:31:49.945] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:49.946] <TB0>     INFO: Test took 1468ms.
[10:31:49.949] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:50.454] <TB0>     INFO: Expecting 2560 events.
[10:31:51.413] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:51.414] <TB0>     INFO: Test took 1465ms.
[10:31:51.417] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:51.922] <TB0>     INFO: Expecting 2560 events.
[10:31:52.881] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:52.882] <TB0>     INFO: Test took 1465ms.
[10:31:52.884] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:53.390] <TB0>     INFO: Expecting 2560 events.
[10:31:54.350] <TB0>     INFO: 2560 events read in total (245ms).
[10:31:54.350] <TB0>     INFO: Test took 1466ms.
[10:31:54.353] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:54.859] <TB0>     INFO: Expecting 2560 events.
[10:31:55.817] <TB0>     INFO: 2560 events read in total (243ms).
[10:31:55.817] <TB0>     INFO: Test took 1465ms.
[10:31:55.820] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:31:56.326] <TB0>     INFO: Expecting 2560 events.
[10:31:57.285] <TB0>     INFO: 2560 events read in total (244ms).
[10:31:57.286] <TB0>     INFO: Test took 1467ms.
[10:31:58.305] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[10:31:58.305] <TB0>     INFO: PH scale (per ROC):    71  75  75  85  86  77  76  78  79  74  74  75  73  71  79  80
[10:31:58.305] <TB0>     INFO: PH offset (per ROC):  189 187 176 163 176 178 193 173 171 184 191 192 179 178 164 200
[10:31:58.475] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[10:31:58.478] <TB0>     INFO: ######################################################################
[10:31:58.479] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[10:31:58.479] <TB0>     INFO: ######################################################################
[10:31:58.479] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[10:31:58.490] <TB0>     INFO: scanning low vcal = 10
[10:31:58.832] <TB0>     INFO: Expecting 41600 events.
[10:32:02.557] <TB0>     INFO: 41600 events read in total (3010ms).
[10:32:02.557] <TB0>     INFO: Test took 4068ms.
[10:32:02.561] <TB0>     INFO: scanning low vcal = 20
[10:32:03.066] <TB0>     INFO: Expecting 41600 events.
[10:32:06.782] <TB0>     INFO: 41600 events read in total (3001ms).
[10:32:06.782] <TB0>     INFO: Test took 4221ms.
[10:32:06.784] <TB0>     INFO: scanning low vcal = 30
[10:32:07.291] <TB0>     INFO: Expecting 41600 events.
[10:32:11.022] <TB0>     INFO: 41600 events read in total (3017ms).
[10:32:11.023] <TB0>     INFO: Test took 4239ms.
[10:32:11.024] <TB0>     INFO: scanning low vcal = 40
[10:32:11.527] <TB0>     INFO: Expecting 41600 events.
[10:32:15.769] <TB0>     INFO: 41600 events read in total (3527ms).
[10:32:15.770] <TB0>     INFO: Test took 4746ms.
[10:32:15.774] <TB0>     INFO: scanning low vcal = 50
[10:32:16.194] <TB0>     INFO: Expecting 41600 events.
[10:32:20.442] <TB0>     INFO: 41600 events read in total (3533ms).
[10:32:20.443] <TB0>     INFO: Test took 4669ms.
[10:32:20.447] <TB0>     INFO: scanning low vcal = 60
[10:32:20.868] <TB0>     INFO: Expecting 41600 events.
[10:32:25.133] <TB0>     INFO: 41600 events read in total (3550ms).
[10:32:25.134] <TB0>     INFO: Test took 4687ms.
[10:32:25.137] <TB0>     INFO: scanning low vcal = 70
[10:32:25.559] <TB0>     INFO: Expecting 41600 events.
[10:32:29.801] <TB0>     INFO: 41600 events read in total (3527ms).
[10:32:29.801] <TB0>     INFO: Test took 4664ms.
[10:32:29.804] <TB0>     INFO: scanning low vcal = 80
[10:32:30.230] <TB0>     INFO: Expecting 41600 events.
[10:32:34.493] <TB0>     INFO: 41600 events read in total (3548ms).
[10:32:34.494] <TB0>     INFO: Test took 4690ms.
[10:32:34.497] <TB0>     INFO: scanning low vcal = 90
[10:32:34.923] <TB0>     INFO: Expecting 41600 events.
[10:32:39.195] <TB0>     INFO: 41600 events read in total (3557ms).
[10:32:39.196] <TB0>     INFO: Test took 4699ms.
[10:32:39.200] <TB0>     INFO: scanning low vcal = 100
[10:32:39.619] <TB0>     INFO: Expecting 41600 events.
[10:32:43.003] <TB0>     INFO: 41600 events read in total (3669ms).
[10:32:43.003] <TB0>     INFO: Test took 4802ms.
[10:32:44.006] <TB0>     INFO: scanning low vcal = 110
[10:32:44.426] <TB0>     INFO: Expecting 41600 events.
[10:32:48.690] <TB0>     INFO: 41600 events read in total (3549ms).
[10:32:48.691] <TB0>     INFO: Test took 4685ms.
[10:32:48.693] <TB0>     INFO: scanning low vcal = 120
[10:32:49.116] <TB0>     INFO: Expecting 41600 events.
[10:32:53.379] <TB0>     INFO: 41600 events read in total (3549ms).
[10:32:53.379] <TB0>     INFO: Test took 4686ms.
[10:32:53.382] <TB0>     INFO: scanning low vcal = 130
[10:32:53.805] <TB0>     INFO: Expecting 41600 events.
[10:32:58.072] <TB0>     INFO: 41600 events read in total (3552ms).
[10:32:58.073] <TB0>     INFO: Test took 4690ms.
[10:32:58.076] <TB0>     INFO: scanning low vcal = 140
[10:32:58.498] <TB0>     INFO: Expecting 41600 events.
[10:33:02.750] <TB0>     INFO: 41600 events read in total (3537ms).
[10:33:02.751] <TB0>     INFO: Test took 4675ms.
[10:33:02.753] <TB0>     INFO: scanning low vcal = 150
[10:33:03.176] <TB0>     INFO: Expecting 41600 events.
[10:33:07.442] <TB0>     INFO: 41600 events read in total (3550ms).
[10:33:07.443] <TB0>     INFO: Test took 4690ms.
[10:33:07.447] <TB0>     INFO: scanning low vcal = 160
[10:33:07.867] <TB0>     INFO: Expecting 41600 events.
[10:33:12.099] <TB0>     INFO: 41600 events read in total (3517ms).
[10:33:12.100] <TB0>     INFO: Test took 4653ms.
[10:33:12.103] <TB0>     INFO: scanning low vcal = 170
[10:33:12.523] <TB0>     INFO: Expecting 41600 events.
[10:33:16.780] <TB0>     INFO: 41600 events read in total (3542ms).
[10:33:16.781] <TB0>     INFO: Test took 4678ms.
[10:33:16.785] <TB0>     INFO: scanning low vcal = 180
[10:33:17.205] <TB0>     INFO: Expecting 41600 events.
[10:33:21.458] <TB0>     INFO: 41600 events read in total (3538ms).
[10:33:21.459] <TB0>     INFO: Test took 4674ms.
[10:33:21.462] <TB0>     INFO: scanning low vcal = 190
[10:33:21.886] <TB0>     INFO: Expecting 41600 events.
[10:33:26.129] <TB0>     INFO: 41600 events read in total (3527ms).
[10:33:26.129] <TB0>     INFO: Test took 4667ms.
[10:33:26.132] <TB0>     INFO: scanning low vcal = 200
[10:33:26.556] <TB0>     INFO: Expecting 41600 events.
[10:33:30.808] <TB0>     INFO: 41600 events read in total (3538ms).
[10:33:30.809] <TB0>     INFO: Test took 4676ms.
[10:33:30.812] <TB0>     INFO: scanning low vcal = 210
[10:33:31.235] <TB0>     INFO: Expecting 41600 events.
[10:33:35.518] <TB0>     INFO: 41600 events read in total (3568ms).
[10:33:35.518] <TB0>     INFO: Test took 4706ms.
[10:33:35.521] <TB0>     INFO: scanning low vcal = 220
[10:33:35.944] <TB0>     INFO: Expecting 41600 events.
[10:33:40.193] <TB0>     INFO: 41600 events read in total (3534ms).
[10:33:40.193] <TB0>     INFO: Test took 4672ms.
[10:33:40.196] <TB0>     INFO: scanning low vcal = 230
[10:33:40.617] <TB0>     INFO: Expecting 41600 events.
[10:33:44.872] <TB0>     INFO: 41600 events read in total (3541ms).
[10:33:44.873] <TB0>     INFO: Test took 4677ms.
[10:33:44.877] <TB0>     INFO: scanning low vcal = 240
[10:33:45.297] <TB0>     INFO: Expecting 41600 events.
[10:33:49.545] <TB0>     INFO: 41600 events read in total (3534ms).
[10:33:49.546] <TB0>     INFO: Test took 4668ms.
[10:33:49.549] <TB0>     INFO: scanning low vcal = 250
[10:33:49.970] <TB0>     INFO: Expecting 41600 events.
[10:33:54.222] <TB0>     INFO: 41600 events read in total (3538ms).
[10:33:54.223] <TB0>     INFO: Test took 4674ms.
[10:33:54.227] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[10:33:54.653] <TB0>     INFO: Expecting 41600 events.
[10:33:58.933] <TB0>     INFO: 41600 events read in total (3564ms).
[10:33:58.934] <TB0>     INFO: Test took 4707ms.
[10:33:58.937] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[10:33:59.359] <TB0>     INFO: Expecting 41600 events.
[10:34:03.607] <TB0>     INFO: 41600 events read in total (3534ms).
[10:34:03.607] <TB0>     INFO: Test took 4670ms.
[10:34:03.610] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[10:34:04.032] <TB0>     INFO: Expecting 41600 events.
[10:34:08.305] <TB0>     INFO: 41600 events read in total (3558ms).
[10:34:08.305] <TB0>     INFO: Test took 4695ms.
[10:34:08.308] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[10:34:08.729] <TB0>     INFO: Expecting 41600 events.
[10:34:12.990] <TB0>     INFO: 41600 events read in total (3546ms).
[10:34:12.991] <TB0>     INFO: Test took 4682ms.
[10:34:12.994] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[10:34:13.418] <TB0>     INFO: Expecting 41600 events.
[10:34:17.671] <TB0>     INFO: 41600 events read in total (3539ms).
[10:34:17.672] <TB0>     INFO: Test took 4678ms.
[10:34:18.215] <TB0>     INFO: PixTestGainPedestal::measure() done 
[10:34:18.218] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[10:34:18.218] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[10:34:18.218] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[10:34:18.218] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[10:34:18.218] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[10:34:18.218] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[10:34:18.219] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[10:34:18.219] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[10:34:18.219] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[10:34:18.219] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[10:34:18.219] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[10:34:18.220] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[10:34:18.220] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[10:34:18.220] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[10:34:18.220] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[10:34:18.220] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[10:34:57.157] <TB0>     INFO: PixTestGainPedestal::fit() done
[10:34:57.157] <TB0>     INFO: non-linearity mean:  0.956 0.958 0.961 0.957 0.963 0.960 0.955 0.953 0.960 0.958 0.953 0.961 0.961 0.958 0.957 0.963
[10:34:57.157] <TB0>     INFO: non-linearity RMS:   0.006 0.005 0.006 0.005 0.005 0.006 0.007 0.007 0.005 0.007 0.006 0.005 0.006 0.006 0.005 0.005
[10:34:57.157] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[10:34:57.180] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[10:34:57.202] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[10:34:57.225] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[10:34:57.248] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[10:34:57.270] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[10:34:57.293] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[10:34:57.316] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[10:34:57.338] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[10:34:57.361] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[10:34:57.384] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[10:34:57.407] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[10:34:57.429] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[10:34:57.452] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[10:34:57.475] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[10:34:57.498] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-M-4-05_FPIXTest-17C-Nebraska-160429-0912_2016-04-29_09h12m_1461939145//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[10:34:57.520] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[10:34:57.520] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[10:34:57.527] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[10:34:57.528] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[10:34:57.531] <TB0>     INFO: ######################################################################
[10:34:57.531] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[10:34:57.531] <TB0>     INFO: ######################################################################
[10:34:57.533] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[10:34:57.544] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:34:57.544] <TB0>     INFO:     run 1 of 1
[10:34:57.544] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:34:57.886] <TB0>     INFO: Expecting 3120000 events.
[10:35:49.489] <TB0>     INFO: 1321175 events read in total (50888ms).
[10:36:39.430] <TB0>     INFO: 2639780 events read in total (100829ms).
[10:36:57.305] <TB0>     INFO: 3120000 events read in total (118704ms).
[10:36:57.345] <TB0>     INFO: Test took 119802ms.
[10:36:57.422] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:36:57.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:36:59.055] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:37:00.447] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:37:01.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:37:03.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:37:04.575] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:37:06.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:37:07.489] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:37:08.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:37:10.250] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:37:11.642] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:37:13.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:37:14.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:37:15.738] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:37:17.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:37:18.429] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:37:19.787] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 381341696
[10:37:19.817] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[10:37:19.817] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.4401, RMS = 1.38097
[10:37:19.817] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[10:37:19.817] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[10:37:19.817] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7139, RMS = 1.27452
[10:37:19.817] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[10:37:19.818] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[10:37:19.818] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.5179, RMS = 1.02758
[10:37:19.818] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:37:19.818] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[10:37:19.818] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9104, RMS = 0.90945
[10:37:19.818] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:37:19.819] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[10:37:19.819] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.2492, RMS = 1.76507
[10:37:19.819] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:37:19.819] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[10:37:19.819] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7283, RMS = 1.69786
[10:37:19.819] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:37:19.820] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[10:37:19.821] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.5639, RMS = 1.49023
[10:37:19.821] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 72
[10:37:19.821] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[10:37:19.821] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.2795, RMS = 1.53979
[10:37:19.821] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 72
[10:37:19.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[10:37:19.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.5656, RMS = 1.94724
[10:37:19.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[10:37:19.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[10:37:19.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.3743, RMS = 1.95044
[10:37:19.822] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[10:37:19.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[10:37:19.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4802, RMS = 1.44802
[10:37:19.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[10:37:19.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[10:37:19.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.2755, RMS = 1.50537
[10:37:19.823] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[10:37:19.824] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[10:37:19.824] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0251, RMS = 1.2544
[10:37:19.824] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:37:19.824] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[10:37:19.824] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0462, RMS = 1.34434
[10:37:19.824] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:37:19.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[10:37:19.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3349, RMS = 1.39004
[10:37:19.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:37:19.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[10:37:19.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.3577, RMS = 1.30114
[10:37:19.825] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:37:19.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[10:37:19.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.6586, RMS = 1.67776
[10:37:19.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[10:37:19.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[10:37:19.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.3473, RMS = 1.57547
[10:37:19.826] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[10:37:19.827] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[10:37:19.827] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.5789, RMS = 1.74615
[10:37:19.827] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:37:19.827] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[10:37:19.827] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.5218, RMS = 1.85087
[10:37:19.827] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:37:19.828] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[10:37:19.828] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.5152, RMS = 1.77597
[10:37:19.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:37:19.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[10:37:19.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.4822, RMS = 1.86511
[10:37:19.829] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:37:19.830] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[10:37:19.830] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.1514, RMS = 2.10706
[10:37:19.830] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[10:37:19.830] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[10:37:19.830] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.6886, RMS = 2.13366
[10:37:19.830] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[10:37:19.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[10:37:19.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.0407, RMS = 1.18923
[10:37:19.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[10:37:19.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[10:37:19.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.8924, RMS = 1.29255
[10:37:19.831] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:37:19.832] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[10:37:19.832] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.32, RMS = 2.72703
[10:37:19.832] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[10:37:19.832] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[10:37:19.832] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.0144, RMS = 2.79994
[10:37:19.832] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:37:19.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[10:37:19.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.6442, RMS = 1.3324
[10:37:19.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 74
[10:37:19.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[10:37:19.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.1538, RMS = 1.29951
[10:37:19.833] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[10:37:19.834] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[10:37:19.834] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.4293, RMS = 1.23776
[10:37:19.834] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[10:37:19.834] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[10:37:19.834] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6869, RMS = 1.61151
[10:37:19.834] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[10:37:19.838] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 142 seconds
[10:37:19.838] <TB0>     INFO: number of dead bumps (per ROC):     0    2    1    0    0    2    0    0    0    1    0    0    0    0    0    0
[10:37:19.838] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[10:37:19.931] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[10:37:19.931] <TB0>     INFO: enter test to run
[10:37:19.931] <TB0>     INFO:   test:  no parameter change
[10:37:19.932] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 380.2mA
[10:37:19.933] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 473.5mA
[10:37:19.933] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.2 C
[10:37:19.933] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[10:37:20.385] <TB0>    QUIET: Connection to board 133 closed.
[10:37:20.387] <TB0>     INFO: pXar: this is the end, my friend
[10:37:20.387] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
