Coverage Report Summary Data by instance

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[15]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         3         3     50.00
    Toggle Bins                     10         3         7     30.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[14]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         5         1     83.33
    Toggle Bins                     10         7         3     70.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[13]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         3         3     50.00
    Toggle Bins                     10         3         7     30.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[12]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         4         2     66.66
    Toggle Bins                     10         6         4     60.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[11]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         2         4     33.33
    Toggle Bins                     10         4         6     40.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[10]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         2         4     33.33
    Toggle Bins                     10         4         6     40.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[9]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         1         5     16.66
    Toggle Bins                     10         2         8     20.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[8]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10         6         4     60.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[7]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         3         3     50.00
    Toggle Bins                     10         5         5     50.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[6]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         1         5     16.66
    Toggle Bins                     10         4         6     40.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[5]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         2         4     33.33
    Toggle Bins                     10         5         5     50.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[4]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         3         3     50.00
    Toggle Bins                     10         6         4     60.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[3]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         4         2     66.66
    Toggle Bins                     10         6         4     60.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[2]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         1         5     16.66
    Toggle Bins                     10         2         8     20.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[1]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         1         5     16.66
    Toggle Bins                     10         4         6     40.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8/genblk1[0]/IX
=== Design Unit: work.adder_1bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            3         3         0    100.00
    FEC Expression Terms             6         6         0    100.00
    Toggle Bins                     10         8         2     80.00
    Assertions                       3         3         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT/ADD8
=== Design Unit: work.adder_nbit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           34        34         0    100.00
    Toggle Bins                    134        68        66     50.74
    Assertions                      48        48         0    100.00

=================================================================================
=== Instance: /tb_adder_16bit/DUT
=== Design Unit: work.adder_16bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           17        17         0    100.00
    Toggle Bins                    100        57        43     57.00
    Assertions                      35        34         1     97.14

=================================================================================
=== Instance: /tb_adder_16bit
=== Design Unit: work.tb_adder_16bit
=================================================================================
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           68        62         6     91.17
    Branches                         6         2         4     33.33
    FEC Condition Terms              3         0         3      0.00
    Toggle Bins                    234       138        96     58.97


TOTAL ASSERTION COVERAGE: 99.23%  ASSERTIONS: 131

Total Coverage By Instance (filtered view): 55.39%

