// Seed: 3129135951
module module_0;
  always_latch @(posedge | -1) id_1 <= -1'b0;
  assign id_2 = id_2;
  id_3(
      id_2, id_2, id_1 && id_4 - id_1, id_2
  );
  wire id_5;
  assign module_1.type_13 = 0;
endmodule : SymbolIdentifier
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output logic id_3,
    output tri id_4,
    input uwire id_5,
    input supply0 id_6
);
  wand id_8;
  module_0 modCall_1 ();
  assign id_3 = 1;
  wire id_9;
  wire id_10, id_11;
  assign id_4 = 1'b0;
  assign id_4 = id_1;
  assign id_9 = -1;
  always id_3 <= 1;
  always @(posedge id_11) id_8 = 1;
endmodule
