Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SOPMUX_test_behav xil_defaultlib.SOPMUX_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'I7' [C:/Users/prabr/Documents/cse-2_gr-06/project_5/project_5.srcs/sources_1/new/SOPMUX.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.SOPMUX
Compiling module xil_defaultlib.SOPMUX_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot SOPMUX_test_behav
