{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592473330101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592473330106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 11:42:09 2020 " "Processing started: Thu Jun 18 11:42:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592473330106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473330106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ColourFiltering -c colourfiltering " "Command: quartus_map --read_settings_files=on --write_settings_files=off ColourFiltering -c colourfiltering" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473330107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592473330729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592473330729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/de2_115_sd_card_nios_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/de2_115_sd_card_nios_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_sw " "Found entity 1: DE2_115_SD_CARD_NIOS_sw" {  } { { "nios/synthesis/submodules/DE2_115_SD_CARD_NIOS_sw.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/DE2_115_SD_CARD_NIOS_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/de2_115_sd_card_nios_sd_wp_n.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/de2_115_sd_card_nios_sd_wp_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_sd_wp_n " "Found entity 1: DE2_115_SD_CARD_NIOS_sd_wp_n" {  } { { "nios/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_wp_n.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_wp_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/de2_115_sd_card_nios_sd_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/de2_115_sd_card_nios_sd_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_sd_dat " "Found entity 1: DE2_115_SD_CARD_NIOS_sd_dat" {  } { { "nios/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_dat.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_dat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/de2_115_sd_card_nios_sd_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/de2_115_sd_card_nios_sd_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_sd_cmd " "Found entity 1: DE2_115_SD_CARD_NIOS_sd_cmd" {  } { { "nios/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_cmd.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_cmd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/de2_115_sd_card_nios_sd_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/de2_115_sd_card_nios_sd_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_SD_CARD_NIOS_sd_clk " "Found entity 1: DE2_115_SD_CARD_NIOS_sd_clk" {  } { { "nios/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_clk.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/DE2_115_SD_CARD_NIOS_sd_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "nios/synthesis/nios.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338555 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios_mm_interconnect_0_rsp_demux_003" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_demux_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592473338569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592473338569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_mm_interconnect_0_router_004_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338569 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_004 " "Found entity 2: nios_mm_interconnect_0_router_004" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592473338571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592473338571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338571 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592473338572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592473338572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_mm_interconnect_0_router_001_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338573 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_001 " "Found entity 2: nios_mm_interconnect_0_router_001" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592473338574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592473338574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338575 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sd_wp_n.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sd_wp_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sd_wp_n " "Found entity 1: nios_sd_wp_n" {  } { { "nios/synthesis/submodules/nios_sd_wp_n.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_sd_wp_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sd_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sd_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sd_dat " "Found entity 1: nios_sd_dat" {  } { { "nios/synthesis/submodules/nios_sd_dat.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_sd_dat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sd_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sd_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sd_cmd " "Found entity 1: nios_sd_cmd" {  } { { "nios/synthesis/submodules/nios_sd_cmd.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_sd_cmd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sd_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sd_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_sd_clk " "Found entity 1: nios_sd_clk" {  } { { "nios/synthesis/submodules/nios_sd_clk.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_sd_clk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0 " "Found entity 1: nios_nios2_gen2_0" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_nios2_gen2_0_cpu " "Found entity 21: nios_nios2_gen2_0_cpu" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_nios2_gen2_0_cpu_test_bench" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_jtag_uart_0_sim_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338617 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_jtag_uart_0_scfifo_w " "Found entity 2: nios_jtag_uart_0_scfifo_w" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338617 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_jtag_uart_0_sim_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338617 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_jtag_uart_0_scfifo_r " "Found entity 4: nios_jtag_uart_0_scfifo_r" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338617 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_jtag_uart_0 " "Found entity 5: nios_jtag_uart_0" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_blue.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_blue.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_blue " "Found entity 1: nios_blue" {  } { { "nios/synthesis/submodules/nios_blue.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_blue.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file nios/synthesis/submodules/nios_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_altpll_0_dffpipe_l2c " "Found entity 1: nios_altpll_0_dffpipe_l2c" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338621 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_altpll_0_stdsync_sv6 " "Found entity 2: nios_altpll_0_stdsync_sv6" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338621 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_altpll_0_altpll_j352 " "Found entity 3: nios_altpll_0_altpll_j352" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338621 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_altpll_0 " "Found entity 4: nios_altpll_0" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/nios_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/nios_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_SW " "Found entity 1: nios_SW" {  } { { "nios/synthesis/submodules/nios_SW.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_SW.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338622 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(301) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 301 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1592473338624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338625 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1592473338627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "Video/MIPI_CAMERA/I2C_WRITE_PTR.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "Video/MIPI_CAMERA/I2C_RESET_DELAY.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "Video/MIPI_CAMERA/I2C_READ_DATA.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/mipi_camera/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file video/mipi_camera/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "Video/MIPI_CAMERA/CLOCKMEM.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/MIPI_CAMERA/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/vga_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/vga_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_READ_COUNTER " "Found entity 1: VGA_READ_COUNTER" {  } { { "Video/D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/VGA_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/raw2rgb_l.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/raw2rgb_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_L " "Found entity 1: RAW2RGB_L" {  } { { "Video/D8M/RAW2RGB_L.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/RAW2RGB_L.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "Video/D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/RAW_RGB_BIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "Video/D8M/Line_Buffer_J.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/d8m_write_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/d8m_write_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_WRITE_COUNTER " "Found entity 1: D8M_WRITE_COUNTER" {  } { { "Video/D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_WRITE_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m/d8m_set.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m/d8m_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_SET " "Found entity 1: D8M_SET" {  } { { "Video/D8M/D8M_SET.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M/D8M_SET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338645 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VGA_Controller_trig.v(81) " "Verilog HDL Module Instantiation warning at VGA_Controller_trig.v(81): ignored dangling comma in List of Port Connections" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 81 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1592473338647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/vga_controller_trig.v 2 2 " "Found 2 design units, including 2 entities, in source file video/vga_controller_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller_trig " "Found entity 1: VGA_Controller_trig" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338648 ""} { "Info" "ISGN_ENTITY_NAME" "2 SDC_Top " "Found entity 2: SDC_Top" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "Video/RESET_DELAY.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/fpsmonitor.v 1 1 " "Found 1 design units, including 1 entities, in source file video/fpsmonitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FpsMonitor " "Found entity 1: FpsMonitor" {  } { { "Video/FpsMonitor.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/FpsMonitor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file video/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "Video/D8M_LUT.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file video/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "Video/CLOCK_DELAY.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338655 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref colourfiltering.v(158) " "Verilog HDL Declaration warning at colourfiltering.v(158): \"ref\" is SystemVerilog-2005 keyword" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 158 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1592473338656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colourfiltering.v 1 1 " "Found 1 design units, including 1 entities, in source file colourfiltering.v" { { "Info" "ISGN_ENTITY_NAME" "1 colourfiltering " "Found entity 1: colourfiltering" {  } { { "colourfiltering.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "int_line.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file video/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "Video/pll_test.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/pll_test.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video/fifo_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file video/fifo_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_pll " "Found entity 1: fifo_pll" {  } { { "Video/fifo_pll.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/fifo_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473338662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473338662 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Controller_trig " "Elaborating entity \"VGA_Controller_trig\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592473338761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 VGA_Controller_trig.v(52) " "Verilog HDL assignment warning at VGA_Controller_trig.v(52): truncated value with size 10 to match size of target (8)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592473338763 "|VGA_Controller_trig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 VGA_Controller_trig.v(53) " "Verilog HDL assignment warning at VGA_Controller_trig.v(53): truncated value with size 10 to match size of target (8)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592473338763 "|VGA_Controller_trig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 VGA_Controller_trig.v(54) " "Verilog HDL assignment warning at VGA_Controller_trig.v(54): truncated value with size 10 to match size of target (8)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592473338763 "|VGA_Controller_trig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller_trig.v(89) " "Verilog HDL assignment warning at VGA_Controller_trig.v(89): truncated value with size 32 to match size of target (10)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592473338763 "|VGA_Controller_trig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller_trig.v(92) " "Verilog HDL assignment warning at VGA_Controller_trig.v(92): truncated value with size 32 to match size of target (10)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592473338763 "|VGA_Controller_trig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller_trig.v(95) " "Verilog HDL assignment warning at VGA_Controller_trig.v(95): truncated value with size 32 to match size of target (10)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592473338764 "|VGA_Controller_trig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller_trig.v(100) " "Verilog HDL assignment warning at VGA_Controller_trig.v(100): truncated value with size 32 to match size of target (1)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592473338764 "|VGA_Controller_trig"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 VGA_Controller_trig.v(101) " "Verilog HDL assignment warning at VGA_Controller_trig.v(101): truncated value with size 32 to match size of target (1)" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1592473338764 "|VGA_Controller_trig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:nios1 " "Elaborating entity \"nios\" for hierarchy \"nios:nios1\"" {  } { { "Video/VGA_Controller_trig.v" "nios1" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473338795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_SW nios:nios1\|nios_SW:sw " "Elaborating entity \"nios_SW\" for hierarchy \"nios:nios1\|nios_SW:sw\"" {  } { { "nios/synthesis/nios.v" "sw" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473338849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_altpll_0 nios:nios1\|nios_altpll_0:altpll_0 " "Elaborating entity \"nios_altpll_0\" for hierarchy \"nios:nios1\|nios_altpll_0:altpll_0\"" {  } { { "nios/synthesis/nios.v" "altpll_0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473338871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_altpll_0_stdsync_sv6 nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"nios_altpll_0_stdsync_sv6\" for hierarchy \"nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "stdsync2" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473338891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_altpll_0_dffpipe_l2c nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_stdsync_sv6:stdsync2\|nios_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios_altpll_0_dffpipe_l2c\" for hierarchy \"nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_stdsync_sv6:stdsync2\|nios_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "dffpipe3" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473338920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_altpll_0_altpll_j352 nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_altpll_j352:sd1 " "Elaborating entity \"nios_altpll_0_altpll_j352\" for hierarchy \"nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_altpll_j352:sd1\"" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "sd1" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473338928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_blue nios:nios1\|nios_blue:blue " "Elaborating entity \"nios_blue\" for hierarchy \"nios:nios1\|nios_blue:blue\"" {  } { { "nios/synthesis/nios.v" "blue" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473338946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0 nios:nios1\|nios_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_jtag_uart_0\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\"" {  } { { "nios/synthesis/nios.v" "jtag_uart_0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473338974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_w nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_jtag_uart_0_scfifo_w\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_w" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473338990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "wfifo" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473339155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473339169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473339169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473339169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473339169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473339169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473339169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473339169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473339169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473339169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473339169 ""}  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592473339169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473339203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473339203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473339203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473339225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473339225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473339226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473339245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473339245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473339246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473339293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473339293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473339294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473339344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473339344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473339345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473339395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473339395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_w:the_nios_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473339396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_jtag_uart_0_scfifo_r nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_jtag_uart_0_scfifo_r\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|nios_jtag_uart_0_scfifo_r:the_nios_jtag_uart_0_scfifo_r\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "the_nios_jtag_uart_0_scfifo_r" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473339411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "nios_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473339648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473339678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473339678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473339678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473339678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473339678 ""}  } { { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592473339678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:nios1\|nios_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0 nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_nios2_gen2_0\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\"" {  } { { "nios/synthesis/nios.v" "nios2_gen2_0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_nios2_gen2_0_cpu\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0.v" "cpu" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_test_bench nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_test_bench:the_nios_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_test_bench:the_nios_nios2_gen2_0_cpu_test_bench\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_register_bank_a_module nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340521 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592473340521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473340558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473340558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_a_module:nios_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_register_bank_b_module nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_b_module:nios_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_register_bank_b_module:nios_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_debug nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473340684 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592473340684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_break nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_break:the_nios_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_xbrk nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_dbrk nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_itrace nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_dtrace nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_td_mode nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_pib nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_oci_im nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_im:the_nios_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_im:the_nios_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_avalon_reg nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473340992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_nios2_ocimem nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_ociram_sp_ram_module nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "nios_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341067 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341096 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341096 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592473341096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473341132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473341132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_ocimem:the_nios_nios2_gen2_0_cpu_nios2_ocimem\|nios_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_wrapper nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "the_nios_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_tck nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_tck:the_nios_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_nios2_gen2_0_cpu_debug_slave_sysclk nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341297 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592473341297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341298 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0 nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_onchip_memory2_0\" for hierarchy \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "nios/synthesis/nios.v" "onchip_memory2_0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1592473341398 ""}  } { { "nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1592473341398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_srg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_srg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_srg1 " "Found entity 1: altsyncram_srg1" {  } { { "db/altsyncram_srg1.tdf" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/altsyncram_srg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473341436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473341436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_srg1 nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_srg1:auto_generated " "Elaborating entity \"altsyncram_srg1\" for hierarchy \"nios:nios1\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_srg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sd_clk nios:nios1\|nios_sd_clk:sd_clk " "Elaborating entity \"nios_sd_clk\" for hierarchy \"nios:nios1\|nios_sd_clk:sd_clk\"" {  } { { "nios/synthesis/nios.v" "sd_clk" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sd_cmd nios:nios1\|nios_sd_cmd:sd_cmd " "Elaborating entity \"nios_sd_cmd\" for hierarchy \"nios:nios1\|nios_sd_cmd:sd_cmd\"" {  } { { "nios/synthesis/nios.v" "sd_cmd" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sd_dat nios:nios1\|nios_sd_dat:sd_dat " "Elaborating entity \"nios_sd_dat\" for hierarchy \"nios:nios1\|nios_sd_dat:sd_dat\"" {  } { { "nios/synthesis/nios.v" "sd_dat" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_sd_wp_n nios:nios1\|nios_sd_wp_n:sd_wp_n " "Elaborating entity \"nios_sd_wp_n\" for hierarchy \"nios:nios1\|nios_sd_wp_n:sd_wp_n\"" {  } { { "nios/synthesis/nios.v" "sd_wp_n" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mm_interconnect_0\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios/synthesis/nios.v" "mm_interconnect_0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473341991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "sw_s1_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router " "Elaborating entity \"nios_mm_interconnect_0_router\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_mm_interconnect_0_router_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_001" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_001_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_001:router_001\|nios_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_mm_interconnect_0_router_002\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_002" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_mm_interconnect_0_router_004\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_004" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004_default_decode nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux_002 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 4054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux_002 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux_003 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 4111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 4336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux_001 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 4365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "crosser" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 4399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473342990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473343007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473343060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0.v" 4462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473343090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios:nios1\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473343107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios:nios1\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios:nios1\|nios_irq_mapper:irq_mapper\"" {  } { { "nios/synthesis/nios.v" "irq_mapper" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473343168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller\"" {  } { { "nios/synthesis/nios.v" "rst_controller" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473343175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473343190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473343203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios1\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios1\|altera_reset_controller:rst_controller_001\"" {  } { { "nios/synthesis/nios.v" "rst_controller_001" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/nios.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473343218 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1592473344553 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.06.18.11:42:27 Progress: Loading sld1041b92a/alt_sld_fab_wrapper_hw.tcl " "2020.06.18.11:42:27 Progress: Loading sld1041b92a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473347775 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473350208 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473350324 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473353875 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473354016 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473354162 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473354320 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473354323 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473354324 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1592473354998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1041b92a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1041b92a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1041b92a/alt_sld_fab.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/ip/sld1041b92a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473355186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473355186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473355263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473355263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473355265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473355265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473355319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473355319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473355400 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473355400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473355400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/db/ip/sld1041b92a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592473355462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473355462 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1592473358220 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "nios/synthesis/submodules/nios_jtag_uart_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_jtag_uart_0.v" 398 -1 0 } } { "nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 261 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1592473358316 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1592473358316 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oVGA_SYNC GND " "Pin \"oVGA_SYNC\" is stuck at GND" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1592473358960 "|VGA_Controller_trig|oVGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1592473358960 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473359118 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "91 " "91 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1592473360322 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/output_files/colourfiltering.map.smsg " "Generated suppressed messages file C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/output_files/colourfiltering.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473360872 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1592473362912 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592473362912 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iRST_N " "No output dependent on input pin \"iRST_N\"" {  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1592473363174 "|VGA_Controller_trig|iRST_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1592473363174 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2449 " "Implemented 2449 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "81 " "Implemented 81 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1592473363174 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1592473363174 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1592473363174 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2167 " "Implemented 2167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1592473363174 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1592473363174 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1592473363174 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1592473363174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4949 " "Peak virtual memory: 4949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592473363261 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 11:42:43 2020 " "Processing ended: Thu Jun 18 11:42:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592473363261 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592473363261 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592473363261 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592473363261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1592473364512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592473364517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 11:42:44 2020 " "Processing started: Thu Jun 18 11:42:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592473364517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1592473364517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ColourFiltering -c colourfiltering " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ColourFiltering -c colourfiltering" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1592473364517 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1592473364611 ""}
{ "Info" "0" "" "Project  = ColourFiltering" {  } {  } 0 0 "Project  = ColourFiltering" 0 0 "Fitter" 0 0 1592473364611 ""}
{ "Info" "0" "" "Revision = colourfiltering" {  } {  } 0 0 "Revision = colourfiltering" 0 0 "Fitter" 0 0 1592473364611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1592473364720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1592473364720 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "colourfiltering EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"colourfiltering\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1592473364742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592473364788 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1592473364788 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_altpll_j352:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_altpll_j352:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_altpll_j352:sd1\|wire_pll7_clk\[0\] 17 5 0 0 " "Implementing clock multiplication of 17, clock division of 5, and phase shift of 0 degrees (0 ps) for nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_altpll_j352:sd1\|wire_pll7_clk\[0\] port" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 2235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1592473364844 ""}  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 151 -1 0 } } { "" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 2235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1592473364844 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1592473365101 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1592473365105 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592473365351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592473365351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592473365351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592473365351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592473365351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592473365351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592473365351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592473365351 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1592473365351 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1592473365351 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 7301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592473365359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 7303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592473365359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 7305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592473365359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 7307 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592473365359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 7309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1592473365359 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1592473365359 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1592473365361 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1592473365706 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "88 132 " "No exact pin location assignment(s) for 88 pins of 132 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1592473366361 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592473366710 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1592473366710 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592473366738 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592473366744 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592473366748 ""}
{ "Info" "ISTA_SDC_FOUND" "colourfiltering.sdc " "Reading SDC File: 'colourfiltering.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1592473366771 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 9 FPGA_CLK1_50 port " "Ignored filter at colourfiltering.sdc(9): FPGA_CLK1_50 could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1592473366772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at colourfiltering.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK1_50\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473366772 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366772 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 10 FPGA_CLK2_50 port " "Ignored filter at colourfiltering.sdc(10): FPGA_CLK2_50 could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1592473366772 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at colourfiltering.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473366772 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366772 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 11 FPGA_CLK3_50 port " "Ignored filter at colourfiltering.sdc(11): FPGA_CLK3_50 could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1592473366773 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at colourfiltering.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473366773 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366773 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nios1\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 17 -duty_cycle 50.00 -name \{nios1\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{nios1\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{nios1\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 17 -duty_cycle 50.00 -name \{nios1\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{nios1\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592473366774 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1592473366774 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1592473366775 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 23 MIPI_PIXEL_CLK port " "Ignored filter at colourfiltering.sdc(23): MIPI_PIXEL_CLK could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1592473366775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 23 Argument <targets> is an empty collection " "Ignored create_clock at colourfiltering.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.0 MHz\"  -name MIPI_PIXEL_CLK \[get_ports MIPI_PIXEL_CLK\] " "create_clock -period \"25.0 MHz\"  -name MIPI_PIXEL_CLK \[get_ports MIPI_PIXEL_CLK\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473366775 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366775 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 24 HDMI_TX_CLK port " "Ignored filter at colourfiltering.sdc(24): HDMI_TX_CLK could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1592473366775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 24 Argument <targets> is an empty collection " "Ignored create_clock at colourfiltering.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.0 MHz\"  -name HDMI_TX_CLK \[get_ports HDMI_TX_CLK\] " "create_clock -period \"25.0 MHz\"  -name HDMI_TX_CLK \[get_ports HDMI_TX_CLK\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473366775 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366775 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 26 HDMI_TX_HS port " "Ignored filter at colourfiltering.sdc(26): HDMI_TX_HS could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1592473366775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at colourfiltering.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"15 KHz\"  -name HDMI_TX_HS \[get_ports HDMI_TX_HS\] " "create_clock -period \"15 KHz\"  -name HDMI_TX_HS \[get_ports HDMI_TX_HS\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473366775 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366775 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 27 HDMI_TX_VS port " "Ignored filter at colourfiltering.sdc(27): HDMI_TX_VS could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1592473366775 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 27 Argument <targets> is an empty collection " "Ignored create_clock at colourfiltering.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"60 Hz\"  -name HDMI_TX_VS \[get_ports HDMI_TX_VS\] " "create_clock -period \"60 Hz\"  -name HDMI_TX_VS \[get_ports HDMI_TX_VS\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473366776 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 27 Time value \"60 Hz\" is not valid " "Ignored create_clock at colourfiltering.sdc(27): Time value \"60 Hz\" is not valid" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 27 Option -period: Invalid clock period " "Ignored create_clock at colourfiltering.sdc(27): Option -period: Invalid clock period" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366776 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1592473366776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 53 MIPI_PIXEL_D\[*\] port " "Ignored filter at colourfiltering.sdc(53): MIPI_PIXEL_D\[*\] could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1592473366776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 53 MIPI_PIXEL_CLK clock " "Ignored filter at colourfiltering.sdc(53): MIPI_PIXEL_CLK could not be matched with a clock" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1592473366776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay colourfiltering.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at colourfiltering.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay 2.0 -clock \"MIPI_PIXEL_CLK\" \[get_ports \{MIPI_PIXEL_D\[*\]\}\] " "set_input_delay 2.0 -clock \"MIPI_PIXEL_CLK\" \[get_ports \{MIPI_PIXEL_D\[*\]\}\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473366776 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay colourfiltering.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at colourfiltering.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 54 MIPI_PIXEL_VS port " "Ignored filter at colourfiltering.sdc(54): MIPI_PIXEL_VS could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1592473366776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay colourfiltering.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at colourfiltering.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay 2.0 -clock \"MIPI_PIXEL_CLK\" \[get_ports MIPI_PIXEL_VS\] " "set_input_delay 2.0 -clock \"MIPI_PIXEL_CLK\" \[get_ports MIPI_PIXEL_VS\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473366776 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366776 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay colourfiltering.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at colourfiltering.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366776 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 55 MIPI_PIXEL_HS port " "Ignored filter at colourfiltering.sdc(55): MIPI_PIXEL_HS could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1592473366777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay colourfiltering.sdc 55 Argument <targets> is an empty collection " "Ignored set_input_delay at colourfiltering.sdc(55): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay 2.0 -clock \"MIPI_PIXEL_CLK\" \[get_ports MIPI_PIXEL_HS\] " "set_input_delay 2.0 -clock \"MIPI_PIXEL_CLK\" \[get_ports MIPI_PIXEL_HS\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473366777 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay colourfiltering.sdc 55 Argument -clock is not an object ID " "Ignored set_input_delay at colourfiltering.sdc(55): Argument -clock is not an object ID" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 62 HDMI_TX_D\[*\] port " "Ignored filter at colourfiltering.sdc(62): HDMI_TX_D\[*\] could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1592473366777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 62 HDMI_TX_CLK clock " "Ignored filter at colourfiltering.sdc(62): HDMI_TX_CLK could not be matched with a clock" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1592473366777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 62 Argument <targets> is an empty collection " "Ignored set_output_delay at colourfiltering.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports \{HDMI_TX_D\[*\]\}\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports \{HDMI_TX_D\[*\]\}\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473366777 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 62 Argument -clock is not an object ID " "Ignored set_output_delay at colourfiltering.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366777 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 63 HDMI_TX_DE port " "Ignored filter at colourfiltering.sdc(63): HDMI_TX_DE could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1592473366777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 63 Argument <targets> is an empty collection " "Ignored set_output_delay at colourfiltering.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_DE\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_DE\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473366777 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 63 Argument -clock is not an object ID " "Ignored set_output_delay at colourfiltering.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366777 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 64 Argument <targets> is an empty collection " "Ignored set_output_delay at colourfiltering.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_VS\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_VS\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473366778 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at colourfiltering.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at colourfiltering.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_HS\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_HS\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473366778 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366778 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at colourfiltering.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1592473366778 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "nios1\|altpll_0\|sd1\|pll7\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: nios1\|altpll_0\|sd1\|pll7\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "nios1\|altpll_0\|sd1\|pll7\|inclk\[0\] " "No clocks found on or feeding the specified source node: nios1\|altpll_0\|sd1\|pll7\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1592473366784 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1592473366784 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled CLOCK_50 " "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592473366785 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1592473366785 "|VGA_Controller_trig|CLOCK_50"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1592473366811 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios1\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios1\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592473366815 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1592473366815 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1592473366815 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592473366815 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592473366815 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1592473366815 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1592473366815 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592473366992 ""}  } { { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 7244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592473366992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_altpll_j352:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node nios:nios1\|nios_altpll_0:altpll_0\|nios_altpll_0_altpll_j352:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592473366992 ""}  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 2235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592473366992 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592473366993 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 6715 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592473366993 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios1\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios:nios1\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592473366993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:nios1\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios:nios1\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 3255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592473366993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 1962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592473366993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592473366993 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592473366993 ""}  } { { "nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592473366993 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592473366993 ""}  } { { "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_nios2_gen2_0_cpu.v" 186 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|nios_nios2_gen2_0_cpu_nios2_oci:the_nios_nios2_gen2_0_cpu_nios2_oci\|nios_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 1215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592473366993 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios:nios1\|nios_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node nios:nios1\|nios_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1592473366993 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios:nios1\|nios_altpll_0:altpll_0\|readdata\[0\]~0 " "Destination node nios:nios1\|nios_altpll_0:altpll_0\|readdata\[0\]~0" {  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 4310 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1592473366993 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1592473366993 ""}  } { { "nios/synthesis/submodules/nios_altpll_0.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/nios/synthesis/submodules/nios_altpll_0.v" 263 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 2266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1592473366993 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1592473367428 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592473367431 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1592473367431 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592473367435 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1592473367440 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1592473367445 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1592473367445 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1592473367447 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1592473367511 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1592473367514 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1592473367514 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "88 unused 2.5V 58 30 0 " "Number of I/O pins in group: 88 (unused VREF, 2.5V VCCIO, 58 input, 30 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1592473367533 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1592473367533 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1592473367533 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1592473367534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1592473367534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 7 66 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1592473367534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1592473367534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 18 47 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 18 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1592473367534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1592473367534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 18 54 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1592473367534 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1592473367534 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1592473367534 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1592473367534 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAMERA_I2C_SCL " "Node \"CAMERA_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAMERA_I2C_SDA " "Node \"CAMERA_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAMERA_PWDN_n " "Node \"CAMERA_PWDN_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_PWDN_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_CS_n " "Node \"MIPI_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_I2C_SCL " "Node \"MIPI_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_I2C_SDA " "Node \"MIPI_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_MCLK " "Node \"MIPI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_CLK " "Node \"MIPI_PIXEL_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[0\] " "Node \"MIPI_PIXEL_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[1\] " "Node \"MIPI_PIXEL_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[2\] " "Node \"MIPI_PIXEL_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[3\] " "Node \"MIPI_PIXEL_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[4\] " "Node \"MIPI_PIXEL_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[5\] " "Node \"MIPI_PIXEL_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[6\] " "Node \"MIPI_PIXEL_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[7\] " "Node \"MIPI_PIXEL_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[8\] " "Node \"MIPI_PIXEL_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[9\] " "Node \"MIPI_PIXEL_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_HS " "Node \"MIPI_PIXEL_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_VS " "Node \"MIPI_PIXEL_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_REFCLK " "Node \"MIPI_REFCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_REFCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_RESET_n " "Node \"MIPI_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1592473367943 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1592473367943 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592473367947 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1592473367958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1592473369804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592473370146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1592473370195 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1592473376214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592473376214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1592473376714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1592473379459 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1592473379459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1592473379791 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1592473379791 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1592473379791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592473379793 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1592473379947 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592473379973 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592473380284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1592473380285 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1592473380593 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1592473381202 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1592473381803 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone IV E " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "Video/VGA_Controller_trig.v" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/Video/VGA_Controller_trig.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1592473381822 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1592473381822 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/output_files/colourfiltering.fit.smsg " "Generated suppressed messages file C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/output_files/colourfiltering.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1592473382008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 171 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 171 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5876 " "Peak virtual memory: 5876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592473382839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 11:43:02 2020 " "Processing ended: Thu Jun 18 11:43:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592473382839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592473382839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592473382839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1592473382839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1592473383887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592473383892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 11:43:03 2020 " "Processing started: Thu Jun 18 11:43:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592473383892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1592473383892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ColourFiltering -c colourfiltering " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ColourFiltering -c colourfiltering" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1592473383892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1592473384286 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1592473386600 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1592473386690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592473387042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 11:43:07 2020 " "Processing ended: Thu Jun 18 11:43:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592473387042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592473387042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592473387042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1592473387042 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1592473387686 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1592473388259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592473388264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 18 11:43:07 2020 " "Processing started: Thu Jun 18 11:43:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592473388264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1592473388264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ColourFiltering -c colourfiltering " "Command: quartus_sta ColourFiltering -c colourfiltering" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1592473388264 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1592473388371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1592473388623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1592473388624 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473388667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473388667 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592473389139 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1592473389139 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592473389160 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592473389171 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592473389181 ""}
{ "Info" "ISTA_SDC_FOUND" "colourfiltering.sdc " "Reading SDC File: 'colourfiltering.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592473389200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 9 FPGA_CLK1_50 port " "Ignored filter at colourfiltering.sdc(9): FPGA_CLK1_50 could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at colourfiltering.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK1_50\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473389201 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 10 FPGA_CLK2_50 port " "Ignored filter at colourfiltering.sdc(10): FPGA_CLK2_50 could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at colourfiltering.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK2_50\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473389201 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389201 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 11 FPGA_CLK3_50 port " "Ignored filter at colourfiltering.sdc(11): FPGA_CLK3_50 could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389201 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at colourfiltering.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\] " "create_clock -period \"50.0 MHz\" \[get_ports FPGA_CLK3_50\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473389202 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389202 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{nios1\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 17 -duty_cycle 50.00 -name \{nios1\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{nios1\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{nios1\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -multiply_by 17 -duty_cycle 50.00 -name \{nios1\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{nios1\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592473389202 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592473389202 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1592473389202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 23 MIPI_PIXEL_CLK port " "Ignored filter at colourfiltering.sdc(23): MIPI_PIXEL_CLK could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 23 Argument <targets> is an empty collection " "Ignored create_clock at colourfiltering.sdc(23): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.0 MHz\"  -name MIPI_PIXEL_CLK \[get_ports MIPI_PIXEL_CLK\] " "create_clock -period \"25.0 MHz\"  -name MIPI_PIXEL_CLK \[get_ports MIPI_PIXEL_CLK\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473389202 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389202 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 24 HDMI_TX_CLK port " "Ignored filter at colourfiltering.sdc(24): HDMI_TX_CLK could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389202 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 24 Argument <targets> is an empty collection " "Ignored create_clock at colourfiltering.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"25.0 MHz\"  -name HDMI_TX_CLK \[get_ports HDMI_TX_CLK\] " "create_clock -period \"25.0 MHz\"  -name HDMI_TX_CLK \[get_ports HDMI_TX_CLK\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473389203 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 26 HDMI_TX_HS port " "Ignored filter at colourfiltering.sdc(26): HDMI_TX_HS could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 26 Argument <targets> is an empty collection " "Ignored create_clock at colourfiltering.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"15 KHz\"  -name HDMI_TX_HS \[get_ports HDMI_TX_HS\] " "create_clock -period \"15 KHz\"  -name HDMI_TX_HS \[get_ports HDMI_TX_HS\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473389203 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 27 HDMI_TX_VS port " "Ignored filter at colourfiltering.sdc(27): HDMI_TX_VS could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 27 Argument <targets> is an empty collection " "Ignored create_clock at colourfiltering.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"60 Hz\"  -name HDMI_TX_VS \[get_ports HDMI_TX_VS\] " "create_clock -period \"60 Hz\"  -name HDMI_TX_VS \[get_ports HDMI_TX_VS\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473389203 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 27 Time value \"60 Hz\" is not valid " "Ignored create_clock at colourfiltering.sdc(27): Time value \"60 Hz\" is not valid" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock colourfiltering.sdc 27 Option -period: Invalid clock period " "Ignored create_clock at colourfiltering.sdc(27): Option -period: Invalid clock period" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389203 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1592473389203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 53 MIPI_PIXEL_D\[*\] port " "Ignored filter at colourfiltering.sdc(53): MIPI_PIXEL_D\[*\] could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389203 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 53 MIPI_PIXEL_CLK clock " "Ignored filter at colourfiltering.sdc(53): MIPI_PIXEL_CLK could not be matched with a clock" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389203 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay colourfiltering.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at colourfiltering.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay 2.0 -clock \"MIPI_PIXEL_CLK\" \[get_ports \{MIPI_PIXEL_D\[*\]\}\] " "set_input_delay 2.0 -clock \"MIPI_PIXEL_CLK\" \[get_ports \{MIPI_PIXEL_D\[*\]\}\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473389204 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay colourfiltering.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at colourfiltering.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 54 MIPI_PIXEL_VS port " "Ignored filter at colourfiltering.sdc(54): MIPI_PIXEL_VS could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay colourfiltering.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at colourfiltering.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay 2.0 -clock \"MIPI_PIXEL_CLK\" \[get_ports MIPI_PIXEL_VS\] " "set_input_delay 2.0 -clock \"MIPI_PIXEL_CLK\" \[get_ports MIPI_PIXEL_VS\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473389204 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay colourfiltering.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at colourfiltering.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 55 MIPI_PIXEL_HS port " "Ignored filter at colourfiltering.sdc(55): MIPI_PIXEL_HS could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay colourfiltering.sdc 55 Argument <targets> is an empty collection " "Ignored set_input_delay at colourfiltering.sdc(55): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay 2.0 -clock \"MIPI_PIXEL_CLK\" \[get_ports MIPI_PIXEL_HS\] " "set_input_delay 2.0 -clock \"MIPI_PIXEL_CLK\" \[get_ports MIPI_PIXEL_HS\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473389204 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay colourfiltering.sdc 55 Argument -clock is not an object ID " "Ignored set_input_delay at colourfiltering.sdc(55): Argument -clock is not an object ID" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 62 HDMI_TX_D\[*\] port " "Ignored filter at colourfiltering.sdc(62): HDMI_TX_D\[*\] could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389204 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 62 HDMI_TX_CLK clock " "Ignored filter at colourfiltering.sdc(62): HDMI_TX_CLK could not be matched with a clock" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389204 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 62 Argument <targets> is an empty collection " "Ignored set_output_delay at colourfiltering.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports \{HDMI_TX_D\[*\]\}\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports \{HDMI_TX_D\[*\]\}\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473389205 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 62 Argument -clock is not an object ID " "Ignored set_output_delay at colourfiltering.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389205 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "colourfiltering.sdc 63 HDMI_TX_DE port " "Ignored filter at colourfiltering.sdc(63): HDMI_TX_DE could not be matched with a port" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 63 Argument <targets> is an empty collection " "Ignored set_output_delay at colourfiltering.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_DE\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_DE\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473389205 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 63 Argument -clock is not an object ID " "Ignored set_output_delay at colourfiltering.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 64 Argument <targets> is an empty collection " "Ignored set_output_delay at colourfiltering.sdc(64): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_VS\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_VS\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473389205 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 64 Argument -clock is not an object ID " "Ignored set_output_delay at colourfiltering.sdc(64): Argument -clock is not an object ID" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 65 Argument <targets> is an empty collection " "Ignored set_output_delay at colourfiltering.sdc(65): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_HS\] " "set_output_delay 2.0 -clock \"HDMI_TX_CLK\" \[get_ports HDMI_TX_HS\]" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1592473389205 ""}  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389205 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay colourfiltering.sdc 65 Argument -clock is not an object ID " "Ignored set_output_delay at colourfiltering.sdc(65): Argument -clock is not an object ID" {  } { { "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" "" { Text "C:/Users/sidoi/Desktop/shit/fpga/Courses_FPGA/MAIN_PROJECT/colourfiltering.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1592473389205 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "nios1\|altpll_0\|sd1\|pll7\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: nios1\|altpll_0\|sd1\|pll7\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "nios1\|altpll_0\|sd1\|pll7\|inclk\[0\] " "No clocks found on or feeding the specified source node: nios1\|altpll_0\|sd1\|pll7\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1592473389217 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1592473389217 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled CLOCK_50 " "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592473389218 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1592473389218 "|VGA_Controller_trig|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592473389233 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios1\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios1\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592473389236 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592473389236 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1592473389236 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1592473389257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.237 " "Worst-case setup slack is 46.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.237               0.000 altera_reserved_tck  " "   46.237               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473389287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473389296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.945 " "Worst-case recovery slack is 47.945" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.945               0.000 altera_reserved_tck  " "   47.945               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473389304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.161 " "Worst-case removal slack is 1.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.161               0.000 altera_reserved_tck  " "    1.161               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473389312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.630 " "Worst-case minimum pulse width slack is 49.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.630               0.000 altera_reserved_tck  " "   49.630               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473389331 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473389393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473389393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473389393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473389393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.281 ns " "Worst Case Available Settling Time: 197.281 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473389393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473389393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473389393 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473389393 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592473389393 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592473389403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1592473389424 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1592473389750 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "nios1\|altpll_0\|sd1\|pll7\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: nios1\|altpll_0\|sd1\|pll7\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "nios1\|altpll_0\|sd1\|pll7\|inclk\[0\] " "No clocks found on or feeding the specified source node: nios1\|altpll_0\|sd1\|pll7\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1592473389877 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1592473389877 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled CLOCK_50 " "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592473389878 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1592473389878 "|VGA_Controller_trig|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592473389878 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios1\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios1\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592473389880 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592473389880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.623 " "Worst-case setup slack is 46.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.623               0.000 altera_reserved_tck  " "   46.623               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473389903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473389913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.228 " "Worst-case recovery slack is 48.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.228               0.000 altera_reserved_tck  " "   48.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473389921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.064 " "Worst-case removal slack is 1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 altera_reserved_tck  " "    1.064               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473389931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.576 " "Worst-case minimum pulse width slack is 49.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.576               0.000 altera_reserved_tck  " "   49.576               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473389939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473389939 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.540 ns " "Worst Case Available Settling Time: 197.540 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390005 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592473390005 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592473390017 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "nios1\|altpll_0\|sd1\|pll7\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: nios1\|altpll_0\|sd1\|pll7\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "nios1\|altpll_0\|sd1\|pll7\|inclk\[0\] " "No clocks found on or feeding the specified source node: nios1\|altpll_0\|sd1\|pll7\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Design Software" 0 -1 1592473390126 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Timing Analyzer" 0 -1 1592473390126 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled CLOCK_50 " "Register nios:nios1\|nios_nios2_gen2_0:nios2_gen2_0\|nios_nios2_gen2_0_cpu:cpu\|hbreak_enabled is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1592473390126 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1592473390126 "|VGA_Controller_trig|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592473390127 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios1\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios1\|altpll_0\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1592473390129 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592473390129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.416 " "Worst-case setup slack is 48.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.416               0.000 altera_reserved_tck  " "   48.416               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473390141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473390153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.165 " "Worst-case recovery slack is 49.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.165               0.000 altera_reserved_tck  " "   49.165               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473390163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.555 " "Worst-case removal slack is 0.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 altera_reserved_tck  " "    0.555               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473390178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.471 " "Worst-case minimum pulse width slack is 49.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390197 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.471               0.000 altera_reserved_tck  " "   49.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592473390197 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592473390197 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.682 ns " "Worst Case Available Settling Time: 198.682 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390265 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592473390265 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592473390265 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592473390636 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592473390639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 53 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592473390789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 18 11:43:10 2020 " "Processing ended: Thu Jun 18 11:43:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592473390789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592473390789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592473390789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1592473390789 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 243 s " "Quartus Prime Full Compilation was successful. 0 errors, 243 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1592473391521 ""}
