[amd64_rapl]
RAPL_ENERGY_PKG
[amd64_fam19h_zen3]
RETIRED_SSE_AVX_FLOPS:ADD_SUB_FLOPS
RETIRED_SSE_AVX_FLOPS:MULT_FLOPS
RETIRED_SSE_AVX_FLOPS:DIV_FLOPS
RETIRED_SSE_AVX_FLOPS:MAC_FLOPS
RETIRED_SSE_AVX_FLOPS:ANY
RETIRED_SERIALIZING_OPS:X87_CTRL_RET
RETIRED_SERIALIZING_OPS:X87_BOT_RET
RETIRED_SERIALIZING_OPS:SSE_CTRL_RET
RETIRED_SERIALIZING_OPS:SSE_BOT_RET
FP_DISPATCH_FAULTS:X87_FILL_FAULT
FP_DISPATCH_FAULTS:XMM_FILL_FAULT
FP_DISPATCH_FAULTS:YMM_FILL_FAULT
FP_DISPATCH_FAULTS:YMM_SPILL_FAULT
FP_DISPATCH_FAULTS:ANY
BAD_STATUS_2:STLI_OTHER
RETIRED_LOCK_INSTRUCTIONS:BUS_LOCK
RETIRED_CLFLUSH_INSTRUCTIONS
RETIRED_CPUID_INSTRUCTIONS
LS_DISPATCH:LD_ST_DISPATCH
LS_DISPATCH:STORE_DISPATCH
LS_DISPATCH:LD_DISPATCH
SMI_RECEIVED
INTERRUPT_TAKEN
STORE_TO_LOAD_FORWARD
STORE_COMMIT_CANCELS_2:WCB_FULL
MAB_ALLOCATION_BY_TYPE:LS
MAB_ALLOCATION_BY_TYPE:HW_PF
MAB_ALLOCATION_BY_TYPE:ALL
DEMAND_DATA_CACHE_FILLS_FROM_SYSTEM:LCL_L2
DEMAND_DATA_CACHE_FILLS_FROM_SYSTEM:INT_CACHE
DEMAND_DATA_CACHE_FILLS_FROM_SYSTEM:EXT_CACHE_LCL
DEMAND_DATA_CACHE_FILLS_FROM_SYSTEM:MEM_IO_LCL
DEMAND_DATA_CACHE_FILLS_FROM_SYSTEM:EXT_CACHE_RMT
DEMAND_DATA_CACHE_FILLS_FROM_SYSTEM:MEM_IO_RMT
ANY_DATA_CACHE_FILLS_FROM_SYSTEM:LCL_L2
ANY_DATA_CACHE_FILLS_FROM_SYSTEM:INT_CACHE
ANY_DATA_CACHE_FILLS_FROM_SYSTEM:EXT_CACHE_LCL
ANY_DATA_CACHE_FILLS_FROM_SYSTEM:MEM_IO_LCL
ANY_DATA_CACHE_FILLS_FROM_SYSTEM:EXT_CACHE_RMT
ANY_DATA_CACHE_FILLS_FROM_SYSTEM:MEM_IO_RMT
L1_DTLB_MISS:TLB_RELOAD_1G_L2_MISS
L1_DTLB_MISS:TLB_RELOAD_2M_L2_MISS
L1_DTLB_MISS:TLB_RELOAD_COALESCED_PAGE_MISS
L1_DTLB_MISS:TLB_RELOAD_4K_L2_MISS
L1_DTLB_MISS:TLB_RELOAD_1G_L2_HIT
L1_DTLB_MISS:TLB_RELOAD_2M_L2_HIT
L1_DTLB_MISS:TLB_RELOAD_COALESCED_PAGE_HIT
L1_DTLB_MISS:TLB_RELOAD_4K_L2_HIT
MISALIGNED_LOADS:MA4K
MISALIGNED_LOADS:MA64
PREFETCH_INSTRUCTIONS_DISPATCHED:PREFETCH_T0_T1_T2
PREFETCH_INSTRUCTIONS_DISPATCHED:PREFETCHW
PREFETCH_INSTRUCTIONS_DISPATCHED:PREFETCHNTA
PREFETCH_INSTRUCTIONS_DISPATCHED:ANY
INEFFECTIVE_SOFTWARE_PREFETCH:MAB_MCH_CNT
INEFFECTIVE_SOFTWARE_PREFETCH:DATA_PIPE_SW_PF_DC_HIT
SOFTWARE_PREFETCH_DATA_CACHE_FILLS:LCL_L2
SOFTWARE_PREFETCH_DATA_CACHE_FILLS:INT_CACHE
SOFTWARE_PREFETCH_DATA_CACHE_FILLS:EXT_CACHE_LCL
SOFTWARE_PREFETCH_DATA_CACHE_FILLS:MEM_IO_LCL
SOFTWARE_PREFETCH_DATA_CACHE_FILLS:EXT_CACHE_RMT
SOFTWARE_PREFETCH_DATA_CACHE_FILLS:MEM_IO_RMT
HARDWARE_PREFETCH_DATA_CACHE_FILLS:LCL_L2
HARDWARE_PREFETCH_DATA_CACHE_FILLS:INT_CACHE
HARDWARE_PREFETCH_DATA_CACHE_FILLS:EXT_CACHE_LCL
HARDWARE_PREFETCH_DATA_CACHE_FILLS:MEM_IO_LCL
HARDWARE_PREFETCH_DATA_CACHE_FILLS:EXT_CACHE_RMT
HARDWARE_PREFETCH_DATA_CACHE_FILLS:MEM_IO_RMT
ALLOC_MAB_COUNT
CYCLES_NOT_IN_HALT
TLB_FLUSHES:ALL
INSTRUCTION_CACHE_REFILLS_FROM_L2
INSTRUCTION_CACHE_REFILLS_FROM_SYSTEM
L1_ITLB_MISS_L2_ITLB_HIT
L1_ITLB_MISS_L2_ITLB_MISS:COALESCED4K
L1_ITLB_MISS_L2_ITLB_MISS:IF1G
L1_ITLB_MISS_L2_ITLB_MISS:IF2M
L1_ITLB_MISS_L2_ITLB_MISS:IF4K
L2_BTB_CORRECTION
DYNAMIC_INDIRECT_PREDICTIONS
DECODER_OVERRIDE_BRANCH_PRED
L1_ITLB_FETCH_HIT:IF1G
L1_ITLB_FETCH_HIT:IF2M
L1_ITLB_FETCH_HIT:IF4K
IC_TAG_HIT_MISS:IC_HIT
IC_TAG_HIT_MISS:IC_MISS
IC_TAG_HIT_MISS:ALL_IC_ACCESS
OP_CACHE_HIT_MISS:OC_HIT
OP_CACHE_HIT_MISS:OC_MISS
OP_CACHE_HIT_MISS:ALL_OC_ACCESS
OPS_SOURCE_DISPATCHED_FROM_DECODER:X86DECODER_DISPATCHED
OPS_SOURCE_DISPATCHED_FROM_DECODER:OPCACHE_DISPATCHED
OPS_TYPE_DISPATCHED_FROM_DECODER:FP_DISP_IBS_MODE
OPS_TYPE_DISPATCHED_FROM_DECODER:INT_DISP_IBS_MODE
OPS_TYPE_DISPATCHED_FROM_DECODER:FP_DISP_RETIRE_MODE
OPS_TYPE_DISPATCHED_FROM_DECODER:INT_DISP_RETIRE_MODE
DISPATCH_RESOURCE_STALL_CYCLES_1:INT_PHY_REG_FILE_RSRC_STALL
DISPATCH_RESOURCE_STALL_CYCLES_1:LOAD_QUEUE_RSRC_STALL
DISPATCH_RESOURCE_STALL_CYCLES_1:STORE_QUEUE_RSRC_STALL
DISPATCH_RESOURCE_STALL_CYCLES_1:TAKEN_BRANCH_BUFFER_RSRC_STALL
DISPATCH_RESOURCE_STALL_CYCLES_1:FP_REG_FILE_RSRC_STALL
DISPATCH_RESOURCE_STALL_CYCLES_1:FP_SCHEDULER_RSRC_STALL
DISPATCH_RESOURCE_STALL_CYCLES_1:FP_FLUSH_RECOVERY_STALL
DISPATCH_RESOURCE_STALL_CYCLES_2:INT_SCHEDULER_0_TOKEN_STALL
DISPATCH_RESOURCE_STALL_CYCLES_2:INT_SCHEDULER_1_TOKEN_STALL
DISPATCH_RESOURCE_STALL_CYCLES_2:INT_SCHEDULER_2_TOKEN_STALL
DISPATCH_RESOURCE_STALL_CYCLES_2:INT_SCHEDULER_3_TOKEN_STALL
DISPATCH_RESOURCE_STALL_CYCLES_2:RETIRE_TOKEN_STALL
RETIRED_INSTRUCTIONS
RETIRED_OPS
RETIRED_BRANCH_INSTRUCTIONS
RETIRED_BRANCH_INSTRUCTIONS_MISPREDICTED
RETIRED_TAKEN_BRANCH_INSTRUCTIONS
RETIRED_TAKEN_BRANCH_INSTRUCTIONS_MISPREDICTED
RETIRED_FAR_CONTROL_TRANSFERS
RETIRED_NEAR_RETURNS
RETIRED_NEAR_RETURNS_MISPREDICTED
RETIRED_INDIRECT_BRANCH_INSTRUCTIONS_MISPREDICTED
RETIRED_MMX_FP_INSTRUCTIONS:SSE_INSTR
RETIRED_MMX_FP_INSTRUCTIONS:MMX_INSTR
RETIRED_MMX_FP_INSTRUCTIONS:X87_INSTR
RETIRED_INDIRECT_BRANCH_INSTRUCTIONS
RETIRED_CONDITIONAL_BRANCH_INSTRUCTIONS
DIV_CYCLES_BUSY_COUNT
DIV_OP_COUNT
RETIRED_BRANCH_MISPREDICTED_DIRECTION_MISMATCH
TAGGED_IBS_OPS:IBS_COUNT_ROLLOVER
TAGGED_IBS_OPS:IBS_TAGGED_OPS_RET
TAGGED_IBS_OPS:IBS_TAGGED_OPS
RETIRED_FUSED_INSTRUCTIONS
REQUESTS_TO_L2_GROUP1:RD_BLK_L
REQUESTS_TO_L2_GROUP1:RD_BLK_X
REQUESTS_TO_L2_GROUP1:LS_RD_BLK_C_S
REQUESTS_TO_L2_GROUP1:CACHEABLE_IC_READ
REQUESTS_TO_L2_GROUP1:CHANGE_TO_X
REQUESTS_TO_L2_GROUP1:PREFETCH_L2
REQUESTS_TO_L2_GROUP1:L2_HW_PF
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_C_S
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_L_HIT_X
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_L_HIT_S
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_X
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:LS_RD_BLK_C
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:IC_FILL_HIT_X
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:IC_FILL_HIT_S
CORE_TO_L2_CACHEABLE_REQUEST_ACCESS_STATUS:IC_FILL_MISS
L2_PREFETCH_HIT_L2:L2_HW_PREFETCHER
L2_PREFETCH_HIT_L2:L1_HW_PREFETCHER
L2_PREFETCH_HIT_L3:L2_HW_PREFETCHER
L2_PREFETCH_HIT_L3:L1_HW_PREFETCHER
L2_PREFETCH_MISS_L3:L2_HW_PREFETCHER
L2_PREFETCH_MISS_L3:L1_HW_PREFETCHER
UOPS_QUEUE_EMPTY
