// Seed: 1452163953
program module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endprogram
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  module_0(
      id_3, id_3
  );
  supply0 id_4 = 1;
  assign id_2[1] = id_3;
endmodule
macromodule module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(1 or 1) id_1 <= id_1;
  reg id_4 = id_1;
  module_0(
      id_3, id_3
  );
  integer id_5 = id_3;
endmodule
