puts {-- Note: Precision Synthesis Started}

proc get_state { args } {
   set state {}
   catch {
      set impl [get_impl_property -name]
      set psi [open $impl/${impl}.psi r]
      while {[gets $psi line] >= 0} {
            if {[regexp -- "PROP key='statename' .*value='(.+)'" $line du state]} {
                  break
            }
      }
      close $psi
   }
   set state
}

proc run_setup { args } {
   ## Setup Project
   new_project -name psr_v -folder . -createimpl_name psr_v_impl -force
   set_project_property -usetempdir false
   set_input_dir .
   setup_design -var "analyze_extra_options=-override -keeplast"

   ## Add source HDL files
   set CATAPULT_HOME /opt/mentorgraphics/Catapult_10.5c/Mgc_home
   add_input_file $CATAPULT_HOME/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v -format verilog
   add_input_file $CATAPULT_HOME/pkgs/siflibs/mgc_io_sync_v2.v -format verilog
   add_input_file $CATAPULT_HOME/pkgs/siflibs/ccs_in_v1.v -format verilog
   add_input_file $CATAPULT_HOME/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v -format verilog
   add_input_file $CATAPULT_HOME/pkgs/siflibs/mgc_shift_l_beh_v5.v -format verilog
   add_input_file ./rtl.v -format verilog
setup_design -search_path ""
#   set CATAPULT_HOME /opt/mentorgraphics/Catapult_10.5c/Mgc_home
#   add_input_file [list "$CATAPULT_HOME/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v"] -format verilog
#   add_input_file [list "$CATAPULT_HOME/pkgs/siflibs/mgc_io_sync_v2.v"] -format verilog
#   add_input_file [list "$CATAPULT_HOME/pkgs/siflibs/ccs_in_v1.v"] -format verilog
#   add_input_file [list "$CATAPULT_HOME/pkgs/hls_pkgs/mgc_comps_src/mgc_rem_beh.v"] -format verilog
#   add_input_file [list "$CATAPULT_HOME/pkgs/siflibs/mgc_shift_l_beh_v5.v"] -format verilog
#   add_input_file ./rtl.v -format verilog
   setup_design -design=inPlaceNTT_DIT_precomp

   ## Setup technology settings
   setup_design -manufacturer Xilinx -family {Virtex Ultrascale+} -speed -3-e
   setup_design -variable bumpup_device=true
   setup_design -addio=false
   setup_design -edif=true
   #setup_design -retiming=true
   setup_design -gated_clock 2

   if {[string compare [lindex [split [lindex [split [get_version] { }] end] .] 0] "2010a"] >= 0} {
      if {[string compare [lindex [split [lindex [split [get_version] { }] end] .] 0] "2019"] >= 0} {
         setup_design -var enable_catapult_vivado_timing_report=true
      }
      setup_place_and_route -flow Vivado -command {Integrated Place and Route} -write_bitstream 0 -ba_format Verilog -vivado_ooc_synthesis 1
      setup_place_and_route -flow Vivado -command {Integrated Place and Route} -phys_opt_design 1
   }

   ## Add timing constraint file
   add_input_file ./rtl.v.psr.sdc -format SDC

   save_project
}

proc run_mapped { args } {

   set use_sngl_rpt 0
   set p_tmp [lindex [split [get_version]] end]
   set prec_ver [join [lrange [split [regsub -all {[:alpha:]} $p_tmp {}] {.}] 0 1] {.}]

   ## Synthesize design
   puts "-- Starting synthesis for design 'inPlaceNTT_DIT_precomp': [clock format [clock seconds]]"
   puts "-- Netlist design name : 'inPlaceNTT_DIT_precomp'"
   compile

   # When a clock is not detected (e.g. combinational designs) Precision RTL
   # creates the fake clock "Design_Clock" with the period corresponding to the frequency
   # setting in the setup_design.

   synthesize
   puts "-- Synthesis finished for design 'inPlaceNTT_DIT_precomp': [clock format [clock seconds]]"

   puts "-- BlockMulUnit (from /TECHLIBS/mgc_Xilinx-VIRTEX-uplus-3_beh/MODS/mgc_mul/BINDINGS/all/PROPERTY_MAPPING/BlockMulUnit): 667.0"
   puts "-- BlockMulUnit (from /TECHLIBS/mgc_Xilinx-VIRTEX-uplus-3_beh/MODS/mgc_mul_pipe/BINDINGS/all/PROPERTY_MAPPING/BlockMulUnit): 712.0"

   puts "-- Characterization mode: p2p "
   if {$use_sngl_rpt} {
      puts "-- Input delay constraint: p2p "
   }

   # Gather area and timing information
   puts "-- Synthesis area report for design 'inPlaceNTT_DIT_precomp'"
   report_area -cell_usage
   puts "-- END Synthesis area report for design 'inPlaceNTT_DIT_precomp'"

   if {$use_sngl_rpt} {
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp'"
      report_timing -from [all_inputs] -to [all_outputs] -nworst 1 -detail
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp'"
   } else {
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWLOCK -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWLOCK -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWLOCK -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWLOCK -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWUSER -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWUSER -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWUSER -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWUSER -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWVALID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWVALID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_AWVALID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_AWVALID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_WDATA(63:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_WLAST -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_WLAST -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_WLAST -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_WLAST -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_WUSER -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_WUSER -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_WUSER -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_WUSER -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_WVALID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_WVALID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_WVALID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_WVALID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_BREADY -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_BREADY -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_BREADY -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_BREADY -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARLOCK -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARLOCK -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARLOCK -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARLOCK -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARUSER -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARUSER -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARUSER -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARUSER -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARVALID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARVALID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_ARVALID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_ARVALID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_RREADY -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_RREADY -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_RREADY -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_RREADY -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_tr_write_done -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_tr_write_done -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_tr_write_done -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_tr_write_done -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_s_tdone -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_s_tdone -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_0_s_tdone -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_0_s_tdone -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWLOCK -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWLOCK -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWLOCK -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWLOCK -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWUSER -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWUSER -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWUSER -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWUSER -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWVALID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWVALID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_AWVALID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_AWVALID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_WDATA(63:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_WLAST -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_WLAST -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_WLAST -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_WLAST -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_WUSER -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_WUSER -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_WUSER -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_WUSER -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_WVALID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_WVALID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_WVALID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_WVALID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_BREADY -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_BREADY -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_BREADY -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_BREADY -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARLOCK -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARLOCK -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARLOCK -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARLOCK -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARUSER -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARUSER -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARUSER -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARUSER -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARVALID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARVALID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_ARVALID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_ARVALID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_RREADY -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_RREADY -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_RREADY -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_RREADY -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_tr_write_done -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_tr_write_done -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_tr_write_done -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_tr_write_done -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_s_tdone -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_s_tdone -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from vec_rsc_0_1_s_tdone -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from vec_rsc_0_1_s_tdone -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from p_rsc_dat(63:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from p_rsc_dat(63:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from p_rsc_dat(63:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from p_rsc_dat(63:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from r_rsc_dat(63:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from r_rsc_dat(63:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from r_rsc_dat(63:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from r_rsc_dat(63:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWLOCK -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWUSER -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_AWVALID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_WLAST -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_WLAST -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_WLAST -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_WLAST -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_WUSER -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_WUSER -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_WUSER -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_WUSER -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_WVALID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_WVALID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_WVALID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_WVALID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_BREADY -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_BREADY -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_BREADY -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_BREADY -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARLOCK -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARUSER -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_ARVALID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_RREADY -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_RREADY -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_RREADY -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_RREADY -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_tr_write_done -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_0_s_tdone -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWLOCK -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWUSER -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_AWVALID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_WLAST -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_WLAST -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_WLAST -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_WLAST -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_WUSER -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_WUSER -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_WUSER -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_WUSER -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_WVALID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_WVALID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_WVALID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_WVALID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_BREADY -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_BREADY -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_BREADY -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_BREADY -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARLOCK -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARUSER -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_ARVALID -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_RREADY -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_RREADY -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_RREADY -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_RREADY -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_tr_write_done -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '2' 'IN' port 'p_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to p_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '2' 'IN' port 'p_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '3' 'IN' port 'r_rsc_triosy_lz'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to r_rsc_triosy_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '3' 'IN' port 'r_rsc_triosy_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
      puts "-- Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      report_timing -from twiddle_rsc_0_1_s_tdone -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
      puts "-- END Synthesis input_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
   }

   if {$use_sngl_rpt} {
      puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp'"
      if {[all_inputs] != {}  && [all_registers] != {}} {
         report_timing -from [all_inputs] -to [all_registers] -nworst 1 -detail
      }
      puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp'"
   } else {
      set regs_clk [all_registers -clock {clk}]
      if { [llength ${regs_clk} ] > 0 } {
         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_AWID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_AWADDR(11:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWADDR' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_AWLEN(7:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLEN' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_AWSIZE(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWSIZE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_AWBURST(1:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWBURST' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_AWLOCK -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWLOCK' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_AWCACHE(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWCACHE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_AWPROT(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWPROT' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_AWQOS(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWQOS' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_AWREGION(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWREGION' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_AWUSER -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWUSER' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_AWVALID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_AWVALID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_WDATA(63:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WDATA' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_WSTRB(7:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WSTRB' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_WLAST -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WLAST' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_WUSER -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WUSER' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_WVALID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_WVALID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_BREADY -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_BREADY' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_ARID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_ARADDR(11:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARADDR' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_ARLEN(7:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLEN' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_ARSIZE(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARSIZE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_ARBURST(1:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARBURST' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_ARLOCK -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARLOCK' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_ARCACHE(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARCACHE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_ARPROT(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARPROT' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_ARQOS(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARQOS' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_ARREGION(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARREGION' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_ARUSER -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARUSER' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_ARVALID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_ARVALID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_RREADY -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_RREADY' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_tr_write_done -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_tr_write_done' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_0_s_tdone -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '5' 'INOUT' port 'vec_rsc_0_0_s_tdone' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_AWID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_AWADDR(11:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWADDR' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_AWLEN(7:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLEN' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_AWSIZE(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWSIZE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_AWBURST(1:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWBURST' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_AWLOCK -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWLOCK' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_AWCACHE(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWCACHE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_AWPROT(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWPROT' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_AWQOS(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWQOS' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_AWREGION(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWREGION' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_AWUSER -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWUSER' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_AWVALID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_AWVALID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_WDATA(63:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WDATA' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_WSTRB(7:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WSTRB' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_WLAST -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WLAST' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_WUSER -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WUSER' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_WVALID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_WVALID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_BREADY -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_BREADY' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_ARID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_ARADDR(11:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARADDR' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_ARLEN(7:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLEN' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_ARSIZE(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARSIZE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_ARBURST(1:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARBURST' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_ARLOCK -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARLOCK' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_ARCACHE(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARCACHE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_ARPROT(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARPROT' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_ARQOS(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARQOS' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_ARREGION(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARREGION' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_ARUSER -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARUSER' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_ARVALID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_ARVALID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_RREADY -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_RREADY' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_tr_write_done -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_tr_write_done' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from vec_rsc_0_1_s_tdone -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '6' 'INOUT' port 'vec_rsc_0_1_s_tdone' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from p_rsc_dat(63:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '2' 'IN' port 'p_rsc_dat' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from r_rsc_dat(63:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '3' 'IN' port 'r_rsc_dat' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_AWID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_AWADDR(11:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWADDR' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_AWLEN(7:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLEN' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_AWSIZE(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWSIZE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_AWBURST(1:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWBURST' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_AWLOCK -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWLOCK' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_AWCACHE(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWCACHE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_AWPROT(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWPROT' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_AWQOS(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWQOS' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_AWREGION(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWREGION' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_AWUSER -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWUSER' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_AWVALID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_AWVALID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_WDATA(63:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WDATA' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_WSTRB(7:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WSTRB' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_WLAST -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WLAST' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_WUSER -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WUSER' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_WVALID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_WVALID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_BREADY -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_BREADY' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_ARID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_ARADDR(11:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARADDR' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_ARLEN(7:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLEN' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_ARSIZE(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARSIZE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_ARBURST(1:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARBURST' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_ARLOCK -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARLOCK' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_ARCACHE(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARCACHE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_ARPROT(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARPROT' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_ARQOS(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARQOS' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_ARREGION(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARREGION' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_ARUSER -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARUSER' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_ARVALID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_ARVALID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_RREADY -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_RREADY' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_tr_write_done -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_tr_write_done' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_0_s_tdone -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '7' 'IN' port 'twiddle_rsc_0_0_s_tdone' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_AWID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_AWADDR(11:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWADDR' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_AWLEN(7:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLEN' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_AWSIZE(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWSIZE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_AWBURST(1:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWBURST' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_AWLOCK -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWLOCK' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_AWCACHE(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWCACHE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_AWPROT(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWPROT' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_AWQOS(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWQOS' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_AWREGION(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWREGION' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_AWUSER -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWUSER' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_AWVALID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_AWVALID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_WDATA(63:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WDATA' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_WSTRB(7:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WSTRB' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_WLAST -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WLAST' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_WUSER -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WUSER' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_WVALID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_WVALID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_BREADY -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_BREADY' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_ARID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_ARADDR(11:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARADDR' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_ARLEN(7:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLEN' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_ARSIZE(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARSIZE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_ARBURST(1:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARBURST' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_ARLOCK -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARLOCK' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_ARCACHE(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARCACHE' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_ARPROT(2:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARPROT' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_ARQOS(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARQOS' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_ARREGION(3:0) -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARREGION' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_ARUSER -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARUSER' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_ARVALID -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_ARVALID' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_RREADY -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_RREADY' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_tr_write_done -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_tr_write_done' '0' 'INOUT' CLOCK 'clk'"

         puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from twiddle_rsc_0_1_s_tdone -to $regs_clk -num_paths 1 -detail 
         puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '8' 'IN' port 'twiddle_rsc_0_1_s_tdone' '0' 'INOUT' CLOCK 'clk'"

      # this workaround ensures that there is a input delay for the cases
      # where Precision does not have a complete timing model for a particular device
      # the reported value is used if no other input delay value is reported
      #puts "-- Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' port 'clk' '0' 'INOUT' CLOCK 'clk'"
      #report_timing -from clk -to [all_registers -clock {clk}] -num_paths 1 -detail 
      #puts "-- END Synthesis input_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' port 'clk' '0' 'INOUT' CLOCK 'clk'"
      }

   }
   if {$use_sngl_rpt} {
      puts "-- Synthesis register_to_register:timing report for design 'inPlaceNTT_DIT_precomp'"
      if {[all_registers] != {}} {
         report_timing -from [all_registers] -to [all_registers] -nworst 1 -detail
      }
      puts "-- END Synthesis register_to_register:timing report for design 'inPlaceNTT_DIT_precomp'"
   } else {
      set regsi_clk [all_registers -clock {clk}]
      set regso_clk [all_registers -clock {clk}]
      if { [llength ${regsi_clk} ] > 0 && [llength ${regso_clk} ] > 0 } {
         puts "-- Synthesis register_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '0' 'INOUT' CLOCK 'clk'"
         report_timing -from ${regs_clk} -to ${regs_clk} -num_paths 1 -detail 
         puts "-- END Synthesis register_to_register:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '0' 'INOUT' CLOCK 'clk'"
      }

   }
   if {$use_sngl_rpt} {
      puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp'"
      if {[all_registers] != {}  && [all_outputs] != {}} {
         report_timing -from [all_registers] -to [all_outputs] -nworst 1 -detail
      }
      puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp'"
   } else {
      set regs_clk [all_registers -clock {clk}]
      if { [llength ${regs_clk} ] > 0 } {
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_0_AWREADY -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_AWREADY'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_0_WREADY -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_WREADY'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_0_BID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_BID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_BRESP'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_0_BUSER -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_BUSER'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_0_BVALID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_BVALID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_0_ARREADY -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_ARREADY'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_0_RID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_RID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_RDATA'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_RRESP'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_0_RLAST -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_RLAST'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_0_RUSER -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_RUSER'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_0_RVALID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_0_0_RVALID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_1_AWREADY -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_AWREADY'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_1_WREADY -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_WREADY'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_1_BID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_BID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_BRESP'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_1_BUSER -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_BUSER'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_1_BVALID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_BVALID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_1_ARREADY -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_ARREADY'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_1_RID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_RID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_RDATA'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_RRESP'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_1_RLAST -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_RLAST'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_1_RUSER -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_RUSER'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_0_1_RVALID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_0_1_RVALID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_0_AWREADY -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_AWREADY'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_0_WREADY -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_WREADY'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_0_BID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_BID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_0_BRESP(1:0) -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_BRESP'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_0_BUSER -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_BUSER'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_0_BVALID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_BVALID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_0_ARREADY -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_ARREADY'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_0_RID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_RID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_0_RDATA(63:0) -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_RDATA'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_0_RRESP(1:0) -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_RRESP'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_0_RLAST -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_RLAST'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_0_RUSER -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_RUSER'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_0_RVALID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_0_0_RVALID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_1_AWREADY -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_AWREADY'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_1_WREADY -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_WREADY'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_1_BID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_BID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_1_BRESP(1:0) -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_BRESP'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_1_BUSER -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_BUSER'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_1_BVALID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_BVALID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_1_ARREADY -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_ARREADY'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_1_RID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_RID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_1_RDATA(63:0) -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_RDATA'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_1_RRESP(1:0) -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_RRESP'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_1_RLAST -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_RLAST'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_1_RUSER -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_RUSER'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_0_1_RVALID -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_0_1_RVALID'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_triosy_0_0_lz -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '5' 'INOUT' port 'vec_rsc_triosy_0_0_lz'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
         report_timing -from [all_registers -clock clk] -to vec_rsc_triosy_0_1_lz -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '6' 'INOUT' port 'vec_rsc_triosy_0_1_lz'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '2' 'IN' port 'p_rsc_triosy_lz'"
         report_timing -from [all_registers -clock clk] -to p_rsc_triosy_lz -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '2' 'IN' port 'p_rsc_triosy_lz'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '3' 'IN' port 'r_rsc_triosy_lz'"
         report_timing -from [all_registers -clock clk] -to r_rsc_triosy_lz -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '3' 'IN' port 'r_rsc_triosy_lz'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_triosy_0_0_lz -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '7' 'IN' port 'twiddle_rsc_triosy_0_0_lz'"
         puts "-- Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
         report_timing -from [all_registers -clock clk] -to twiddle_rsc_triosy_0_1_lz -num_paths 1 -detail 
         puts "-- END Synthesis register_to_output:timing report for design 'inPlaceNTT_DIT_precomp' '0' 'INOUT' CLOCK 'clk' '8' 'IN' port 'twiddle_rsc_triosy_0_1_lz'"
      }

   }
   save_project
}

proc remove_sdf_annotate { infile outfile } {
   if { ![file exists $infile] }  {
      puts "Error - input file $infile not found"
      return
   }
   set s [open $infile "r"]
   set d [open $outfile "w"]
   while { ! [eof $s] } {
      gets $s line
      if { [string match "*\$sdf_annotate*" $line] == 0 } {
         puts $d $line
      }
   }
   close $s
   close $d
}

proc vendor_vars { vendor tech lang stage } {
  # returns a list { netlist_output_directory netlist_file_suffix sdf_file_suffix sdf_inst sim_opts }
  set SDFINST ""
  switch -glob -- "${vendor}-${tech}" {
    "Xilinx*" {
      if { $stage == "gate" } {
        set SDFINST scverify_top/rtl
      }
      if { $lang == "vhdl" } {
        return [list VNDR_NETDIR . VNDR_NETSUF .vhd     VNDR_SDFSUF _out.sdf VNDR_SDFINST $SDFINST]
      } else {
        #return [list VLOG_OPTS \$(XILINX)/verilog/src/glbl.v SIM_OPTS glbl VNDR_NETDIR . VNDR_NETSUF .v VNDR_SDFSUF _out.sdf VNDR_SDFINST $SDFINST]
        return [list VNDR_NETDIR . VNDR_NETSUF .v     VNDR_SDFSUF _out.sdf VNDR_SDFINST $SDFINST]
      }
    }
    "Altera*" {
      if { $stage == "gate" } {
        set SDFINST scverify_top/rtl
      }
      if { $lang == "vhdl" } {
        return [list VNDR_NETDIR simulation/modelsim VNDR_NETSUF .vho VNDR_SDFSUF _vhd.sdo VNDR_SDFINST $SDFINST]
      } else {
        return [list VNDR_NETDIR simulation/modelsim VNDR_NETSUF .vo VNDR_SDFSUF _v.sdo VNDR_SDFINST $SDFINST]
      }
    }
  }
}

proc run_gate { args } {
   puts "PROC run_gate $args - enable_run_pnr=1"
setup_design -var enable_func_sim=1
   place_and_route cl
   save_project
}

proc run_flow { argv } {
   global gui_mode
   array set db $argv
   if {[info exists db(-run_state)]} {
       set db(run_state) $db(-run_state)
   }
   if {![info exists db(run_state)]} {
       set db(run_state) {mapped}
   }

   if {$db(run_state) == {setup} || ![file exists ./psr_v.psp] || [catch {open_project ./psr_v.psp}]} {
       puts "-- Executing run_setup procedure"
       run_setup
   }
   # Verify that addio option is correct in the project
   if { ![string is false [report_project -addio]] } {
       puts "Note: Adjusting -addio constraint to false for proper mapped/gate simulation"
       setup_design -addio=false
   }

   #--------------  Setup Stage Complete -------------------------------------

   if {$db(run_state) == {setup} || ([info exists db(gui_mode)] && $db(gui_mode))} {
       return
   }

   set cstate [get_state]
   if {$cstate != {synthesized} && $cstate != {pnr}} {
       puts "-- Executing run_mapped procedure"
       run_mapped
   }
   if {$db(run_state) == {mapped}} {
      set mapped_netlist [file join /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult/inPlaceNTT_DIT_precomp.v5 mapped.v]
      puts "-- Writing mapped netlist for 'inPlaceNTT_DIT_precomp' to file '$mapped_netlist'"
      auto_write $mapped_netlist
      return
   }

   if {[get_state] != {pnr}} {
       puts "-- Executing run_gate procedure"
       run_gate
   }
   if {$db(run_state) == {gate}} {
      set gate_netlist [file join /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult/inPlaceNTT_DIT_precomp.v5 gate.v]
      set gate_sdf [file join /home/yl7897/NTT_Xilinx/Catapult/inplaceNTT_DIT_precomp/Catapult/inPlaceNTT_DIT_precomp.v5 gate.v.sdf]
      set IMPL_DIR [MGS_Core::get_design_impls -active]
      set DESIGNNAME [report_project -basename]
      set vendor [report_project -manufacturer]
      set tech [report_project -libname]
      set lang v
      set vendor_var_list [vendor_vars $vendor $tech $lang "gate"]
      foreach { vname vval } $vendor_var_list {
         set $vname $vval
      }
      set NETLIST_FILE ${IMPL_DIR}/${VNDR_NETDIR}/${DESIGNNAME}${VNDR_NETSUF}
      if { [file exists $NETLIST_FILE] } {
         if { $lang == "v" } {
            puts "Copying vendor netlist '$NETLIST_FILE' to '$gate_netlist'"
            remove_sdf_annotate $NETLIST_FILE $gate_netlist
         } else {
            puts "Copying vendor netlist '$NETLIST_FILE' to '$gate_netlist'"
            file copy -force $NETLIST_FILE $gate_netlist
         }
      }
      set NETLIST_SDF ${IMPL_DIR}/${VNDR_NETDIR}/${DESIGNNAME}${VNDR_SDFSUF}
      if { [file exists $NETLIST_SDF] } {
         puts "Copying SDF file '$NETLIST_SDF' to '$gate_sdf'"
         file copy -force $NETLIST_SDF $gate_sdf
      }
      return
   }

}

run_flow [expr {[info exists argv]?$argv:{}}]
