###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        51580   # Number of WRITE/WRITEP commands
num_reads_done                 =       750255   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       589511   # Number of read row buffer hits
num_read_cmds                  =       750257   # Number of READ/READP commands
num_writes_done                =        51592   # Number of read requests issued
num_write_row_hits             =        29425   # Number of write row buffer hits
num_act_cmds                   =       183733   # Number of ACT commands
num_pre_cmds                   =       183703   # Number of PRE commands
num_ondemand_pres              =       160062   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9164567   # Cyles of rank active rank.0
rank_active_cycles.1           =      8840945   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       835433   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1159055   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       750453   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12643   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5714   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5758   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1691   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1386   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1762   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2316   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          845   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          523   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18792   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           11   # Write cmd latency (cycles)
write_latency[40-59]           =           11   # Write cmd latency (cycles)
write_latency[60-79]           =           53   # Write cmd latency (cycles)
write_latency[80-99]           =           99   # Write cmd latency (cycles)
write_latency[100-119]         =          161   # Write cmd latency (cycles)
write_latency[120-139]         =          306   # Write cmd latency (cycles)
write_latency[140-159]         =          441   # Write cmd latency (cycles)
write_latency[160-179]         =          606   # Write cmd latency (cycles)
write_latency[180-199]         =          889   # Write cmd latency (cycles)
write_latency[200-]            =        49002   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       265914   # Read request latency (cycles)
read_latency[40-59]            =        95604   # Read request latency (cycles)
read_latency[60-79]            =        97738   # Read request latency (cycles)
read_latency[80-99]            =        50704   # Read request latency (cycles)
read_latency[100-119]          =        39271   # Read request latency (cycles)
read_latency[120-139]          =        33382   # Read request latency (cycles)
read_latency[140-159]          =        23377   # Read request latency (cycles)
read_latency[160-179]          =        18372   # Read request latency (cycles)
read_latency[180-199]          =        14862   # Read request latency (cycles)
read_latency[200-]             =       111027   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.57487e+08   # Write energy
read_energy                    =  3.02504e+09   # Read energy
act_energy                     =  5.02693e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.01008e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.56346e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.71869e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.51675e+09   # Active standby energy rank.1
average_read_latency           =      121.462   # Average read request latency (cycles)
average_interarrival           =      12.4705   # Average request interarrival latency (cycles)
total_energy                   =  1.66827e+10   # Total energy (pJ)
average_power                  =      1668.27   # Average power (mW)
average_bandwidth              =      6.84243   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        53166   # Number of WRITE/WRITEP commands
num_reads_done                 =       818572   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       621075   # Number of read row buffer hits
num_read_cmds                  =       818575   # Number of READ/READP commands
num_writes_done                =        53215   # Number of read requests issued
num_write_row_hits             =        29524   # Number of write row buffer hits
num_act_cmds                   =       222157   # Number of ACT commands
num_pre_cmds                   =       222127   # Number of PRE commands
num_ondemand_pres              =       198794   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9075801   # Cyles of rank active rank.0
rank_active_cycles.1           =      8954351   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       924199   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1045649   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       822859   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10895   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5282   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5798   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1633   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1331   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1729   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2317   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          784   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          520   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18734   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            5   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =           28   # Write cmd latency (cycles)
write_latency[80-99]           =           64   # Write cmd latency (cycles)
write_latency[100-119]         =           80   # Write cmd latency (cycles)
write_latency[120-139]         =          161   # Write cmd latency (cycles)
write_latency[140-159]         =          260   # Write cmd latency (cycles)
write_latency[160-179]         =          450   # Write cmd latency (cycles)
write_latency[180-199]         =          725   # Write cmd latency (cycles)
write_latency[200-]            =        51391   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       252155   # Read request latency (cycles)
read_latency[40-59]            =        92595   # Read request latency (cycles)
read_latency[60-79]            =       107816   # Read request latency (cycles)
read_latency[80-99]            =        57243   # Read request latency (cycles)
read_latency[100-119]          =        45725   # Read request latency (cycles)
read_latency[120-139]          =        39618   # Read request latency (cycles)
read_latency[140-159]          =        28715   # Read request latency (cycles)
read_latency[160-179]          =        23275   # Read request latency (cycles)
read_latency[180-199]          =        19363   # Read request latency (cycles)
read_latency[200-]             =       152064   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.65405e+08   # Write energy
read_energy                    =  3.30049e+09   # Read energy
act_energy                     =  6.07822e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.43616e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.01912e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.6633e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.58752e+09   # Active standby energy rank.1
average_read_latency           =      143.088   # Average read request latency (cycles)
average_interarrival           =      11.4693   # Average request interarrival latency (cycles)
total_energy                   =  1.70747e+10   # Total energy (pJ)
average_power                  =      1707.47   # Average power (mW)
average_bandwidth              =      7.43925   # Average bandwidth
