<dec f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='332' type='116'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='330'>/// FMAD - Perform a * b + c, while getting the same result as the
    /// separately rounded operations.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11184' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFADDForFMACombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11208' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFADDForFMACombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11395' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFSUBForFMACombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11420' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner22visitFSUBForFMACombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11703' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner34visitFMULForFMADistributiveCombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='11710' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner34visitFMULForFMADistributiveCombineEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='3173' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp' l='2055' c='_ZN4llvm16DAGTypeLegalizer18PromoteFloatResultEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='4080' c='_ZNK4llvm12SelectionDAG15isKnownNeverNaNENS_7SDValueEbj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp' l='259' c='_ZNK4llvm6SDNode16getOperationNameEPKNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='613' u='r' c='_ZN4llvm18TargetLoweringBase11initActionsEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='804' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='577' c='_ZL15fnegFoldsIntoOpj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1631' u='r' c='_ZNK4llvm20AMDGPUTargetLowering13LowerDIVREM24ENS_7SDValueERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1713' u='r' c='_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='3797' c='_ZNK4llvm20AMDGPUTargetLowering18performFNegCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='228' u='r' c='_ZN4llvm18R600TargetLoweringC1ERKNS_13TargetMachineERKNS_13R600SubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='380' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='519' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7936' c='_ZL20fp16SrcZerosHighBitsj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8105' c='_ZNK4llvm16SITargetLowering15isCanonicalizedERNS_12SelectionDAGENS_7SDValueEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='8783' u='r' c='_ZNK4llvm16SITargetLowering14getFusedOpcodeERKNS_12SelectionDAGEPKNS_6SDNodeES6_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='35194' c='_ZL17scalarizeExtEltFPPN4llvm6SDNodeERNS_12SelectionDAGE'/>
