{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668704779037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668704779037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 18 01:06:18 2022 " "Processing started: Fri Nov 18 01:06:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668704779037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668704779037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyHamming -c MyHamming " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyHamming -c MyHamming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668704779037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668704779213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668704779213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertor.v 1 1 " "Found 1 design units, including 1 entities, in source file convertor.v" { { "Info" "ISGN_ENTITY_NAME" "1 convertor " "Found entity 1: convertor" {  } { { "convertor.v" "" { Text "C:/Me/WorkSpace/fpga/MyHamming/convertor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668704783531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668704783531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checker.v 1 1 " "Found 1 design units, including 1 entities, in source file checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 checker " "Found entity 1: checker" {  } { { "checker.v" "" { Text "C:/Me/WorkSpace/fpga/MyHamming/checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668704783531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668704783531 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "counter.v(9) " "Verilog HDL information at counter.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "counter.v" "" { Text "C:/Me/WorkSpace/fpga/MyHamming/counter.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1668704783532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Me/WorkSpace/fpga/MyHamming/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668704783532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668704783532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myhamming.bdf 1 1 " "Found 1 design units, including 1 entities, in source file myhamming.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MyHamming " "Found entity 1: MyHamming" {  } { { "MyHamming.bdf" "" { Schematic "C:/Me/WorkSpace/fpga/MyHamming/MyHamming.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668704783533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668704783533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyHamming " "Elaborating entity \"MyHamming\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668704783547 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst7 " "Block or symbol \"VCC\" of instance \"inst7\" overlaps another block or symbol" {  } { { "MyHamming.bdf" "" { Schematic "C:/Me/WorkSpace/fpga/MyHamming/MyHamming.bdf" { { 216 -8 8 248 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1668704783548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 XOR3:inst6 " "Elaborating entity \"XOR3\" for hierarchy \"XOR3:inst6\"" {  } { { "MyHamming.bdf" "inst6" { Schematic "C:/Me/WorkSpace/fpga/MyHamming/MyHamming.bdf" { { 112 400 504 192 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668704783557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XOR3:inst6 " "Elaborated megafunction instantiation \"XOR3:inst6\"" {  } { { "MyHamming.bdf" "" { Schematic "C:/Me/WorkSpace/fpga/MyHamming/MyHamming.bdf" { { 112 400 504 192 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668704783557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst " "Elaborating entity \"counter\" for hierarchy \"counter:inst\"" {  } { { "MyHamming.bdf" "inst" { Schematic "C:/Me/WorkSpace/fpga/MyHamming/MyHamming.bdf" { { 184 24 200 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668704783557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convertor convertor:inst9 " "Elaborating entity \"convertor\" for hierarchy \"convertor:inst9\"" {  } { { "MyHamming.bdf" "inst9" { Schematic "C:/Me/WorkSpace/fpga/MyHamming/MyHamming.bdf" { { 424 560 784 536 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668704783559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checker checker:inst8 " "Elaborating entity \"checker\" for hierarchy \"checker:inst8\"" {  } { { "MyHamming.bdf" "inst8" { Schematic "C:/Me/WorkSpace/fpga/MyHamming/MyHamming.bdf" { { 424 864 1024 504 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668704783559 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668704783811 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Me/WorkSpace/fpga/MyHamming/output_files/MyHamming.map.smsg " "Generated suppressed messages file C:/Me/WorkSpace/fpga/MyHamming/output_files/MyHamming.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668704784006 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668704784049 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668704784049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668704784065 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668704784065 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668704784065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668704784065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668704784072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 18 01:06:24 2022 " "Processing ended: Fri Nov 18 01:06:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668704784072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668704784072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668704784072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668704784072 ""}
