<stg><name>cyt_rdma_rx</name>


<trans_list>

<trans id="48" from="1" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="3" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="8" op_8_bw="0">
<![CDATA[
entry:0 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 0, i1 %rx_V_last_V, i1 0, i8 %rx_V_dest_V, void @empty_9

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="8" op_8_bw="0">
<![CDATA[
entry:1 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %wr_data_V_data_V, i64 %wr_data_V_keep_V, i64 %wr_data_V_strb_V, i1 0, i1 %wr_data_V_last_V, i1 0, i8 %wr_data_V_dest_V, void @empty_5

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="8" op_8_bw="0">
<![CDATA[
entry:2 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i512 %recv_data_V_data_V, i64 %recv_data_V_keep_V, i64 %recv_data_V_strb_V, i1 0, i1 %recv_data_V_last_V, i1 0, i8 %recv_data_V_dest_V, void @empty_7

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="104" op_2_bw="13" op_3_bw="13" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="8" op_8_bw="0">
<![CDATA[
entry:3 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i104 %wr_cmd_V_data_V, i13 %wr_cmd_V_keep_V, i13 %wr_cmd_V_strb_V, i1 0, i1 %wr_cmd_V_last_V, i1 0, i8 %wr_cmd_V_dest_V, void @empty_0

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="64" op_4_bw="64" op_5_bw="512" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rx_V_dest_V, i1 %rx_V_last_V, i64 %rx_V_strb_V, i64 %rx_V_keep_V, i512 %rx_V_data_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="13" op_4_bw="13" op_5_bw="104" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %wr_cmd_V_dest_V, i1 %wr_cmd_V_last_V, i13 %wr_cmd_V_strb_V, i13 %wr_cmd_V_keep_V, i104 %wr_cmd_V_data_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="64" op_4_bw="64" op_5_bw="512" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %wr_data_V_dest_V, i1 %wr_data_V_last_V, i64 %wr_data_V_strb_V, i64 %wr_data_V_keep_V, i512 %wr_data_V_data_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="64" op_4_bw="64" op_5_bw="512" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %recv_data_V_dest_V, i1 %recv_data_V_last_V, i64 %recv_data_V_strb_V, i64 %recv_data_V_keep_V, i512 %recv_data_V_data_V, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %notif, void @empty_2, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:9 %specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln94"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="8" op_6_bw="32">
<![CDATA[
entry:10 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:11 %br_ln98 = br i1 %tmp, void %if.end26, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="649" op_0_bw="649" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="8" op_6_bw="0">
<![CDATA[
if.then:0 %empty = read i649 @_ssdm_op_Read.axis.volatile.i512P0A.i64P0A.i64P0A.i1P0A.i8P0A, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="512" op_0_bw="649">
<![CDATA[
if.then:1 %tmp_data_V_1 = extractvalue i649 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="649">
<![CDATA[
if.then:2 %tmp_dest_V_1 = extractvalue i649 %empty

]]></Node>
<StgValue><ssdm name="tmp_dest_V_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="512">
<![CDATA[
if.then:3 %command_vaddr_V_1 = trunc i512 %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="command_vaddr_V_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:4 %command_len_V_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %tmp_data_V_1, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="command_len_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:5 %command_host_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V_1, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="command_host_V_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:6 %command_opcode_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i512.i32.i32, i512 %tmp_data_V_1, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="command_opcode_V_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:7 %icmp_ln200 = icmp_ugt  i32 %command_len_V_1, i32 4096

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="23" op_0_bw="23" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:8 %trunc_ln = partselect i23 @_ssdm_op_PartSelect.i23.i512.i32.i32, i512 %tmp_data_V_1, i32 64, i32 86

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.then:9 %current_notif_length_V = select i1 %icmp_ln200, i23 4096, i23 %trunc_ln

]]></Node>
<StgValue><ssdm name="current_notif_length_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then:10 %icmp_ln1019 = icmp_eq  i8 %command_opcode_V_1, i8 1

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:11 %br_ln107 = br i1 %icmp_ln1019, void %if.else, void %if.then9

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="55" op_0_bw="55" op_1_bw="23" op_2_bw="8" op_3_bw="8" op_4_bw="16">
<![CDATA[
if.else:0 %or_ln = bitconcatenate i55 @_ssdm_op_BitConcatenate.i55.i23.i8.i8.i16, i23 %current_notif_length_V, i8 0, i8 %tmp_dest_V_1, i16 0

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="55">
<![CDATA[
if.else:1 %zext_ln126 = zext i55 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:2 %write_ln126 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %notif, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="write_ln126"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="97" op_0_bw="97" op_1_bw="1" op_2_bw="64" op_3_bw="9" op_4_bw="23">
<![CDATA[
if.then9:0 %p_Result_s = bitconcatenate i97 @_ssdm_op_BitConcatenate.i97.i1.i64.i9.i23, i1 0, i64 %command_vaddr_V_1, i9 385, i23 %current_notif_length_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="104" op_0_bw="97">
<![CDATA[
if.then9:1 %zext_ln345 = zext i97 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln345"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="104" op_2_bw="13" op_3_bw="13" op_4_bw="1" op_5_bw="8" op_6_bw="104" op_7_bw="13" op_8_bw="13" op_9_bw="1" op_10_bw="8">
<![CDATA[
if.then9:2 %write_ln258 = write void @_ssdm_op_Write.axis.volatile.i104P0A.i13P0A.i13P0A.i1P0A.i8P0A, i104 %wr_cmd_V_data_V, i13 %wr_cmd_V_keep_V, i13 %wr_cmd_V_strb_V, i1 %wr_cmd_V_last_V, i8 %wr_cmd_V_dest_V, i104 %zext_ln345, i13 0, i13 0, i1 1, i8 %command_host_V_1

]]></Node>
<StgValue><ssdm name="write_ln258"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:2 %write_ln126 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %notif, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="write_ln126"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.else:3 %empty_26 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="8" op_6_bw="512" op_7_bw="64" op_8_bw="64" op_9_bw="1" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.else:4 %call_ln0 = call void @cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V, i512 %recv_data_V_data_V, i64 %recv_data_V_keep_V, i64 %recv_data_V_strb_V, i1 %recv_data_V_last_V, i8 %recv_data_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="8" op_6_bw="512" op_7_bw="64" op_8_bw="64" op_9_bw="1" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.else:4 %call_ln0 = call void @cyt_rdma_rx_Pipeline_VITIS_LOOP_128_2, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V, i512 %recv_data_V_data_V, i64 %recv_data_V_keep_V, i64 %recv_data_V_strb_V, i1 %recv_data_V_last_V, i8 %recv_data_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
if.else:5 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="8" op_6_bw="512" op_7_bw="64" op_8_bw="64" op_9_bw="1" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then9:4 %call_ln0 = call void @cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V, i512 %wr_data_V_data_V, i64 %wr_data_V_keep_V, i64 %wr_data_V_strb_V, i1 %wr_data_V_last_V, i8 %wr_data_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1019" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
if.then9:5 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln134 = br void %if.end26

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="104" op_2_bw="13" op_3_bw="13" op_4_bw="1" op_5_bw="8" op_6_bw="104" op_7_bw="13" op_8_bw="13" op_9_bw="1" op_10_bw="8">
<![CDATA[
if.then9:2 %write_ln258 = write void @_ssdm_op_Write.axis.volatile.i104P0A.i13P0A.i13P0A.i1P0A.i8P0A, i104 %wr_cmd_V_data_V, i13 %wr_cmd_V_keep_V, i13 %wr_cmd_V_strb_V, i1 %wr_cmd_V_last_V, i8 %wr_cmd_V_dest_V, i104 %zext_ln345, i13 0, i13 0, i1 1, i8 %command_host_V_1

]]></Node>
<StgValue><ssdm name="write_ln258"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.then9:3 %empty_25 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="1" op_5_bw="8" op_6_bw="512" op_7_bw="64" op_8_bw="64" op_9_bw="1" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
if.then9:4 %call_ln0 = call void @cyt_rdma_rx_Pipeline_VITIS_LOOP_119_1, i512 %rx_V_data_V, i64 %rx_V_keep_V, i64 %rx_V_strb_V, i1 %rx_V_last_V, i8 %rx_V_dest_V, i512 %wr_data_V_data_V, i64 %wr_data_V_keep_V, i64 %wr_data_V_strb_V, i1 %wr_data_V_last_V, i8 %wr_data_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
if.end26:0 %ret_ln135 = ret

]]></Node>
<StgValue><ssdm name="ret_ln135"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
