\hypertarget{structadc__seqX__ctrl}{}\doxysection{adc\+\_\+seq\+X\+\_\+ctrl Struct Reference}
\label{structadc__seqX__ctrl}\index{adc\_seqX\_ctrl@{adc\_seqX\_ctrl}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structadc__seqX__ctrl_aa7b04399136aace985956ddd33e1c030}\label{structadc__seqX__ctrl_aa7b04399136aace985956ddd33e1c030}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\_\_RW uint32\_t {\bfseries \_SEQx\_CTRL}\\
\mbox{\Hypertarget{unionadc__seqX__ctrl_1_1_0d4_ad729ceaf78f328172c59c3733ca12bb9}\label{unionadc__seqX__ctrl_1_1_0d4_ad729ceaf78f328172c59c3733ca12bb9}} 
\>struct \{\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__seqX__ctrl_aaeffd8ec9a5e03335738ded15f2deac7}{\_CHANNELS}}:12\\
\>\>\>{\em Select which channel will be sampled. }\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__seqX__ctrl_a703568ebce3a5ed7204dbaee4fd7587d}{\_TRIGGER}}:3\\
\>\>\>{\em Select which HW trigger will start convertion. }\\
\>\>\_\_RW uint32\_t {\bfseries \_RESERVED\_0}:3\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__seqX__ctrl_ab9a13d16468b7894a350bcfe0ef9215d}{\_TRIGPOL}}:1\\
\>\>\>{\em Polarity of the input trigger. }\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__seqX__ctrl_a63ff23a63b419487109296a37110d958}{\_SYNCBYPASS}}:1\\
\>\>\>{\em Byspass syncronization FF, so is slower. }\\
\>\>\_\_RW uint32\_t {\bfseries \_TSAMP}:5\\
\>\>\_\_RW uint32\_t {\bfseries \_RESERVED\_1}:1\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__seqX__ctrl_aa3505e166716e59fd5fbc086e85be318}{\_START}}:1\\
\>\>\>{\em Launch one pass. }\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__seqX__ctrl_a4599d52f55bbb9948d065d5bbcc64cf2}{\_BURST}}:1\\
\>\>\>{\em Sequence continuosly converted. }\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__seqX__ctrl_a54227834ffb06d9f1fabe37e1f0e3d42}{\_SINGLESTEP}}:1\\
\>\>\>{\em When start in 1 this converts only the next channel. }\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__seqX__ctrl_acf8e2ea417ce31fb92299fee0f2bb56a}{\_LOWPRIO}}:1\\
\>\>\>{\em Set priority for sequence A. }\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__seqX__ctrl_a01fa4c14f054152032ee2a16dbb73379}{\_MODE}}:1\\
\>\>\>{\em Read global data or individual channel. }\\
\>\>\_\_RW uint32\_t \mbox{\hyperlink{structadc__seqX__ctrl_a80f1fb3c347f4df7e0530bea1453bc60}{\_SEQx\_ENA}}:1\\
\>\>\>{\em Enable sequence. }\\
\>\} \\
\}; \\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 74 of file ADC\+\_\+\+FW.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
inc/\mbox{\hyperlink{ADC__FW_8h}{ADC\+\_\+\+FW.\+h}}\end{DoxyCompactItemize}
