
LED_ON.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003e8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000570  08000570  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000570  08000570  00020008  2**0
                  CONTENTS
  4 .ARM          00000000  08000570  08000570  00020008  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000570  08000570  00020008  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08000570  08000570  00010570  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08000578  08000578  00010578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000008  20000000  08000580  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000008  08000588  00020008  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000028  08000588  00020028  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020008  2**0
                  CONTENTS, READONLY
 12 .debug_info   000014de  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000293  00000000  00000000  00021516  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000070  00000000  00000000  000217b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000058  00000000  00000000  00021820  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001d049  00000000  00000000  00021878  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00000799  00000000  00000000  0003e8c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a2845  00000000  00000000  0003f05a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e189f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000110  00000000  00000000  000e191c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000008 	.word	0x20000008
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000554 	.word	0x08000554

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000000c 	.word	0x2000000c
 80001c4:	08000554 	.word	0x08000554

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	; (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	4603      	mov	r3, r0
 800020c:	6039      	str	r1, [r7, #0]
 800020e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000214:	2b00      	cmp	r3, #0
 8000216:	db0a      	blt.n	800022e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000218:	683b      	ldr	r3, [r7, #0]
 800021a:	b2da      	uxtb	r2, r3
 800021c:	490c      	ldr	r1, [pc, #48]	; (8000250 <__NVIC_SetPriority+0x4c>)
 800021e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000222:	0112      	lsls	r2, r2, #4
 8000224:	b2d2      	uxtb	r2, r2
 8000226:	440b      	add	r3, r1
 8000228:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800022c:	e00a      	b.n	8000244 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	b2da      	uxtb	r2, r3
 8000232:	4908      	ldr	r1, [pc, #32]	; (8000254 <__NVIC_SetPriority+0x50>)
 8000234:	79fb      	ldrb	r3, [r7, #7]
 8000236:	f003 030f 	and.w	r3, r3, #15
 800023a:	3b04      	subs	r3, #4
 800023c:	0112      	lsls	r2, r2, #4
 800023e:	b2d2      	uxtb	r2, r2
 8000240:	440b      	add	r3, r1
 8000242:	761a      	strb	r2, [r3, #24]
}
 8000244:	bf00      	nop
 8000246:	370c      	adds	r7, #12
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	e000e100 	.word	0xe000e100
 8000254:	e000ed00 	.word	0xe000ed00

08000258 <TIM2_IRQHandler>:
void delay(volatile uint32_t s);
/*************************************************
* external interrupt handler
*************************************************/
void TIM2_IRQHandler(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0

    // clear interrupt status
    if (TIM2->DIER & 0x01) {
 800025c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000260:	68db      	ldr	r3, [r3, #12]
 8000262:	f003 0301 	and.w	r3, r3, #1
 8000266:	2b00      	cmp	r3, #0
 8000268:	d00e      	beq.n	8000288 <TIM2_IRQHandler+0x30>
        if (TIM2->SR & 0x01) {
 800026a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800026e:	691b      	ldr	r3, [r3, #16]
 8000270:	f003 0301 	and.w	r3, r3, #1
 8000274:	2b00      	cmp	r3, #0
 8000276:	d007      	beq.n	8000288 <TIM2_IRQHandler+0x30>
            TIM2->SR &= ~(1U << 0);
 8000278:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800027c:	691b      	ldr	r3, [r3, #16]
 800027e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000282:	f023 0301 	bic.w	r3, r3, #1
 8000286:	6113      	str	r3, [r2, #16]
        }
    }

    	if ((pos<piso) & (con==1)){
 8000288:	4b2c      	ldr	r3, [pc, #176]	; (800033c <TIM2_IRQHandler+0xe4>)
 800028a:	681a      	ldr	r2, [r3, #0]
 800028c:	4b2c      	ldr	r3, [pc, #176]	; (8000340 <TIM2_IRQHandler+0xe8>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	429a      	cmp	r2, r3
 8000292:	bfb4      	ite	lt
 8000294:	2301      	movlt	r3, #1
 8000296:	2300      	movge	r3, #0
 8000298:	b2da      	uxtb	r2, r3
 800029a:	4b2a      	ldr	r3, [pc, #168]	; (8000344 <TIM2_IRQHandler+0xec>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	2b01      	cmp	r3, #1
 80002a0:	bf0c      	ite	eq
 80002a2:	2301      	moveq	r3, #1
 80002a4:	2300      	movne	r3, #0
 80002a6:	b2db      	uxtb	r3, r3
 80002a8:	4013      	ands	r3, r2
 80002aa:	b2db      	uxtb	r3, r3
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d008      	beq.n	80002c2 <TIM2_IRQHandler+0x6a>
    		pos+=1;
 80002b0:	4b22      	ldr	r3, [pc, #136]	; (800033c <TIM2_IRQHandler+0xe4>)
 80002b2:	681b      	ldr	r3, [r3, #0]
 80002b4:	3301      	adds	r3, #1
 80002b6:	4a21      	ldr	r2, [pc, #132]	; (800033c <TIM2_IRQHandler+0xe4>)
 80002b8:	6013      	str	r3, [r2, #0]
    		con=1;
 80002ba:	4b22      	ldr	r3, [pc, #136]	; (8000344 <TIM2_IRQHandler+0xec>)
 80002bc:	2201      	movs	r2, #1
 80002be:	601a      	str	r2, [r3, #0]
    		}

    	}


}
 80002c0:	e037      	b.n	8000332 <TIM2_IRQHandler+0xda>
    		if((pos>piso)& (con==1)){
 80002c2:	4b1e      	ldr	r3, [pc, #120]	; (800033c <TIM2_IRQHandler+0xe4>)
 80002c4:	681a      	ldr	r2, [r3, #0]
 80002c6:	4b1e      	ldr	r3, [pc, #120]	; (8000340 <TIM2_IRQHandler+0xe8>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	429a      	cmp	r2, r3
 80002cc:	bfcc      	ite	gt
 80002ce:	2301      	movgt	r3, #1
 80002d0:	2300      	movle	r3, #0
 80002d2:	b2da      	uxtb	r2, r3
 80002d4:	4b1b      	ldr	r3, [pc, #108]	; (8000344 <TIM2_IRQHandler+0xec>)
 80002d6:	681b      	ldr	r3, [r3, #0]
 80002d8:	2b01      	cmp	r3, #1
 80002da:	bf0c      	ite	eq
 80002dc:	2301      	moveq	r3, #1
 80002de:	2300      	movne	r3, #0
 80002e0:	b2db      	uxtb	r3, r3
 80002e2:	4013      	ands	r3, r2
 80002e4:	b2db      	uxtb	r3, r3
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d008      	beq.n	80002fc <TIM2_IRQHandler+0xa4>
    			pos-=1;
 80002ea:	4b14      	ldr	r3, [pc, #80]	; (800033c <TIM2_IRQHandler+0xe4>)
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	3b01      	subs	r3, #1
 80002f0:	4a12      	ldr	r2, [pc, #72]	; (800033c <TIM2_IRQHandler+0xe4>)
 80002f2:	6013      	str	r3, [r2, #0]
    			con=1;
 80002f4:	4b13      	ldr	r3, [pc, #76]	; (8000344 <TIM2_IRQHandler+0xec>)
 80002f6:	2201      	movs	r2, #1
 80002f8:	601a      	str	r2, [r3, #0]
}
 80002fa:	e01a      	b.n	8000332 <TIM2_IRQHandler+0xda>
    			con=0;
 80002fc:	4b11      	ldr	r3, [pc, #68]	; (8000344 <TIM2_IRQHandler+0xec>)
 80002fe:	2200      	movs	r2, #0
 8000300:	601a      	str	r2, [r3, #0]
    			GPIOA->ODR &=0x0;
 8000302:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000306:	695b      	ldr	r3, [r3, #20]
 8000308:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800030c:	2200      	movs	r2, #0
 800030e:	615a      	str	r2, [r3, #20]
    			GPIOA->ODR |=(1<<(pos-1));
 8000310:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000314:	695b      	ldr	r3, [r3, #20]
 8000316:	4a09      	ldr	r2, [pc, #36]	; (800033c <TIM2_IRQHandler+0xe4>)
 8000318:	6812      	ldr	r2, [r2, #0]
 800031a:	3a01      	subs	r2, #1
 800031c:	2101      	movs	r1, #1
 800031e:	fa01 f202 	lsl.w	r2, r1, r2
 8000322:	4611      	mov	r1, r2
 8000324:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000328:	430b      	orrs	r3, r1
 800032a:	6153      	str	r3, [r2, #20]
    			piso=0;
 800032c:	4b04      	ldr	r3, [pc, #16]	; (8000340 <TIM2_IRQHandler+0xe8>)
 800032e:	2200      	movs	r2, #0
 8000330:	601a      	str	r2, [r3, #0]
}
 8000332:	bf00      	nop
 8000334:	46bd      	mov	sp, r7
 8000336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033a:	4770      	bx	lr
 800033c:	20000004 	.word	0x20000004
 8000340:	20000000 	.word	0x20000000
 8000344:	20000024 	.word	0x20000024

08000348 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
 8000348:	b480      	push	{r7}
 800034a:	af00      	add	r7, sp, #0
	//Check if the interrupt came from exti13
	if(EXTI->PR1 & (1 <<13)) {
 800034c:	4b0e      	ldr	r3, [pc, #56]	; (8000388 <EXTI15_10_IRQHandler+0x40>)
 800034e:	695b      	ldr	r3, [r3, #20]
 8000350:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000354:	2b00      	cmp	r3, #0
 8000356:	d012      	beq.n	800037e <EXTI15_10_IRQHandler+0x36>
		piso += 1;
 8000358:	4b0c      	ldr	r3, [pc, #48]	; (800038c <EXTI15_10_IRQHandler+0x44>)
 800035a:	681b      	ldr	r3, [r3, #0]
 800035c:	3301      	adds	r3, #1
 800035e:	4a0b      	ldr	r2, [pc, #44]	; (800038c <EXTI15_10_IRQHandler+0x44>)
 8000360:	6013      	str	r3, [r2, #0]
		con=1;
 8000362:	4b0b      	ldr	r3, [pc, #44]	; (8000390 <EXTI15_10_IRQHandler+0x48>)
 8000364:	2201      	movs	r2, #1
 8000366:	601a      	str	r2, [r3, #0]
		if (piso>3){
 8000368:	4b08      	ldr	r3, [pc, #32]	; (800038c <EXTI15_10_IRQHandler+0x44>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	2b03      	cmp	r3, #3
 800036e:	dd02      	ble.n	8000376 <EXTI15_10_IRQHandler+0x2e>
			piso=0;
 8000370:	4b06      	ldr	r3, [pc, #24]	; (800038c <EXTI15_10_IRQHandler+0x44>)
 8000372:	2200      	movs	r2, #0
 8000374:	601a      	str	r2, [r3, #0]

		}
		// Clear pending bit
		EXTI->PR1 = 0x00002000;
 8000376:	4b04      	ldr	r3, [pc, #16]	; (8000388 <EXTI15_10_IRQHandler+0x40>)
 8000378:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800037c:	615a      	str	r2, [r3, #20]
	}
}
 800037e:	bf00      	nop
 8000380:	46bd      	mov	sp, r7
 8000382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000386:	4770      	bx	lr
 8000388:	40010400 	.word	0x40010400
 800038c:	20000000 	.word	0x20000000
 8000390:	20000024 	.word	0x20000024

08000394 <main>:
int main(void)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= 0x00000005;
 8000398:	4b41      	ldr	r3, [pc, #260]	; (80004a0 <main+0x10c>)
 800039a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800039c:	4a40      	ldr	r2, [pc, #256]	; (80004a0 <main+0x10c>)
 800039e:	f043 0305 	orr.w	r3, r3, #5
 80003a2:	64d3      	str	r3, [r2, #76]	; 0x4c
	// Enable GPIOA and GPIOC Peripheral Clock (bit 0 and 2 in AHB2ENR register)
	// Make GPIOA Pin5 as output pin (bits 1:0 in MODER register)
	GPIOA->MODER &= 0xABFFFFFF;		// Clear bits 11, 10 for P5
 80003a4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003a8:	681b      	ldr	r3, [r3, #0]
 80003aa:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003ae:	f023 43a8 	bic.w	r3, r3, #1409286144	; 0x54000000
 80003b2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= 0xFFFFF755;		// Write 01 to bits 11, 10 for P5
 80003b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003be:	f423 630a 	bic.w	r3, r3, #2208	; 0x8a0
 80003c2:	f023 030a 	bic.w	r3, r3, #10
 80003c6:	6013      	str	r3, [r2, #0]
	GPIOA->ODR &=0x0000;
 80003c8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003cc:	695b      	ldr	r3, [r3, #20]
 80003ce:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003d2:	2200      	movs	r2, #0
 80003d4:	615a      	str	r2, [r3, #20]
	// Make GPIOD Pin13 as input pin (bits 27:26 in MODER register)
	GPIOC->MODER &= 0xFFFFFFFF;		// Clear bits 27, 26 for P13
 80003d6:	4b33      	ldr	r3, [pc, #204]	; (80004a4 <main+0x110>)
 80003d8:	4a32      	ldr	r2, [pc, #200]	; (80004a4 <main+0x110>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &= 0xF3FFFFFF;		// Write 00 to bits 27, 26 for P13
 80003de:	4b31      	ldr	r3, [pc, #196]	; (80004a4 <main+0x110>)
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	4a30      	ldr	r2, [pc, #192]	; (80004a4 <main+0x110>)
 80003e4:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80003e8:	6013      	str	r3, [r2, #0]
    // enable TIM2 clock (bit0)
    RCC->APB1ENR1 |= (1<<0);
 80003ea:	4b2d      	ldr	r3, [pc, #180]	; (80004a0 <main+0x10c>)
 80003ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80003ee:	4a2c      	ldr	r2, [pc, #176]	; (80004a0 <main+0x10c>)
 80003f0:	f043 0301 	orr.w	r3, r3, #1
 80003f4:	6593      	str	r3, [r2, #88]	; 0x58

    // enable SYSCFG clock
    	RCC->APB2ENR |= 0x1;
 80003f6:	4b2a      	ldr	r3, [pc, #168]	; (80004a0 <main+0x10c>)
 80003f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80003fa:	4a29      	ldr	r2, [pc, #164]	; (80004a0 <main+0x10c>)
 80003fc:	f043 0301 	orr.w	r3, r3, #1
 8000400:	6613      	str	r3, [r2, #96]	; 0x60
    	// Writing a 0b0010 to pin13 location ties PC13 to EXT4
    	SYSCFG->EXTICR[3] |= 0x20; // Write 0002 to map PC13 to EXTI4
 8000402:	4b29      	ldr	r3, [pc, #164]	; (80004a8 <main+0x114>)
 8000404:	695b      	ldr	r3, [r3, #20]
 8000406:	4a28      	ldr	r2, [pc, #160]	; (80004a8 <main+0x114>)
 8000408:	f043 0320 	orr.w	r3, r3, #32
 800040c:	6153      	str	r3, [r2, #20]
    	// Choose either rising edge trigger (RTSR1) or falling edge trigger (FTSR1)
    	EXTI->RTSR1 |= 0x2000;   // Enable rising edge trigger on EXTI4
 800040e:	4b27      	ldr	r3, [pc, #156]	; (80004ac <main+0x118>)
 8000410:	689b      	ldr	r3, [r3, #8]
 8000412:	4a26      	ldr	r2, [pc, #152]	; (80004ac <main+0x118>)
 8000414:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000418:	6093      	str	r3, [r2, #8]
    	// Mask the used external interrupt numbers.
    	EXTI->IMR1 |= 0x2000;    // Mask EXTI4
 800041a:	4b24      	ldr	r3, [pc, #144]	; (80004ac <main+0x118>)
 800041c:	681b      	ldr	r3, [r3, #0]
 800041e:	4a23      	ldr	r2, [pc, #140]	; (80004ac <main+0x118>)
 8000420:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000424:	6013      	str	r3, [r2, #0]
    	// Set Priority for each interrupt request
    	NVIC->IP[EXTI15_10_IRQn] = 0x10; // Priority level 1
 8000426:	4b22      	ldr	r3, [pc, #136]	; (80004b0 <main+0x11c>)
 8000428:	2210      	movs	r2, #16
 800042a:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
    	// enable EXT0 IRQ from NVIC
    	NVIC_EnableIRQ(EXTI15_10_IRQn);
 800042e:	2028      	movs	r0, #40	; 0x28
 8000430:	f7ff feca 	bl	80001c8 <__NVIC_EnableIRQ>

    TIM2->PSC = 8399;
 8000434:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000438:	f242 02cf 	movw	r2, #8399	; 0x20cf
 800043c:	629a      	str	r2, [r3, #40]	; 0x28

    TIM2->ARR = 1000;
 800043e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000442:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000446:	62da      	str	r2, [r3, #44]	; 0x2c

    // Update Interrupt Enable
    TIM2->DIER |= (1 << 0);
 8000448:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800044c:	68db      	ldr	r3, [r3, #12]
 800044e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000452:	f043 0301 	orr.w	r3, r3, #1
 8000456:	60d3      	str	r3, [r2, #12]

    NVIC_SetPriority(TIM2_IRQn, 2); // Priority level 2
 8000458:	2102      	movs	r1, #2
 800045a:	201c      	movs	r0, #28
 800045c:	f7ff fed2 	bl	8000204 <__NVIC_SetPriority>
    // enable TIM2 IRQ from NVIC
    NVIC_EnableIRQ(TIM2_IRQn);
 8000460:	201c      	movs	r0, #28
 8000462:	f7ff feb1 	bl	80001c8 <__NVIC_EnableIRQ>

    // Enable Timer 2 module (CEN, bit0)
    TIM2->CR1 |= (1 << 0);
 8000466:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000470:	f043 0301 	orr.w	r3, r3, #1
 8000474:	6013      	str	r3, [r2, #0]

	while(1)
	{

		if (con==0){
 8000476:	4b0f      	ldr	r3, [pc, #60]	; (80004b4 <main+0x120>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	2b00      	cmp	r3, #0
 800047c:	d108      	bne.n	8000490 <main+0xfc>
			GPIOA->ODR |=(1<<5);
 800047e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000482:	695b      	ldr	r3, [r3, #20]
 8000484:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000488:	f043 0320 	orr.w	r3, r3, #32
 800048c:	6153      	str	r3, [r2, #20]
 800048e:	e7f2      	b.n	8000476 <main+0xe2>
		}
		else {
			GPIOA->ODR &=(0<<5);
 8000490:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000494:	695b      	ldr	r3, [r3, #20]
 8000496:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800049a:	2200      	movs	r2, #0
 800049c:	615a      	str	r2, [r3, #20]
		if (con==0){
 800049e:	e7ea      	b.n	8000476 <main+0xe2>
 80004a0:	40021000 	.word	0x40021000
 80004a4:	48000800 	.word	0x48000800
 80004a8:	40010000 	.word	0x40010000
 80004ac:	40010400 	.word	0x40010400
 80004b0:	e000e100 	.word	0xe000e100
 80004b4:	20000024 	.word	0x20000024

080004b8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004b8:	480d      	ldr	r0, [pc, #52]	; (80004f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004ba:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004bc:	480d      	ldr	r0, [pc, #52]	; (80004f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80004be:	490e      	ldr	r1, [pc, #56]	; (80004f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004c0:	4a0e      	ldr	r2, [pc, #56]	; (80004fc <LoopForever+0xe>)
  movs r3, #0
 80004c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004c4:	e002      	b.n	80004cc <LoopCopyDataInit>

080004c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004ca:	3304      	adds	r3, #4

080004cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004d0:	d3f9      	bcc.n	80004c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004d2:	4a0b      	ldr	r2, [pc, #44]	; (8000500 <LoopForever+0x12>)
  ldr r4, =_ebss
 80004d4:	4c0b      	ldr	r4, [pc, #44]	; (8000504 <LoopForever+0x16>)
  movs r3, #0
 80004d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004d8:	e001      	b.n	80004de <LoopFillZerobss>

080004da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004dc:	3204      	adds	r2, #4

080004de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004e0:	d3fb      	bcc.n	80004da <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80004e2:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 80004e6:	f000 f811 	bl	800050c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004ea:	f7ff ff53 	bl	8000394 <main>

080004ee <LoopForever>:

LoopForever:
    b LoopForever
 80004ee:	e7fe      	b.n	80004ee <LoopForever>
  ldr   r0, =_estack
 80004f0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80004f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004f8:	20000008 	.word	0x20000008
  ldr r2, =_sidata
 80004fc:	08000580 	.word	0x08000580
  ldr r2, =_sbss
 8000500:	20000008 	.word	0x20000008
  ldr r4, =_ebss
 8000504:	20000028 	.word	0x20000028

08000508 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000508:	e7fe      	b.n	8000508 <ADC1_2_IRQHandler>
	...

0800050c <__libc_init_array>:
 800050c:	b570      	push	{r4, r5, r6, lr}
 800050e:	4e0d      	ldr	r6, [pc, #52]	; (8000544 <__libc_init_array+0x38>)
 8000510:	4c0d      	ldr	r4, [pc, #52]	; (8000548 <__libc_init_array+0x3c>)
 8000512:	1ba4      	subs	r4, r4, r6
 8000514:	10a4      	asrs	r4, r4, #2
 8000516:	2500      	movs	r5, #0
 8000518:	42a5      	cmp	r5, r4
 800051a:	d109      	bne.n	8000530 <__libc_init_array+0x24>
 800051c:	4e0b      	ldr	r6, [pc, #44]	; (800054c <__libc_init_array+0x40>)
 800051e:	4c0c      	ldr	r4, [pc, #48]	; (8000550 <__libc_init_array+0x44>)
 8000520:	f000 f818 	bl	8000554 <_init>
 8000524:	1ba4      	subs	r4, r4, r6
 8000526:	10a4      	asrs	r4, r4, #2
 8000528:	2500      	movs	r5, #0
 800052a:	42a5      	cmp	r5, r4
 800052c:	d105      	bne.n	800053a <__libc_init_array+0x2e>
 800052e:	bd70      	pop	{r4, r5, r6, pc}
 8000530:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000534:	4798      	blx	r3
 8000536:	3501      	adds	r5, #1
 8000538:	e7ee      	b.n	8000518 <__libc_init_array+0xc>
 800053a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800053e:	4798      	blx	r3
 8000540:	3501      	adds	r5, #1
 8000542:	e7f2      	b.n	800052a <__libc_init_array+0x1e>
 8000544:	08000570 	.word	0x08000570
 8000548:	08000570 	.word	0x08000570
 800054c:	08000570 	.word	0x08000570
 8000550:	08000574 	.word	0x08000574

08000554 <_init>:
 8000554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000556:	bf00      	nop
 8000558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800055a:	bc08      	pop	{r3}
 800055c:	469e      	mov	lr, r3
 800055e:	4770      	bx	lr

08000560 <_fini>:
 8000560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000562:	bf00      	nop
 8000564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000566:	bc08      	pop	{r3}
 8000568:	469e      	mov	lr, r3
 800056a:	4770      	bx	lr
 800056c:	0000      	movs	r0, r0
	...
