/*
 * Project Name: Firestarter
 * Copyright (c) 2024 Henrik Olsson
 *
 * Permission is hereby granted under MIT license.
 */

#include "flash_nor_unlock.h"

#include <Arduino.h>
#include "memory_utils.h"
#include "flash_utils.h"
#include "firestarter.h"
#include "logging_id.h"
#include "operation_utils.h"

void flash_nor_unlock_erase_execute(firestarter_handle_t* handle);
void flash_nor_unlock_sector_erase(firestarter_handle_t* handle, uint32_t sector_address);
void flash_nor_unlock_write_init(firestarter_handle_t* handle);
void flash_nor_unlock_write_execute(firestarter_handle_t* handle);

void configure_flash_nor_unlock(firestarter_handle_t* handle) {
    LOG_DEBUG_ID_SUB(DBG_CONFIGURING_FLASH);
    handle->firestarter_operation_init = flash_util_check_chip_id_init;
    switch (handle->cmd) {
    case CMD_WRITE:
        handle->firestarter_operation_init = flash_nor_unlock_write_init;
        handle->firestarter_operation_main = flash_nor_unlock_write_execute;
        break;
    case CMD_ERASE:
        handle->firestarter_operation_main = flash_nor_unlock_erase_execute;
        break;
    case CMD_CHECK_CHIP_ID:
        handle->firestarter_operation_init = NULL;
        handle->firestarter_operation_main = flash_util_check_chip_id_execute;
        break;
    // A second query arm, modelled on CMD_CHECK_CHIP_ID
    // just above. This file assigns flash_util_check_chip_id_init before the
    // switch (see top of this function), so this arm must null it -- a
    // status read has no chip-ID precondition to run. The 0x01 force ctrl
    // flag is deliberately not read on this path: elsewhere in this file's
    // shared chip-ID helper that bit means "downgrade a chip-ID mismatch to
    // a warning", and this read performs no chip-ID check, so honouring the
    // bit here would give one flag two unrelated meanings (--force is a
    // host-side table-refusal bypass, never a firmware bit on this command).
    case CMD_LOCK_STATUS:
        handle->firestarter_operation_init = NULL;
        handle->firestarter_operation_main = flash_nor_unlock_read_protection_execute;
        break;
    }
}


void flash_nor_unlock_write_init(firestarter_handle_t* handle) {
    // Guard chip-ID/erase initialization against repeated calls from a
    // multi-step operation. Current write commands do not set this flag.
    if (!is_operation_in_progress(handle)) {
        if (handle->chip_id > 0) {
            flash_util_check_chip_id_execute(handle);
            if (handle->response_code == RESPONSE_CODE_ERROR) {
                return;
            }
        }

        // Only a write from address 0 erases, and it erases the whole chip.
        // erase_execute turns a non-zero address into ONE sector erase: that
        // left every later sector of the write unerased, and it erased the
        // bytes of the first sector below the start address. The sector size
        // differs per part and the firmware does not know it, so an offset
        // write erases nothing; the host checks that its region is blank.
        if (is_flag_set(FLAG_CAN_ERASE)) {
            if (!is_flag_set(FLAG_SKIP_ERASE) && handle->address == 0) {
                flash_nor_unlock_erase_execute(handle);
            }
            else {
                LOG_DEBUG_ID_SUB(DBG_SKIPPING_ERASE_MEMORY);
                LOG_INFO_ID(MSG_INFO_SKIPPING_ERASE_MEM);
            }
        }
    }
}

void flash_nor_unlock_write_execute(firestarter_handle_t* handle) {
    for (uint32_t i = 0; i < handle->data_size; i++) {
        uint32_t address = handle->address + i;
        flash_execute_command(FLASH_ENABLE_WRITE);
        handle->firestarter_set_data(handle, address, handle->data_buffer[i]);
        if (!flash_util_wait_program(handle, address, handle->data_buffer[i])) {
            return;
        }
    }
}

// Starts the erase and waits for the part to finish it. The wait polls the
// erased address itself: the sector address, or 0 for a chip erase. A write
// must not start on a part that is still erasing, because the part ignores
// every command until the erase ends.
void flash_nor_unlock_erase_execute(firestarter_handle_t* handle) {
    if (handle->address != 0) {
        LOG_DEBUG_ID_SUB(DBG_SECTOR_ERASE);
        flash_nor_unlock_sector_erase(handle, handle->address);
        flash_util_wait_erase(handle, handle->address);
    } else {
        flash_util_chip_erase(handle);
    }
}

void flash_nor_unlock_sector_erase(firestarter_handle_t* handle, uint32_t sector_address) {
    // The chip-erase sequence with the last cycle aimed at the sector.
    byte_flip_t sector_erase_seq[6];
    if (!flash_util_copy_P(sector_erase_seq, FLASH_ERASE, 6)) {
        return;
    }
    sector_erase_seq[5].address = sector_address;
    sector_erase_seq[5].byte = 0x30;
    flash_util_byte_flipping(handle, sector_erase_seq, 6);
}

// CMD_LOCK_STATUS operation for the 0x06 AMD
// Autoselect family. Reads the Sector Group Protection Verify byte at
// FLASH_NOR_UNLOCK_PROTECT_VERIFY_ADDR through the shared AMD/JEDEC ID-mode
// helper and reports the raw silicon byte plus a firmware decode.
// This is a 5V read -- flash_util_read_in_id_mode only
// enters/exits ID mode via FLASH_ENABLE_ID/FLASH_DISABLE_ID, so no VPP/VPE
// control-register bit is ever written on this path.
void flash_nor_unlock_read_protection_execute(firestarter_handle_t* handle) {
    flash_util_report_protection(handle, FLASH_NOR_UNLOCK_PROTECT_VERIFY_ADDR,
                                 FLASH_NOR_UNLOCK_PROTECT_UNPROTECTED, FLASH_NOR_UNLOCK_PROTECT_PROTECTED);
}
