// Seed: 2661620912
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri1 id_5,
    output tri0 id_6
    , id_10,
    output supply0 id_7,
    output supply1 id_8
);
  logic id_11;
  ;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input supply1 id_2
    , id_20,
    input wire id_3,
    output supply1 id_4,
    input uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    input wand id_8,
    output tri1 id_9,
    output tri0 id_10,
    output supply0 id_11,
    input tri0 id_12,
    output tri id_13,
    output supply0 id_14,
    input tri id_15,
    output wand id_16,
    input wand id_17,
    output supply0 id_18
);
  logic [-1 : 1] id_21;
  module_0 modCall_1 (
      id_2,
      id_13,
      id_7,
      id_8,
      id_3,
      id_3,
      id_14,
      id_18,
      id_14
  );
  assign modCall_1.id_1 = 0;
endmodule
