
5. Printing statistics.

=== $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010 ===

   Number of wires:                 21
   Number of wire bits:            327
   Number of public wires:          21
   Number of public wire bits:     327
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $adffe                         17

=== adder_with_1_reg ===

   Number of wires:                  6
   Number of wire bits:             74
   Number of public wires:           5
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                            1
     $dffe                           1

=== fir ===

   Number of wires:                 63
   Number of wire bits:           1054
   Number of public wires:          63
   Number of public wire bits:    1054
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 31
     $adffe                          1
     $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010      1
     adder_with_1_reg               16
     multiplier_with_reg             9
     one_register                    4

=== multiplier_with_reg ===

   Number of wires:                  6
   Number of wire bits:             74
   Number of public wires:           5
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $dffe                           1
     $mul                            1

=== one_register ===

   Number of wires:                  4
   Number of wire bits:             38
   Number of public wires:           4
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $dffe                           1

=== design hierarchy ===

   fir                               1
     $paramod\input_pipeline\WIDTH=s32'00000000000000000000000000010010      1
     adder_with_1_reg               16
     multiplier_with_reg             9
     one_register                    4

   Number of wires:                250
   Number of wire bits:           3383
   Number of public wires:         225
   Number of public wire bits:    2933
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 72
     $add                           16
     $adffe                         18
     $dffe                          29
     $mul                            9

