# Clock interconnect

{{tile xp CLK_ROOT_2PLL_A}}
{{tile xp CLK_ROOT_2PLL_B}}
{{tile xp CLK_ROOT_4PLL}}
