{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 17:15:39 2022 " "Info: Processing started: Tue Jun 07 17:15:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter18 -c counter18 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter18 -c counter18 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Cin " "Info: Assuming node \"Cin\" is an undefined clock" {  } { { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Cin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Cin register ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] register ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] 226.24 MHz 4.42 ns Internal " "Info: Clock \"Cin\" has Internal fmax of 226.24 MHz between source register \"ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]\" and destination register \"ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]\" (period= 4.42 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.156 ns + Longest register register " "Info: + Longest register to register delay is 4.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 1 REG LCFF_X9_Y15_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y15_N3; Fanout = 4; REG Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.596 ns) 1.033 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X9_Y15_N2 2 " "Info: 2: + IC(0.437 ns) + CELL(0.596 ns) = 1.033 ns; Loc. = LCCOMB_X9_Y15_N2; Fanout = 2; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.119 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X9_Y15_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.119 ns; Loc. = LCCOMB_X9_Y15_N4; Fanout = 2; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.205 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X9_Y15_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.205 ns; Loc. = LCCOMB_X9_Y15_N6; Fanout = 2; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.291 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X9_Y15_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 1.291 ns; Loc. = LCCOMB_X9_Y15_N8; Fanout = 1; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.797 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~0 6 COMB LCCOMB_X9_Y15_N10 1 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 1.797 ns; Loc. = LCCOMB_X9_Y15_N10; Fanout = 1; COMB Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|counter_comb_bita3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.319 ns) 2.797 ns ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|_~1 7 COMB LCCOMB_X8_Y15_N30 8 " "Info: 7: + IC(0.681 ns) + CELL(0.319 ns) = 2.797 ns; Loc. = LCCOMB_X8_Y15_N30; Fanout = 8; COMB Node = 'ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|_~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.822 ns) 4.156 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] 8 REG LCFF_X9_Y15_N9 5 " "Info: 8: + IC(0.537 ns) + CELL(0.822 ns) = 4.156 ns; Loc. = LCFF_X9_Y15_N9; Fanout = 5; REG Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.501 ns ( 60.18 % ) " "Info: Total cell delay = 2.501 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.655 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.655 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.156 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.156 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 {} ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.681ns 0.537ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.319ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cin destination 3.212 ns + Shortest register " "Info: + Shortest clock path from clock \"Cin\" to destination register is 3.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Cin 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Cin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns Cin~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Cin~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { Cin Cin~clkctrl } "NODE_NAME" } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.666 ns) 3.212 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\] 3 REG LCFF_X9_Y15_N9 5 " "Info: 3: + IC(1.197 ns) + CELL(0.666 ns) = 3.212 ns; Loc. = LCFF_X9_Y15_N9; Fanout = 5; REG Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.29 % ) " "Info: Total cell delay = 1.776 ns ( 55.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.436 ns ( 44.71 % ) " "Info: Total interconnect delay = 1.436 ns ( 44.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { Cin Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.239ns 1.197ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cin source 3.212 ns - Longest register " "Info: - Longest clock path from clock \"Cin\" to source register is 3.212 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Cin 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Cin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns Cin~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Cin~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { Cin Cin~clkctrl } "NODE_NAME" } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.666 ns) 3.212 ns ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\] 3 REG LCFF_X9_Y15_N3 4 " "Info: 3: + IC(1.197 ns) + CELL(0.666 ns) = 3.212 ns; Loc. = LCFF_X9_Y15_N3; Fanout = 4; REG Node = 'ct10:inst1\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.863 ns" { Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.29 % ) " "Info: Total cell delay = 1.776 ns ( 55.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.436 ns ( 44.71 % ) " "Info: Total interconnect delay = 1.436 ns ( 44.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { Cin Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.197ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { Cin Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.239ns 1.197ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { Cin Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.197ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.156 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.156 ns" { ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita0~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita1~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita2~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~COUT {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|counter_comb_bita3~0 {} ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|_~1 {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.437ns 0.000ns 0.000ns 0.000ns 0.000ns 0.681ns 0.537ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.319ns 0.822ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { Cin Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.239ns 1.197ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.212 ns" { Cin Cin~clkctrl ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.212 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst1|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.239ns 1.197ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Cin H\[2\] ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[2\] 12.835 ns register " "Info: tco from clock \"Cin\" to destination pin \"H\[2\]\" through register \"ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[2\]\" is 12.835 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cin source 3.211 ns + Longest register " "Info: + Longest clock path from clock \"Cin\" to source register is 3.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns Cin 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Cin'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.349 ns Cin~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.349 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Cin~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { Cin Cin~clkctrl } "NODE_NAME" } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2312 152 320 -2296 "Cin" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.666 ns) 3.211 ns ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[2\] 3 REG LCFF_X8_Y15_N17 4 " "Info: 3: + IC(1.196 ns) + CELL(0.666 ns) = 3.211 ns; Loc. = LCFF_X8_Y15_N17; Fanout = 4; REG Node = 'ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.862 ns" { Cin~clkctrl ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 55.31 % ) " "Info: Total cell delay = 1.776 ns ( 55.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.435 ns ( 44.69 % ) " "Info: Total interconnect delay = 1.435 ns ( 44.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { Cin Cin~clkctrl ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.239ns 1.196ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.320 ns + Longest register pin " "Info: + Longest register to pin delay is 9.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[2\] 1 REG LCFF_X8_Y15_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y15_N17; Fanout = 4; REG Node = 'ct10:inst\|lpm_counter:lpm_counter_component\|cntr_dik:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_dik.tdf" "" { Text "G:/mywork/counter18/db/cntr_dik.tdf" 70 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.264 ns) + CELL(3.056 ns) 9.320 ns H\[2\] 2 PIN PIN_R24 0 " "Info: 2: + IC(6.264 ns) + CELL(3.056 ns) = 9.320 ns; Loc. = PIN_R24; Fanout = 0; PIN Node = 'H\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.320 ns" { ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] H[2] } "NODE_NAME" } } { "counter18.bdf" "" { Schematic "G:/mywork/counter18/counter18.bdf" { { -2080 600 776 -2064 "H\[3..0\]" "" } { -2088 560 600 -2072 "H\[3..0\]" "" } { -2312 544 610 -2296 "H\[3..0\]" "" } { -2424 496 540 -2408 "H\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 32.79 % ) " "Info: Total cell delay = 3.056 ns ( 32.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.264 ns ( 67.21 % ) " "Info: Total interconnect delay = 6.264 ns ( 67.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.320 ns" { ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] H[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.320 ns" { ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] {} H[2] {} } { 0.000ns 6.264ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.211 ns" { Cin Cin~clkctrl ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.211 ns" { Cin {} Cin~combout {} Cin~clkctrl {} ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] {} } { 0.000ns 0.000ns 0.239ns 1.196ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.320 ns" { ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] H[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.320 ns" { ct10:inst|lpm_counter:lpm_counter_component|cntr_dik:auto_generated|safe_q[2] {} H[2] {} } { 0.000ns 6.264ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 17:15:39 2022 " "Info: Processing ended: Tue Jun 07 17:15:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
