/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [6:0] _02_;
  wire [18:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire [14:0] celloutsig_0_2z;
  wire [18:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [18:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_3z[2] ^ celloutsig_0_2z[9];
  assign celloutsig_1_18z = _00_ ^ celloutsig_1_6z;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 7'h00;
    else _02_ <= { _01_[6:1], celloutsig_0_4z };
  reg [5:0] _07_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 6'h00;
    else _07_ <= { in_data[6:3], celloutsig_0_0z, celloutsig_0_0z };
  assign _01_[6:1] = _07_;
  reg [16:0] _08_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _08_ <= 17'h00000;
    else _08_ <= { celloutsig_0_2z[12:5], celloutsig_0_9z, celloutsig_0_7z, _02_ };
  assign out_data[48:32] = _08_;
  reg [18:0] _09_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _09_ <= 19'h00000;
    else _09_ <= { celloutsig_1_9z[17:2], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z };
  assign { _03_[18:10], _00_, _03_[8:0] } = _09_;
  reg [9:0] _10_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _10_ <= 10'h000;
    else _10_ <= { celloutsig_1_3z[14:7], celloutsig_1_5z, celloutsig_1_6z };
  assign out_data[105:96] = _10_;
  assign celloutsig_0_0z = ! in_data[69:62];
  assign celloutsig_1_1z = ! in_data[105:97];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z } || celloutsig_1_3z[15:7];
  assign celloutsig_0_3z = - in_data[62:44];
  assign celloutsig_0_12z = | { _02_[3:1], celloutsig_0_0z };
  assign celloutsig_1_0z = | in_data[123:119];
  assign celloutsig_1_5z = | { celloutsig_1_4z[5:4], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_9z = ~^ in_data[75:55];
  assign celloutsig_1_2z = ~^ { in_data[160:143], celloutsig_1_0z };
  assign celloutsig_1_6z = ~^ { in_data[181:177], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_3z = { in_data[110:98], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } >> { in_data[177:164], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_2z = { in_data[61:60], _01_[6:1], celloutsig_0_0z, _01_[6:1] } >> { in_data[34:21], celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[141:138], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } <<< { celloutsig_1_3z[11], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_9z = in_data[139:121] <<< { celloutsig_1_3z[16:1], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_4z = ~((celloutsig_0_2z[0] & celloutsig_0_3z[2]) | (in_data[80] & celloutsig_0_2z[4]));
  assign _01_[0] = celloutsig_0_4z;
  assign _03_[9] = _00_;
  assign { out_data[128], out_data[0] } = { celloutsig_1_18z, celloutsig_0_12z };
endmodule
