/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpuhddpsram_2012.02.00.d.170a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile 1P10M HKMG CU_ELK 0.9V				*/
/*# Memory Type    : TSMC 28nm High Performance Compact Mobile Ultra High Density Dual Port SRAM with d127 bit cell SVT Periphery */
/*# Library Name   : tsdn28hpcpuhdb512x128m4m (user specify : TSDN28HPCPUHDB512X128M4M)				*/
/*# Library Version: 170a												*/
/*# Generated Time : 2024/01/10, 17:23:40										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/**Template Version : S_03_52201***************************************************************/
/***********************************************************************************************/
library ( tsdn28hpcpuhdb512x128m4m_ffg0p99vm40c ) {

    technology ( cmos ) ;
    delay_model : table_lookup ;
    date : "2012 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    nom_process : 1 ;
    voltage_map(VDD, 0.9900);
    voltage_map(VSS, 0.0);
    nom_temperature : -40.0000 ;
    nom_voltage : 0.9900 ;
    operating_conditions ( "ffg0p99vm40c" ) {
        process : 1 ;
        temperature : -40 ;
        voltage : 0.9900 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffg0p99vm40c ;
    default_max_transition : 0.255000 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
    default_cell_leakage_power : 0.0 ;
    default_leakage_power_density : 0.0 ;
 
    slew_lower_threshold_pct_rise : 10 ;
    slew_upper_threshold_pct_rise : 90 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50 ;
    output_threshold_pct_fall : 50 ;
    input_threshold_pct_rise : 50 ;
    output_threshold_pct_rise : 50 ;
    slew_lower_threshold_pct_fall : 10 ;
    slew_upper_threshold_pct_fall : 90 ;
    k_volt_cell_leakage_power : 0.0 ;
    k_temp_cell_leakage_power : 0.0 ;
    k_process_cell_leakage_power : 0.0 ;
    k_volt_internal_power : 0.0 ;
    k_temp_internal_power : 0.0 ;
    k_process_internal_power : 0.0 ;

    capacitive_load_unit (1, pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation ) ;
    define_cell_area (pad_drivers, pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }


    lu_table_template ( clktran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template ( asyntran_constraint_template ) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template ( sram_load_template ) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_constraint_template ) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    } 
    lu_table_template ( asig2sram_delay_template ) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.005000, 0.021000, 0.042000, 0.085000, 0.255000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 



    type (RTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (WTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (PTSEL_1_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 2 ;
        bit_from  : 1 ;
        bit_to    : 0 ;
        downto    : true ;
    }


    type ( AA_8_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (AB_8_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 9 ;
        bit_from : 8 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( DB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QA_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( QB_127_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 128 ;
        bit_from : 127 ;
        bit_to : 0 ;
        downto : true ;
    }

cell ( TSDN28HPCPUHDB512X128M4M ) {
    is_macro_cell : true;
    

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    


    memory () {
        type : ram ;
        address_width : 9 ;
        word_width : 128 ;
    }

    interface_timing : TRUE ;
    bus_naming_style : "%s[%d]" ;
    area : 25566.102750 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    bus ( RTSEL ) {
        bus_type : RTSEL_1_0 ;
        direction : input;
        max_transition  : 0.2550 ;
        capacitance : 0.0012;
        pin ( RTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0174");
                }
                fall_power("scalar") {
                    values ("0.0232");
                }
            }
        }
    }
    bus ( WTSEL ) {
        bus_type : WTSEL_1_0 ;
        direction : input;
        max_transition  : 0.2550 ;
        capacitance : 0.0006;
        pin ( WTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0174");
                }
                fall_power("scalar") {
                    values ("0.0232");
                }
            }
        }
    }
    bus ( PTSEL ) {
        bus_type : PTSEL_1_0 ;
        direction : input;
        max_transition  : 0.2550 ;
        capacitance : 0.0012;
        pin ( PTSEL[1:0] ) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBA" ;
            sdf_cond        : "check_noidle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBA" ;
            sdf_cond        : "check_idle_a" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
        }
    
     
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEBB" ;
            sdf_cond        : "check_noidle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint("scalar") {
                values ( "0.0000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.0000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEBB" ;
            sdf_cond        : "check_idle_b" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
        }
    
     
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.0174");
                }
                fall_power("scalar") {
                    values ("0.0232");
                }
            }
        }
    }

/* redundancy */
/* End redundancy */





    bus ( AA ) {
        bus_type : AA_8_0 ;
        direction : input ;
        max_transition  : 0.2550 ;
        capacitance : 0.001281 ;
        pin ( AA[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0174") ;
            }
            fall_power("scalar") {
                values ("0.0232") ;
            }
        }   
        
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.050358, 0.053548, 0.057288, 0.062898, 0.079288",\
              "0.046508, 0.049698, 0.053438, 0.059048, 0.075438",\
              "0.042108, 0.045298, 0.049038, 0.054648, 0.071038",\
              "0.036608, 0.039798, 0.043538, 0.049148, 0.065538",\
              "0.031988, 0.035178, 0.038918, 0.044528, 0.060918"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.050358, 0.053548, 0.057288, 0.062898, 0.079288",\
              "0.046508, 0.049698, 0.053438, 0.059048, 0.075438",\
              "0.042108, 0.045298, 0.049038, 0.054648, 0.071038",\
              "0.036608, 0.039798, 0.043538, 0.049148, 0.065538",\
              "0.031988, 0.035178, 0.038918, 0.044528, 0.060918"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA)" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.058229, 0.055479, 0.052399, 0.048879, 0.040629",\
              "0.062739, 0.059989, 0.056909, 0.053389, 0.045139",\
              "0.067909, 0.065159, 0.062079, 0.058559, 0.050309",\
              "0.074949, 0.072199, 0.069119, 0.065599, 0.057349",\
              "0.082429, 0.079679, 0.076599, 0.073079, 0.064829"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.058229, 0.055479, 0.052399, 0.048879, 0.040629",\
              "0.062739, 0.059989, 0.056909, 0.053389, 0.045139",\
              "0.067909, 0.065159, 0.062079, 0.058559, 0.050309",\
              "0.074949, 0.072199, 0.069119, 0.065599, 0.057349",\
              "0.082429, 0.079679, 0.076599, 0.073079, 0.064829"\
               ) ;
            }
        }
    } 


    bus ( DA ) {
        bus_type : DA_127_0 ;
        direction : input ;
        max_transition  : 0.2550 ;
        capacitance : 0.001771 ;

        memory_write() {
            address : AA ;
            clocked_on : CLK ;
        }
        pin ( DA[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0116") ;
            }
            fall_power("scalar") {
                values ("0.0115") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.012334, 0.018714, 0.044454",\
              "0.010000, 0.010000, 0.010000, 0.014754, 0.040494",\
              "0.010000, 0.010000, 0.010000, 0.010464, 0.036204",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.030374",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.024104"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.012334, 0.018714, 0.044454",\
              "0.010000, 0.010000, 0.010000, 0.014754, 0.040494",\
              "0.010000, 0.010000, 0.010000, 0.010464, 0.036204",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.030374",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.024104"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBA & !WEBA)" ;
            sdf_cond : "WEA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.089677, 0.085387, 0.080327, 0.076147, 0.070757",\
              "0.093967, 0.089677, 0.084617, 0.080437, 0.075047",\
              "0.098697, 0.094407, 0.089347, 0.085167, 0.079777",\
              "0.105187, 0.100897, 0.095837, 0.091657, 0.086267",\
              "0.112117, 0.107827, 0.102767, 0.098587, 0.093197"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.089677, 0.085387, 0.080327, 0.076147, 0.070757",\
              "0.093967, 0.089677, 0.084617, 0.080437, 0.075047",\
              "0.098697, 0.094407, 0.089347, 0.085167, 0.079777",\
              "0.105187, 0.100897, 0.095837, 0.091657, 0.086267",\
              "0.112117, 0.107827, 0.102767, 0.098587, 0.093197"\
               ) ;
            }
        }
    }




    pin ( WEBA ) {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001750 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0317") ;
            }
            fall_power("scalar") {
                values ("0.0496") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.069730, 0.073140, 0.077540, 0.084580, 0.101190",\
              "0.065990, 0.069400, 0.073800, 0.080840, 0.097450",\
              "0.061590, 0.065000, 0.069400, 0.076440, 0.093050",\
              "0.056090, 0.059500, 0.063900, 0.070940, 0.087550",\
              "0.051360, 0.054770, 0.059170, 0.066210, 0.082820"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.069730, 0.073140, 0.077540, 0.084580, 0.101190",\
              "0.065990, 0.069400, 0.073800, 0.080840, 0.097450",\
              "0.061590, 0.065000, 0.069400, 0.076440, 0.093050",\
              "0.056090, 0.059500, 0.063900, 0.070940, 0.087550",\
              "0.051360, 0.054770, 0.059170, 0.066210, 0.082820"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBA" ;
            sdf_cond : "CSA" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.057300, 0.053890, 0.050700, 0.047510, 0.043330",\
              "0.061810, 0.058400, 0.055210, 0.052020, 0.047840",\
              "0.066980, 0.063570, 0.060380, 0.057190, 0.053010",\
              "0.074130, 0.070720, 0.067530, 0.064340, 0.060160",\
              "0.081500, 0.078090, 0.074900, 0.071710, 0.067530"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.057300, 0.053890, 0.050700, 0.047510, 0.043330",\
              "0.061810, 0.058400, 0.055210, 0.052020, 0.047840",\
              "0.066980, 0.063570, 0.060380, 0.057190, 0.053010",\
              "0.074130, 0.070720, 0.067530, 0.064340, 0.060160",\
              "0.081500, 0.078090, 0.074900, 0.071710, 0.067530"\
               ) ; 
            } 
        }
    }

    pin ( CEBA ) {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002688 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0150") ;
            }
            fall_power("scalar") {
                values ("0.0209") ;
            }
        }    



        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075328, 0.079068, 0.083688, 0.090838, 0.109318"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075328, 0.079068, 0.083688, 0.090838, 0.109318"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.076611, 0.076611, 0.076611, 0.076611, 0.076721",\
              "0.080681, 0.080681, 0.080681, 0.080681, 0.080791",\
              "0.084421, 0.084421, 0.084421, 0.084421, 0.084531",\
              "0.087941, 0.087941, 0.087941, 0.087941, 0.088051",\
              "0.085521, 0.085521, 0.085521, 0.085521, 0.085631"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.076611, 0.076611, 0.076611, 0.076611, 0.076721",\
              "0.080681, 0.080681, 0.080681, 0.080681, 0.080791",\
              "0.084421, 0.084421, 0.084421, 0.084421, 0.084531",\
              "0.087941, 0.087941, 0.087941, 0.087941, 0.088051",\
              "0.085521, 0.085521, 0.085521, 0.085521, 0.085631"\
               ) ;
            }
        }
    }   
 

    bus ( AB ) {
        bus_type : AB_8_0 ;
        direction : input ;
        max_transition  : 0.2550 ;
        capacitance : 0.001281 ;
        pin ( AB[8:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Address pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0065") ;
            }
            fall_power("scalar") {
                values ("0.0115") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010929, 0.027759",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.024239",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.020939",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.017969",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.020279"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010929, 0.027759",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.024239",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.020939",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.017969",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.020279"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB)" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.076611, 0.076611, 0.076611, 0.076611, 0.076721",\
              "0.080681, 0.080681, 0.080681, 0.080681, 0.080791",\
              "0.084421, 0.084421, 0.084421, 0.084421, 0.084531",\
              "0.087941, 0.087941, 0.087941, 0.087941, 0.088051",\
              "0.085521, 0.085521, 0.085521, 0.085521, 0.085631"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.076611, 0.076611, 0.076611, 0.076611, 0.076721",\
              "0.080681, 0.080681, 0.080681, 0.080681, 0.080791",\
              "0.084421, 0.084421, 0.084421, 0.084421, 0.084531",\
              "0.087941, 0.087941, 0.087941, 0.087941, 0.088051",\
              "0.085521, 0.085521, 0.085521, 0.085521, 0.085631"\
               ) ;
            }
        }
    }


    bus ( DB ) {
        bus_type : DB_127_0 ;
        direction : input ;
        max_transition  : 0.2550 ;
        capacitance : 0.001771 ;

        memory_write() {
            address : AB ;
            clocked_on : CLK ;
        }
        pin ( DB[127:0] ) {
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Data pin power */



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0077") ;
            }
            fall_power("scalar") {
                values ("0.0063") ;
            }
        }    


        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010440",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010440",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.010000"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "(!CEBB & !WEBB)" ;
            sdf_cond : "WEB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.126221, 0.122261, 0.118521, 0.114891, 0.111701",\
              "0.130071, 0.126111, 0.122371, 0.118741, 0.115551",\
              "0.133701, 0.129741, 0.126001, 0.122371, 0.119181",\
              "0.137001, 0.133041, 0.129301, 0.125671, 0.122481",\
              "0.134471, 0.130511, 0.126771, 0.123141, 0.119951"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.126221, 0.122261, 0.118521, 0.114891, 0.111701",\
              "0.130071, 0.126111, 0.122371, 0.118741, 0.115551",\
              "0.133701, 0.129741, 0.126001, 0.122371, 0.119181",\
              "0.137001, 0.133041, 0.129301, 0.125671, 0.122481",\
              "0.134471, 0.130511, 0.126771, 0.123141, 0.119951"\
               ) ;
            }
        }
    }




    pin ( WEBB ) {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.001750 ;



        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0026") ;
            }
            fall_power("scalar") {
                values ("0.0030") ;
            }
        }    


 
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010550, 0.027930",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.024520",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.021110",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.018250",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.020450"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.010000, 0.010000, 0.010000, 0.010550, 0.027930",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.024520",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.021110",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.018250",\
              "0.010000, 0.010000, 0.010000, 0.010000, 0.020450"\
               ) ;
            }
        }

        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEBB" ;
            sdf_cond : "CSB" ;

            rise_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.076611, 0.076611, 0.076611, 0.076611, 0.076721",\
              "0.080681, 0.080681, 0.080681, 0.080681, 0.080791",\
              "0.084421, 0.084421, 0.084421, 0.084421, 0.084531",\
              "0.087941, 0.087941, 0.087941, 0.087941, 0.088051",\
              "0.085521, 0.085521, 0.085521, 0.085521, 0.085631"\
               ) ; 
            } 
  
            fall_constraint ( "sig2sram_constraint_template" ) { 
                values ( \
              "0.076611, 0.076611, 0.076611, 0.076611, 0.076721",\
              "0.080681, 0.080681, 0.080681, 0.080681, 0.080791",\
              "0.084421, 0.084421, 0.084421, 0.084421, 0.084531",\
              "0.087941, 0.087941, 0.087941, 0.087941, 0.088051",\
              "0.085521, 0.085521, 0.085521, 0.085521, 0.085631"\
               ) ; 
            } 
        }
    }

    pin ( CEBB ) {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.002688 ;


        internal_power() {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.0094") ;
            }
            fall_power("scalar") {
                values ("0.0173") ;
            }
        }    


   
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075328, 0.079068, 0.083688, 0.090838, 0.109318"\
               ) ;
            }

            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075438, 0.079178, 0.083798, 0.090948, 0.109428",\
              "0.075328, 0.079068, 0.083688, 0.090838, 0.109318"\
               ) ;
            }
        } 
 
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
 
            rise_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.076611, 0.076611, 0.076611, 0.076611, 0.076721",\
              "0.080681, 0.080681, 0.080681, 0.080681, 0.080791",\
              "0.084421, 0.084421, 0.084421, 0.084421, 0.084531",\
              "0.087941, 0.087941, 0.087941, 0.087941, 0.088051",\
              "0.085521, 0.085521, 0.085521, 0.085521, 0.085631"\
               ) ;
            }
 
            fall_constraint ( "sig2sram_constraint_template" ) {
                values ( \
              "0.076611, 0.076611, 0.076611, 0.076611, 0.076721",\
              "0.080681, 0.080681, 0.080681, 0.080681, 0.080791",\
              "0.084421, 0.084421, 0.084421, 0.084421, 0.084531",\
              "0.087941, 0.087941, 0.087941, 0.087941, 0.088051",\
              "0.085521, 0.085521, 0.085521, 0.085521, 0.085631"\
               ) ;
            }
        }
    }   
 


    pin ( CLK )  {
        direction : input ;
        max_transition  : 0.2550 ;
        related_power_pin : VDD ;
        related_ground_pin : VSS ;
        capacitance : 0.011073 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.085360, 0.088990, 0.093830, 0.106250, 0.318750" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.085360, 0.088990, 0.093830, 0.106250, 0.318750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " (!CEBA | !CEBB)" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.684052, 0.684577, 0.687307, 0.691297, 0.731827" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "33.7299" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "36.6909" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "37.8176" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "37.3159" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & !WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "17.9053" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & !CEBB & WEBB)" ;
            rise_power ( "scalar" ) {
                values ( "20.3109" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & !WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "17.2809" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(!CEBA & WEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "18.6334" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }

        internal_power() {
            related_pg_pin : VDD ;
            when : "(CEBA & CEBB)" ;
            rise_power ( "scalar" ) {
                values ( "0.0225" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.0" ) ;
            }
        }



    } /* CLK */





    bus ( QA ) {
        bus_type : QA_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AA ;
        }
        pin ( QA[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.021186, 0.021186, 0.021186, 0.021186, 0.021186" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.015444, 0.015444, 0.015444, 0.015444, 0.015444" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBA & WEBA" ;
            when : "!CEBA & WEBA" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.334124, 0.344618, 0.358080, 0.409490, 0.538174",\
              "0.337834, 0.348328, 0.361790, 0.413200, 0.541884",\
              "0.341544, 0.352038, 0.365500, 0.416910, 0.545594",\
              "0.344830, 0.355324, 0.368786, 0.420196, 0.548880",\
              "0.344724, 0.355218, 0.368680, 0.420090, 0.548774"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.334124, 0.344618, 0.358080, 0.409490, 0.538174",\
              "0.337834, 0.348328, 0.361790, 0.413200, 0.541884",\
              "0.341544, 0.352038, 0.365500, 0.416910, 0.545594",\
              "0.344830, 0.355324, 0.368786, 0.420196, 0.548880",\
              "0.344724, 0.355218, 0.368680, 0.420090, 0.548774"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.231937, 0.238227, 0.245367, 0.272397, 0.339972",\
              "0.234827, 0.241117, 0.248257, 0.275287, 0.342862",\
              "0.237887, 0.244177, 0.251317, 0.278347, 0.345922",\
              "0.240522, 0.246812, 0.253952, 0.280982, 0.348557",\
              "0.239332, 0.245622, 0.252762, 0.279792, 0.347367"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.231937, 0.238227, 0.245367, 0.272397, 0.339972",\
              "0.234827, 0.241117, 0.248257, 0.275287, 0.342862",\
              "0.237887, 0.244177, 0.251317, 0.278347, 0.345922",\
              "0.240522, 0.246812, 0.253952, 0.280982, 0.348557",\
              "0.239332, 0.245622, 0.252762, 0.279792, 0.347367"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.010833, 0.032633, 0.060533, 0.172433, 0.458633" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.010833, 0.032633, 0.060533, 0.172433, 0.458633" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.009000, 0.021700, 0.039100, 0.108300, 0.282300" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.009000, 0.021700, 0.039100, 0.108300, 0.282300" ) ;
            }

        }       



    }

    bus ( QB ) {
        bus_type : QB_127_0 ;
        direction : output ;
        max_capacitance : 0.3580 ;
        memory_read() {
            address : AB ;
        }
        pin ( QB[127:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
/* Output pin power */
            internal_power() {
                related_pg_pin : VDD ;
                rise_power ( sram_power_template ) {
                    values ( "0.021285, 0.021285, 0.021285, 0.021285, 0.021285" ) ;
                }
                fall_power ( sram_power_template ) {
                    values ( "0.015840, 0.015840, 0.015840, 0.015840, 0.015840" ) ;
                }
            }
        }

        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
            sdf_cond : "!CEBB & WEBB" ;
            when     : "!CEBB & WEBB" ;
            cell_rise ( sig2sram_delay_template) {
                values ( \
              "0.678195, 0.688800, 0.701820, 0.752535, 0.878955",\
              "0.682290, 0.692895, 0.705915, 0.756630, 0.883050",\
              "0.685545, 0.696150, 0.709170, 0.759885, 0.886305",\
              "0.689535, 0.700140, 0.713160, 0.763875, 0.890295",\
              "0.687330, 0.697935, 0.710955, 0.761670, 0.888090"\
               ) ;
            } 
            cell_fall ( sig2sram_delay_template) {
                values ( \
              "0.678195, 0.688800, 0.701820, 0.752535, 0.878955",\
              "0.682290, 0.692895, 0.705915, 0.756630, 0.883050",\
              "0.685545, 0.696150, 0.709170, 0.759885, 0.886305",\
              "0.689535, 0.700140, 0.713160, 0.763875, 0.890295",\
              "0.687330, 0.697935, 0.710955, 0.761670, 0.888090"\
               ) ;
            } 
            retaining_rise ( sig2sram_delay_template) {
                values ( \
              "0.514656, 0.520946, 0.528256, 0.555031, 0.622861",\
              "0.517716, 0.524006, 0.531316, 0.558091, 0.625921",\
              "0.520521, 0.526811, 0.534121, 0.560896, 0.628726",\
              "0.523836, 0.530126, 0.537436, 0.564211, 0.632041",\
              "0.521881, 0.528171, 0.535481, 0.562256, 0.630086"\
               ) ;
            } 
            retaining_fall ( sig2sram_delay_template) {
                values ( \
              "0.514656, 0.520946, 0.528256, 0.555031, 0.622861",\
              "0.517716, 0.524006, 0.531316, 0.558091, 0.625921",\
              "0.520521, 0.526811, 0.534121, 0.560896, 0.628726",\
              "0.523836, 0.530126, 0.537436, 0.564211, 0.632041",\
              "0.521881, 0.528171, 0.535481, 0.562256, 0.630086"\
               ) ;
            }
            rise_transition(sram_load_template) {
                values ( "0.010833, 0.032633, 0.060533, 0.172433, 0.458633" ) ;
            }

            fall_transition(sram_load_template) {
                values ( "0.010833, 0.032633, 0.060533, 0.172433, 0.458633" ) ;
            }

            retain_rise_slew(sram_load_template) {
                values ( "0.009000, 0.021700, 0.039100, 0.108300, 0.282300" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.009000, 0.021700, 0.039100, 0.108300, 0.282300" ) ;
            }

        }       

        


    }


  leakage_power () {
    related_pg_pin : VDD;
    value : 11.2495;
  } 


}
}


