// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s (
        ap_clk,
        ap_rst,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
input  [15:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;
input  [15:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;
reg[15:0] ap_return_3;

wire   [13:0] add_ln111_9_fu_46559_p2;
reg   [13:0] add_ln111_9_reg_47241;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [13:0] add_ln111_15_fu_46595_p2;
reg   [13:0] add_ln111_15_reg_47246;
wire   [13:0] add_ln111_29_fu_46681_p2;
reg   [13:0] add_ln111_29_reg_47251;
wire   [13:0] add_ln111_35_fu_46717_p2;
reg   [13:0] add_ln111_35_reg_47256;
wire   [13:0] add_ln111_41_fu_46753_p2;
reg   [13:0] add_ln111_41_reg_47261;
wire   [13:0] add_ln111_44_fu_46765_p2;
reg   [13:0] add_ln111_44_reg_47266;
wire   [13:0] add_ln111_47_fu_46783_p2;
reg   [13:0] add_ln111_47_reg_47271;
wire   [13:0] add_ln111_54_fu_46823_p2;
reg   [13:0] add_ln111_54_reg_47276;
wire   [13:0] add_ln111_61_fu_46859_p2;
reg   [13:0] add_ln111_61_reg_47281;
wire   [13:0] add_ln111_67_fu_46895_p2;
reg   [13:0] add_ln111_67_reg_47286;
wire   [13:0] add_ln111_70_fu_46907_p2;
reg   [13:0] add_ln111_70_reg_47291;
wire   [13:0] add_ln111_73_fu_46925_p2;
reg   [13:0] add_ln111_73_reg_47296;
wire   [13:0] add_ln111_80_fu_46969_p2;
reg   [13:0] add_ln111_80_reg_47301;
wire   [13:0] add_ln111_87_fu_47005_p2;
reg   [13:0] add_ln111_87_reg_47306;
wire   [13:0] add_ln111_93_fu_47041_p2;
reg   [13:0] add_ln111_93_reg_47311;
wire   [13:0] add_ln111_107_fu_47123_p2;
reg   [13:0] add_ln111_107_reg_47316;
wire  signed [15:0] mul_ln73_30_fu_346_p0;
wire  signed [24:0] sext_ln70_20_fu_45458_p1;
wire   [8:0] mul_ln73_30_fu_346_p1;
wire    ap_block_pp0_stage0;
wire  signed [15:0] mul_ln42_57_fu_347_p0;
wire  signed [25:0] sext_ln73_13_fu_45611_p1;
wire   [10:0] mul_ln42_57_fu_347_p1;
wire  signed [6:0] mul_ln73_16_fu_348_p1;
wire  signed [15:0] mul_ln42_49_fu_349_p0;
wire  signed [25:0] sext_ln42_26_fu_45544_p1;
wire  signed [10:0] mul_ln42_49_fu_349_p1;
wire  signed [7:0] mul_ln73_35_fu_350_p1;
wire  signed [15:0] mul_ln42_21_fu_351_p0;
wire  signed [25:0] sext_ln70_11_fu_45028_p1;
wire   [10:0] mul_ln42_21_fu_351_p1;
wire  signed [15:0] mul_ln73_3_fu_352_p0;
wire  signed [25:0] sext_ln70_2_fu_44828_p1;
wire   [9:0] mul_ln73_3_fu_352_p1;
wire  signed [15:0] mul_ln42_4_fu_353_p0;
wire  signed [25:0] sext_ln42_1_fu_44845_p1;
wire   [12:0] mul_ln42_4_fu_353_p1;
wire  signed [15:0] mul_ln73_29_fu_354_p0;
wire   [8:0] mul_ln73_29_fu_354_p1;
wire  signed [6:0] mul_ln73_31_fu_355_p1;
wire  signed [15:0] mul_ln42_10_fu_356_p0;
wire  signed [25:0] sext_ln42_3_fu_44882_p1;
wire  signed [11:0] mul_ln42_10_fu_356_p1;
wire  signed [15:0] mul_ln73_15_fu_357_p0;
wire  signed [9:0] mul_ln73_15_fu_357_p1;
wire   [6:0] mul_ln73_14_fu_359_p1;
wire  signed [15:0] mul_ln42_50_fu_360_p0;
wire  signed [10:0] mul_ln42_50_fu_360_p1;
wire  signed [15:0] mul_ln73_22_fu_361_p0;
wire  signed [25:0] sext_ln42_15_fu_45197_p1;
wire  signed [9:0] mul_ln73_22_fu_361_p1;
wire  signed [15:0] mul_ln42_41_fu_362_p0;
wire  signed [25:0] sext_ln73_10_fu_45464_p1;
wire  signed [11:0] mul_ln42_41_fu_362_p1;
wire  signed [15:0] mul_ln42_17_fu_363_p0;
wire  signed [25:0] sext_ln42_9_fu_44993_p1;
wire   [11:0] mul_ln42_17_fu_363_p1;
wire  signed [15:0] mul_ln42_58_fu_364_p0;
wire  signed [25:0] sext_ln42_28_fu_45623_p1;
wire  signed [11:0] mul_ln42_58_fu_364_p1;
wire  signed [15:0] mul_ln42_9_fu_365_p0;
wire  signed [25:0] sext_ln70_4_fu_44870_p1;
wire   [10:0] mul_ln42_9_fu_365_p1;
wire  signed [15:0] mul_ln73_25_fu_366_p0;
wire  signed [25:0] sext_ln70_15_fu_45313_p1;
wire   [9:0] mul_ln73_25_fu_366_p1;
wire  signed [15:0] mul_ln73_11_fu_367_p0;
wire  signed [25:0] sext_ln42_7_fu_44951_p1;
wire  signed [9:0] mul_ln73_11_fu_367_p1;
wire  signed [15:0] mul_ln42_23_fu_368_p0;
wire  signed [25:0] sext_ln42_13_fu_45124_p1;
wire   [11:0] mul_ln42_23_fu_368_p1;
wire  signed [15:0] mul_ln42_36_fu_369_p0;
wire  signed [25:0] sext_ln73_7_fu_45343_p1;
wire   [11:0] mul_ln42_36_fu_369_p1;
wire  signed [15:0] mul_ln42_22_fu_370_p0;
wire  signed [25:0] sext_ln70_12_fu_45053_p1;
wire  signed [10:0] mul_ln42_22_fu_370_p1;
wire  signed [15:0] mul_ln42_48_fu_372_p0;
wire  signed [25:0] sext_ln42_25_fu_45532_p1;
wire  signed [10:0] mul_ln42_48_fu_372_p1;
wire  signed [15:0] mul_ln42_44_fu_373_p0;
wire  signed [25:0] sext_ln70_21_fu_45502_p1;
wire  signed [10:0] mul_ln42_44_fu_373_p1;
wire  signed [15:0] mul_ln73_18_fu_374_p0;
wire   [9:0] mul_ln73_18_fu_374_p1;
wire  signed [15:0] mul_ln42_55_fu_375_p0;
wire   [11:0] mul_ln42_55_fu_375_p1;
wire  signed [15:0] mul_ln42_59_fu_376_p0;
wire  signed [11:0] mul_ln42_59_fu_376_p1;
wire  signed [15:0] mul_ln42_53_fu_377_p0;
wire  signed [25:0] sext_ln70_23_fu_45556_p1;
wire   [10:0] mul_ln42_53_fu_377_p1;
wire  signed [15:0] mul_ln42_34_fu_378_p0;
wire  signed [10:0] mul_ln42_34_fu_378_p1;
wire  signed [15:0] mul_ln73_9_fu_379_p0;
wire  signed [25:0] sext_ln42_4_fu_44903_p1;
wire   [9:0] mul_ln73_9_fu_379_p1;
wire   [8:0] mul_ln73_28_fu_380_p1;
wire  signed [15:0] mul_ln42_19_fu_381_p0;
wire   [11:0] mul_ln42_19_fu_381_p1;
wire  signed [15:0] mul_ln42_30_fu_382_p0;
wire  signed [25:0] sext_ln42_17_fu_45258_p1;
wire   [11:0] mul_ln42_30_fu_382_p1;
wire  signed [15:0] mul_ln73_34_fu_383_p0;
wire  signed [9:0] mul_ln73_34_fu_383_p1;
wire  signed [5:0] mul_ln73_27_fu_384_p1;
wire   [8:0] mul_ln73_8_fu_385_p1;
wire  signed [15:0] mul_ln42_18_fu_387_p0;
wire   [10:0] mul_ln42_18_fu_387_p1;
wire  signed [15:0] mul_ln42_8_fu_388_p0;
wire  signed [11:0] mul_ln42_8_fu_388_p1;
wire  signed [15:0] mul_ln73_19_fu_389_p0;
wire  signed [25:0] sext_ln42_14_fu_45136_p1;
wire  signed [9:0] mul_ln73_19_fu_389_p1;
wire  signed [15:0] mul_ln42_14_fu_390_p0;
wire  signed [12:0] mul_ln42_14_fu_390_p1;
wire  signed [15:0] mul_ln42_52_fu_391_p0;
wire  signed [10:0] mul_ln42_52_fu_391_p1;
wire  signed [15:0] mul_ln73_26_fu_392_p0;
wire  signed [25:0] sext_ln70_17_fu_45355_p1;
wire   [9:0] mul_ln73_26_fu_392_p1;
wire  signed [15:0] mul_ln42_42_fu_393_p0;
wire   [11:0] mul_ln42_42_fu_393_p1;
wire  signed [8:0] mul_ln73_13_fu_394_p1;
wire  signed [15:0] mul_ln42_33_fu_395_p0;
wire  signed [10:0] mul_ln42_33_fu_395_p1;
wire  signed [15:0] mul_ln42_6_fu_396_p0;
wire  signed [11:0] mul_ln42_6_fu_396_p1;
wire  signed [15:0] mul_ln42_62_fu_397_p0;
wire  signed [25:0] sext_ln42_30_fu_45658_p1;
wire  signed [10:0] mul_ln42_62_fu_397_p1;
wire  signed [15:0] mul_ln42_25_fu_398_p0;
wire   [10:0] mul_ln42_25_fu_398_p1;
wire  signed [15:0] mul_ln73_7_fu_399_p0;
wire   [9:0] mul_ln73_7_fu_399_p1;
wire  signed [15:0] mul_ln42_56_fu_400_p0;
wire  signed [11:0] mul_ln42_56_fu_400_p1;
wire  signed [15:0] mul_ln42_2_fu_401_p0;
wire  signed [10:0] mul_ln42_2_fu_401_p1;
wire  signed [15:0] mul_ln42_27_fu_402_p0;
wire   [10:0] mul_ln42_27_fu_402_p1;
wire  signed [15:0] mul_ln42_32_fu_403_p0;
wire   [10:0] mul_ln42_32_fu_403_p1;
wire  signed [15:0] mul_ln42_45_fu_404_p0;
wire  signed [10:0] mul_ln42_45_fu_404_p1;
wire   [11:0] mul_ln42_40_fu_405_p1;
wire  signed [15:0] mul_ln42_20_fu_406_p0;
wire   [10:0] mul_ln42_20_fu_406_p1;
wire  signed [15:0] mul_ln42_16_fu_407_p0;
wire  signed [25:0] sext_ln70_8_fu_44968_p1;
wire   [11:0] mul_ln42_16_fu_407_p1;
wire  signed [15:0] mul_ln42_24_fu_408_p0;
wire  signed [11:0] mul_ln42_24_fu_408_p1;
wire  signed [8:0] mul_ln73_17_fu_409_p1;
wire  signed [15:0] mul_ln73_6_fu_411_p0;
wire  signed [9:0] mul_ln73_6_fu_411_p1;
wire  signed [15:0] mul_ln42_15_fu_413_p0;
wire   [11:0] mul_ln42_15_fu_413_p1;
wire  signed [15:0] mul_ln42_37_fu_414_p0;
wire   [10:0] mul_ln42_37_fu_414_p1;
wire  signed [15:0] mul_ln73_33_fu_415_p0;
wire   [9:0] mul_ln73_33_fu_415_p1;
wire  signed [15:0] mul_ln42_5_fu_416_p0;
wire   [10:0] mul_ln42_5_fu_416_p1;
wire  signed [15:0] mul_ln73_12_fu_417_p0;
wire  signed [9:0] mul_ln73_12_fu_417_p1;
wire  signed [15:0] mul_ln73_21_fu_418_p0;
wire  signed [9:0] mul_ln73_21_fu_418_p1;
wire  signed [15:0] mul_ln42_47_fu_419_p0;
wire   [11:0] mul_ln42_47_fu_419_p1;
wire  signed [15:0] mul_ln42_11_fu_420_p0;
wire  signed [11:0] mul_ln42_11_fu_420_p1;
wire  signed [15:0] mul_ln42_54_fu_422_p0;
wire  signed [10:0] mul_ln42_54_fu_422_p1;
wire  signed [15:0] mul_ln42_1_fu_423_p0;
wire  signed [25:0] sext_ln70_1_fu_44803_p1;
wire  signed [11:0] mul_ln42_1_fu_423_p1;
wire  signed [15:0] mul_ln73_23_fu_424_p0;
wire  signed [9:0] mul_ln73_23_fu_424_p1;
wire  signed [7:0] mul_ln73_10_fu_426_p1;
wire  signed [15:0] mul_ln42_fu_427_p0;
wire  signed [11:0] mul_ln42_fu_427_p1;
wire  signed [15:0] mul_ln42_35_fu_428_p0;
wire   [11:0] mul_ln42_35_fu_428_p1;
wire  signed [15:0] mul_ln42_46_fu_429_p0;
wire   [10:0] mul_ln42_46_fu_429_p1;
wire  signed [15:0] mul_ln42_60_fu_430_p0;
wire   [12:0] mul_ln42_60_fu_430_p1;
wire  signed [15:0] mul_ln73_fu_431_p0;
wire   [9:0] mul_ln73_fu_431_p1;
wire  signed [15:0] mul_ln73_5_fu_432_p0;
wire  signed [9:0] mul_ln73_5_fu_432_p1;
wire  signed [15:0] mul_ln42_51_fu_433_p0;
wire   [11:0] mul_ln42_51_fu_433_p1;
wire  signed [15:0] mul_ln42_43_fu_434_p0;
wire  signed [10:0] mul_ln42_43_fu_434_p1;
wire  signed [15:0] mul_ln73_20_fu_435_p0;
wire  signed [9:0] mul_ln73_20_fu_435_p1;
wire  signed [15:0] mul_ln42_3_fu_436_p0;
wire  signed [10:0] mul_ln42_3_fu_436_p1;
wire  signed [7:0] mul_ln73_24_fu_437_p1;
wire  signed [15:0] mul_ln42_61_fu_438_p0;
wire  signed [12:0] mul_ln42_61_fu_438_p1;
wire  signed [15:0] mul_ln42_29_fu_439_p0;
wire  signed [10:0] mul_ln42_29_fu_439_p1;
wire  signed [15:0] mul_ln42_26_fu_440_p0;
wire   [12:0] mul_ln42_26_fu_440_p1;
wire  signed [15:0] mul_ln42_13_fu_441_p0;
wire  signed [11:0] mul_ln42_13_fu_441_p1;
wire  signed [8:0] mul_ln73_36_fu_442_p1;
wire  signed [15:0] mul_ln42_7_fu_443_p0;
wire   [10:0] mul_ln42_7_fu_443_p1;
wire  signed [15:0] mul_ln73_32_fu_444_p0;
wire  signed [9:0] mul_ln73_32_fu_444_p1;
wire  signed [15:0] mul_ln42_63_fu_445_p0;
wire   [10:0] mul_ln42_63_fu_445_p1;
wire  signed [15:0] mul_ln73_2_fu_446_p0;
wire   [9:0] mul_ln73_2_fu_446_p1;
wire  signed [15:0] mul_ln42_28_fu_447_p0;
wire  signed [11:0] mul_ln42_28_fu_447_p1;
wire  signed [8:0] mul_ln73_1_fu_448_p1;
wire  signed [15:0] mul_ln42_39_fu_449_p0;
wire   [11:0] mul_ln42_39_fu_449_p1;
wire   [8:0] mul_ln73_4_fu_450_p1;
wire  signed [15:0] mul_ln42_12_fu_451_p0;
wire  signed [10:0] mul_ln42_12_fu_451_p1;
wire  signed [15:0] mul_ln42_38_fu_452_p0;
wire  signed [12:0] mul_ln42_38_fu_452_p1;
wire  signed [15:0] mul_ln42_31_fu_453_p0;
wire   [10:0] mul_ln42_31_fu_453_p1;
wire  signed [15:0] sext_ln70_1_fu_44803_p0;
wire   [24:0] mul_ln73_1_fu_448_p2;
wire   [12:0] trunc_ln42_1_fu_44810_p4;
wire  signed [15:0] sext_ln42_1_fu_44845_p0;
wire   [24:0] mul_ln73_4_fu_450_p2;
wire   [12:0] trunc_ln42_2_fu_44852_p4;
wire  signed [15:0] sext_ln42_3_fu_44882_p0;
wire  signed [15:0] trunc_ln_fu_44889_p1;
wire  signed [15:0] sext_ln42_4_fu_44903_p0;
wire   [24:0] mul_ln73_8_fu_385_p2;
wire   [12:0] trunc_ln42_3_fu_44919_p4;
wire   [23:0] mul_ln73_10_fu_426_p2;
wire   [11:0] trunc_ln42_4_fu_44933_p4;
wire  signed [15:0] sext_ln70_8_fu_44968_p0;
wire   [24:0] mul_ln73_13_fu_394_p2;
wire   [12:0] trunc_ln42_5_fu_44975_p4;
wire  signed [15:0] sext_ln42_9_fu_44993_p0;
wire   [22:0] mul_ln73_14_fu_359_p2;
wire   [10:0] trunc_ln42_6_fu_45005_p4;
wire  signed [15:0] sext_ln70_11_fu_45028_p0;
wire   [22:0] mul_ln73_16_fu_348_p2;
wire   [10:0] trunc_ln42_7_fu_45035_p4;
wire  signed [15:0] sext_ln70_12_fu_45053_p0;
wire  signed [15:0] sext_ln70_13_fu_45059_p0;
wire   [24:0] mul_ln73_17_fu_409_p2;
wire   [12:0] trunc_ln42_8_fu_45068_p4;
wire  signed [15:0] shl_ln_fu_45082_p1;
wire   [21:0] shl_ln_fu_45082_p3;
wire  signed [22:0] sext_ln73_fu_45090_p1;
wire   [22:0] sub_ln73_fu_45094_p2;
wire  signed [22:0] sext_ln70_13_fu_45059_p1;
wire   [22:0] sub_ln73_1_fu_45100_p2;
wire   [10:0] trunc_ln42_9_fu_45106_p4;
wire  signed [15:0] sext_ln42_14_fu_45136_p0;
wire  signed [15:0] shl_ln73_1_fu_45143_p1;
wire   [22:0] shl_ln73_1_fu_45143_p3;
wire  signed [23:0] sext_ln73_1_fu_45151_p1;
wire  signed [15:0] shl_ln73_2_fu_45161_p1;
wire   [19:0] shl_ln73_2_fu_45161_p3;
wire   [23:0] sub_ln73_2_fu_45155_p2;
wire  signed [23:0] sext_ln73_2_fu_45169_p1;
wire   [23:0] sub_ln73_3_fu_45173_p2;
wire   [11:0] trunc_ln42_s_fu_45179_p4;
wire  signed [15:0] sext_ln42_15_fu_45197_p0;
wire  signed [15:0] shl_ln73_3_fu_45204_p1;
wire   [23:0] shl_ln73_3_fu_45204_p3;
wire  signed [24:0] sext_ln73_3_fu_45212_p1;
wire  signed [15:0] shl_ln73_4_fu_45222_p1;
wire   [16:0] shl_ln73_4_fu_45222_p3;
wire   [24:0] sub_ln73_4_fu_45216_p2;
wire  signed [24:0] sext_ln73_4_fu_45230_p1;
wire   [24:0] sub_ln73_5_fu_45234_p2;
wire   [12:0] trunc_ln42_10_fu_45240_p4;
wire  signed [15:0] sext_ln42_17_fu_45258_p0;
wire  signed [15:0] shl_ln73_5_fu_45265_p1;
wire   [23:0] shl_ln73_5_fu_45265_p3;
wire  signed [15:0] shl_ln73_6_fu_45277_p1;
wire   [16:0] shl_ln73_6_fu_45277_p3;
wire  signed [24:0] sext_ln73_5_fu_45273_p1;
wire  signed [24:0] sext_ln73_6_fu_45285_p1;
wire   [24:0] sub_ln73_6_fu_45289_p2;
wire   [12:0] trunc_ln42_11_fu_45295_p4;
wire  signed [15:0] sext_ln70_15_fu_45313_p0;
wire   [23:0] mul_ln73_24_fu_437_p2;
wire   [11:0] trunc_ln42_12_fu_45325_p4;
wire   [21:0] mul_ln73_27_fu_384_p2;
wire   [9:0] trunc_ln42_13_fu_45382_p4;
wire   [24:0] mul_ln73_28_fu_380_p2;
wire   [12:0] trunc_ln42_14_fu_45396_p4;
wire  signed [15:0] shl_ln73_7_fu_45410_p1;
wire   [23:0] shl_ln73_7_fu_45410_p3;
wire  signed [15:0] shl_ln73_8_fu_45422_p1;
wire   [18:0] shl_ln73_8_fu_45422_p3;
wire  signed [24:0] sext_ln73_9_fu_45430_p1;
wire  signed [24:0] sext_ln73_8_fu_45418_p1;
wire   [24:0] sub_ln73_7_fu_45434_p2;
wire   [12:0] trunc_ln42_15_fu_45440_p4;
wire  signed [15:0] sext_ln70_20_fu_45458_p0;
wire  signed [15:0] sext_ln73_10_fu_45464_p0;
wire   [24:0] mul_ln73_29_fu_354_p2;
wire   [12:0] trunc_ln42_16_fu_45470_p4;
wire   [24:0] mul_ln73_30_fu_346_p2;
wire   [12:0] trunc_ln42_17_fu_45484_p4;
wire  signed [15:0] sext_ln70_21_fu_45502_p0;
wire   [22:0] mul_ln73_31_fu_355_p2;
wire   [10:0] trunc_ln42_18_fu_45514_p4;
wire  signed [15:0] sext_ln70_23_fu_45556_p0;
wire  signed [15:0] shl_ln73_9_fu_45563_p1;
wire   [20:0] shl_ln73_9_fu_45563_p3;
wire  signed [15:0] shl_ln73_s_fu_45575_p1;
wire   [18:0] shl_ln73_s_fu_45575_p3;
wire  signed [21:0] sext_ln73_11_fu_45571_p1;
wire  signed [21:0] sext_ln73_12_fu_45583_p1;
wire   [21:0] add_ln73_fu_45587_p2;
wire   [9:0] trunc_ln42_19_fu_45593_p4;
wire  signed [15:0] sext_ln42_28_fu_45623_p0;
wire   [23:0] mul_ln73_35_fu_350_p2;
wire   [11:0] trunc_ln42_20_fu_45635_p4;
wire  signed [15:0] sext_ln42_30_fu_45658_p0;
wire   [24:0] mul_ln73_36_fu_442_p2;
wire   [12:0] trunc_ln42_21_fu_45665_p4;
wire   [25:0] mul_ln73_fu_431_p2;
wire   [25:0] mul_ln42_2_fu_401_p2;
wire   [25:0] mul_ln42_4_fu_353_p2;
wire   [25:0] mul_ln42_7_fu_443_p2;
wire   [25:0] mul_ln73_6_fu_411_p2;
wire   [25:0] mul_ln73_11_fu_367_p2;
wire   [25:0] mul_ln73_12_fu_417_p2;
wire   [25:0] mul_ln42_17_fu_363_p2;
wire   [25:0] mul_ln73_15_fu_357_p2;
wire   [25:0] mul_ln42_22_fu_370_p2;
wire   [25:0] mul_ln42_23_fu_368_p2;
wire   [25:0] mul_ln73_19_fu_389_p2;
wire   [25:0] mul_ln73_21_fu_418_p2;
wire   [25:0] mul_ln42_33_fu_395_p2;
wire   [25:0] mul_ln42_37_fu_414_p2;
wire   [25:0] mul_ln42_41_fu_362_p2;
wire   [25:0] mul_ln42_43_fu_434_p2;
wire   [25:0] mul_ln42_45_fu_404_p2;
wire   [25:0] mul_ln42_49_fu_349_p2;
wire   [25:0] mul_ln42_54_fu_422_p2;
wire   [25:0] mul_ln42_61_fu_438_p2;
wire   [25:0] mul_ln42_fu_427_p2;
wire   [25:0] mul_ln73_2_fu_446_p2;
wire   [25:0] mul_ln42_5_fu_416_p2;
wire   [25:0] mul_ln42_8_fu_388_p2;
wire   [25:0] mul_ln73_9_fu_379_p2;
wire   [25:0] mul_ln42_12_fu_451_p2;
wire   [25:0] mul_ln42_24_fu_408_p2;
wire   [25:0] mul_ln42_27_fu_402_p2;
wire   [25:0] mul_ln73_23_fu_424_p2;
wire   [25:0] mul_ln42_31_fu_453_p2;
wire   [25:0] mul_ln42_34_fu_378_p2;
wire   [25:0] mul_ln42_38_fu_452_p2;
wire   [25:0] mul_ln42_44_fu_373_p2;
wire   [25:0] mul_ln42_46_fu_429_p2;
wire   [25:0] mul_ln73_33_fu_415_p2;
wire   [25:0] mul_ln42_52_fu_391_p2;
wire   [25:0] mul_ln42_55_fu_375_p2;
wire   [25:0] mul_ln42_58_fu_364_p2;
wire   [25:0] mul_ln42_1_fu_423_p2;
wire   [25:0] mul_ln42_3_fu_436_p2;
wire   [25:0] mul_ln42_6_fu_396_p2;
wire   [25:0] mul_ln73_5_fu_432_p2;
wire   [25:0] mul_ln42_10_fu_356_p2;
wire   [25:0] mul_ln42_13_fu_441_p2;
wire   [25:0] mul_ln42_15_fu_413_p2;
wire   [25:0] mul_ln42_18_fu_387_p2;
wire   [25:0] mul_ln42_20_fu_406_p2;
wire   [25:0] mul_ln42_25_fu_398_p2;
wire   [25:0] mul_ln73_20_fu_435_p2;
wire   [25:0] mul_ln73_22_fu_361_p2;
wire   [25:0] mul_ln42_29_fu_439_p2;
wire   [25:0] mul_ln73_25_fu_366_p2;
wire   [25:0] mul_ln42_35_fu_428_p2;
wire   [25:0] mul_ln42_39_fu_449_p2;
wire   [25:0] mul_ln42_40_fu_405_p2;
wire   [25:0] mul_ln42_42_fu_393_p2;
wire   [25:0] mul_ln42_47_fu_419_p2;
wire   [25:0] mul_ln42_50_fu_360_p2;
wire   [25:0] mul_ln73_34_fu_383_p2;
wire   [25:0] mul_ln42_56_fu_400_p2;
wire   [25:0] mul_ln42_59_fu_376_p2;
wire   [25:0] mul_ln42_62_fu_397_p2;
wire   [25:0] mul_ln73_3_fu_352_p2;
wire   [25:0] mul_ln42_9_fu_365_p2;
wire   [25:0] mul_ln73_7_fu_399_p2;
wire   [25:0] mul_ln42_11_fu_420_p2;
wire   [25:0] mul_ln42_14_fu_390_p2;
wire   [25:0] mul_ln42_16_fu_407_p2;
wire   [25:0] mul_ln42_19_fu_381_p2;
wire   [25:0] mul_ln42_21_fu_351_p2;
wire   [25:0] mul_ln73_18_fu_374_p2;
wire   [25:0] mul_ln42_26_fu_440_p2;
wire   [25:0] mul_ln42_28_fu_447_p2;
wire   [25:0] mul_ln42_30_fu_382_p2;
wire   [25:0] mul_ln42_32_fu_403_p2;
wire   [25:0] mul_ln42_36_fu_369_p2;
wire   [25:0] mul_ln73_26_fu_392_p2;
wire   [25:0] mul_ln73_32_fu_444_p2;
wire   [25:0] mul_ln42_48_fu_372_p2;
wire   [25:0] mul_ln42_51_fu_433_p2;
wire   [25:0] mul_ln42_53_fu_377_p2;
wire   [25:0] mul_ln42_57_fu_347_p2;
wire   [25:0] mul_ln42_60_fu_430_p2;
wire   [25:0] mul_ln42_63_fu_445_p2;
wire   [13:0] trunc_ln58_1_fu_45689_p4;
wire   [13:0] trunc_ln58_2_fu_45699_p4;
wire   [13:0] add_ln111_4_fu_46529_p2;
wire   [13:0] trunc_ln3_fu_45679_p4;
wire   [13:0] trunc_ln58_3_fu_45709_p4;
wire   [13:0] trunc_ln58_4_fu_45719_p4;
wire   [13:0] trunc_ln58_5_fu_45729_p4;
wire   [13:0] trunc_ln58_6_fu_45739_p4;
wire   [13:0] add_ln111_7_fu_46547_p2;
wire   [13:0] add_ln111_6_fu_46541_p2;
wire   [13:0] add_ln111_8_fu_46553_p2;
wire   [13:0] add_ln111_5_fu_46535_p2;
wire   [13:0] trunc_ln58_8_fu_45759_p4;
wire   [13:0] trunc_ln58_9_fu_45769_p4;
wire   [13:0] add_ln111_10_fu_46565_p2;
wire   [13:0] trunc_ln58_7_fu_45749_p4;
wire   [13:0] trunc_ln58_s_fu_45779_p4;
wire   [13:0] trunc_ln58_10_fu_45789_p4;
wire   [13:0] trunc_ln58_11_fu_45799_p4;
wire   [13:0] trunc_ln58_12_fu_45809_p4;
wire   [13:0] add_ln111_13_fu_46583_p2;
wire   [13:0] add_ln111_12_fu_46577_p2;
wire   [13:0] add_ln111_14_fu_46589_p2;
wire   [13:0] add_ln111_11_fu_46571_p2;
wire   [13:0] trunc_ln58_14_fu_45829_p4;
wire   [13:0] trunc_ln58_15_fu_45839_p4;
wire   [13:0] add_ln111_17_fu_46601_p2;
wire   [13:0] trunc_ln58_13_fu_45819_p4;
wire   [13:0] trunc_ln58_16_fu_45849_p4;
wire   [13:0] trunc_ln58_17_fu_45859_p4;
wire   [13:0] trunc_ln58_18_fu_45869_p4;
wire   [13:0] trunc_ln58_19_fu_45879_p4;
wire   [13:0] add_ln111_20_fu_46619_p2;
wire   [13:0] add_ln111_19_fu_46613_p2;
wire   [13:0] add_ln111_21_fu_46625_p2;
wire   [13:0] add_ln111_18_fu_46607_p2;
wire  signed [13:0] sext_ln42_18_fu_45305_p1;
wire  signed [13:0] sext_ln42_19_fu_45335_p1;
wire   [13:0] add_ln111_23_fu_46637_p2;
wire  signed [13:0] sext_ln42_5_fu_44929_p1;
wire  signed [12:0] sext_ln42_29_fu_45645_p1;
wire  signed [12:0] sext_ln73_15_fu_45392_p1;
wire  signed [10:0] sext_ln42_27_fu_45603_p1;
wire   [10:0] add_ln111_26_fu_46655_p2;
wire  signed [12:0] sext_ln111_fu_46661_p1;
wire   [12:0] add_ln111_25_fu_46649_p2;
wire   [12:0] add_ln111_27_fu_46665_p2;
wire  signed [13:0] sext_ln111_1_fu_46671_p1;
wire   [13:0] add_ln111_24_fu_46643_p2;
wire   [13:0] add_ln111_28_fu_46675_p2;
wire   [13:0] add_ln111_22_fu_46631_p2;
wire   [13:0] trunc_ln58_21_fu_45899_p4;
wire   [13:0] trunc_ln58_22_fu_45909_p4;
wire   [13:0] add_ln111_30_fu_46687_p2;
wire   [13:0] trunc_ln58_20_fu_45889_p4;
wire   [13:0] trunc_ln58_23_fu_45919_p4;
wire   [13:0] trunc_ln_fu_44889_p4;
wire   [13:0] trunc_ln58_24_fu_45929_p4;
wire   [13:0] trunc_ln58_25_fu_45939_p4;
wire   [13:0] add_ln111_33_fu_46705_p2;
wire   [13:0] add_ln111_32_fu_46699_p2;
wire   [13:0] add_ln111_34_fu_46711_p2;
wire   [13:0] add_ln111_31_fu_46693_p2;
wire   [13:0] trunc_ln58_27_fu_45959_p4;
wire   [13:0] trunc_ln58_28_fu_45969_p4;
wire   [13:0] add_ln111_36_fu_46723_p2;
wire   [13:0] trunc_ln58_26_fu_45949_p4;
wire   [13:0] trunc_ln58_29_fu_45979_p4;
wire   [13:0] trunc_ln58_30_fu_45989_p4;
wire   [13:0] trunc_ln58_31_fu_45999_p4;
wire   [13:0] trunc_ln58_32_fu_46009_p4;
wire   [13:0] add_ln111_39_fu_46741_p2;
wire   [13:0] add_ln111_38_fu_46735_p2;
wire   [13:0] add_ln111_40_fu_46747_p2;
wire   [13:0] add_ln111_37_fu_46729_p2;
wire   [13:0] trunc_ln58_34_fu_46029_p4;
wire   [13:0] trunc_ln58_35_fu_46039_p4;
wire   [13:0] add_ln111_43_fu_46759_p2;
wire   [13:0] trunc_ln58_33_fu_46019_p4;
wire   [13:0] trunc_ln58_36_fu_46049_p4;
wire   [13:0] trunc_ln58_37_fu_46059_p4;
wire  signed [13:0] sext_ln42_8_fu_44985_p1;
wire  signed [13:0] sext_ln42_12_fu_45078_p1;
wire   [13:0] add_ln111_46_fu_46777_p2;
wire   [13:0] add_ln111_45_fu_46771_p2;
wire  signed [13:0] sext_ln42_21_fu_45406_p1;
wire  signed [13:0] sext_ln42_23_fu_45480_p1;
wire   [13:0] add_ln111_49_fu_46789_p2;
wire  signed [13:0] sext_ln42_16_fu_45250_p1;
wire  signed [13:0] sext_ln42_31_fu_45675_p1;
wire  signed [13:0] sext_ln42_10_fu_45015_p1;
wire  signed [11:0] sext_ln42_11_fu_45045_p1;
wire   [11:0] add_ln111_52_fu_46807_p2;
wire  signed [13:0] sext_ln111_2_fu_46813_p1;
wire   [13:0] add_ln111_51_fu_46801_p2;
wire   [13:0] add_ln111_53_fu_46817_p2;
wire   [13:0] add_ln111_50_fu_46795_p2;
wire   [13:0] trunc_ln58_39_fu_46079_p4;
wire   [13:0] trunc_ln58_40_fu_46089_p4;
wire   [13:0] add_ln111_56_fu_46829_p2;
wire   [13:0] trunc_ln58_38_fu_46069_p4;
wire   [13:0] trunc_ln58_41_fu_46099_p4;
wire   [13:0] trunc_ln58_42_fu_46109_p4;
wire   [13:0] trunc_ln58_43_fu_46119_p4;
wire   [13:0] trunc_ln58_44_fu_46129_p4;
wire   [13:0] add_ln111_59_fu_46847_p2;
wire   [13:0] add_ln111_58_fu_46841_p2;
wire   [13:0] add_ln111_60_fu_46853_p2;
wire   [13:0] add_ln111_57_fu_46835_p2;
wire   [13:0] trunc_ln58_46_fu_46149_p4;
wire   [13:0] trunc_ln58_47_fu_46159_p4;
wire   [13:0] add_ln111_62_fu_46865_p2;
wire   [13:0] trunc_ln58_45_fu_46139_p4;
wire   [13:0] trunc_ln58_48_fu_46169_p4;
wire   [13:0] trunc_ln58_49_fu_46179_p4;
wire   [13:0] trunc_ln58_50_fu_46189_p4;
wire   [13:0] trunc_ln58_51_fu_46199_p4;
wire   [13:0] add_ln111_65_fu_46883_p2;
wire   [13:0] add_ln111_64_fu_46877_p2;
wire   [13:0] add_ln111_66_fu_46889_p2;
wire   [13:0] add_ln111_63_fu_46871_p2;
wire   [13:0] trunc_ln58_53_fu_46219_p4;
wire   [13:0] trunc_ln58_54_fu_46229_p4;
wire   [13:0] add_ln111_69_fu_46901_p2;
wire   [13:0] trunc_ln58_52_fu_46209_p4;
wire   [13:0] trunc_ln58_55_fu_46239_p4;
wire   [13:0] trunc_ln58_56_fu_46249_p4;
wire   [13:0] trunc_ln58_57_fu_46259_p4;
wire   [13:0] trunc_ln58_58_fu_46269_p4;
wire   [13:0] add_ln111_72_fu_46919_p2;
wire   [13:0] add_ln111_71_fu_46913_p2;
wire   [13:0] trunc_ln58_60_fu_46289_p4;
wire   [13:0] trunc_ln58_61_fu_46299_p4;
wire   [13:0] add_ln111_75_fu_46931_p2;
wire   [13:0] trunc_ln58_59_fu_46279_p4;
wire  signed [12:0] sext_ln42_6_fu_44943_p1;
wire  signed [12:0] sext_ln73_14_fu_45116_p1;
wire   [12:0] add_ln111_77_fu_46943_p2;
wire  signed [11:0] sext_ln73_16_fu_45524_p1;
wire   [11:0] add_ln111_78_fu_46953_p2;
wire  signed [13:0] sext_ln111_4_fu_46959_p1;
wire  signed [13:0] sext_ln111_3_fu_46949_p1;
wire   [13:0] add_ln111_79_fu_46963_p2;
wire   [13:0] add_ln111_76_fu_46937_p2;
wire   [13:0] trunc_ln58_63_fu_46319_p4;
wire   [13:0] trunc_ln58_64_fu_46329_p4;
wire   [13:0] add_ln111_82_fu_46975_p2;
wire   [13:0] trunc_ln58_62_fu_46309_p4;
wire   [13:0] trunc_ln58_65_fu_46339_p4;
wire   [13:0] trunc_ln58_66_fu_46349_p4;
wire   [13:0] trunc_ln58_67_fu_46359_p4;
wire   [13:0] trunc_ln58_68_fu_46369_p4;
wire   [13:0] add_ln111_85_fu_46993_p2;
wire   [13:0] add_ln111_84_fu_46987_p2;
wire   [13:0] add_ln111_86_fu_46999_p2;
wire   [13:0] add_ln111_83_fu_46981_p2;
wire   [13:0] trunc_ln58_70_fu_46389_p4;
wire   [13:0] trunc_ln58_71_fu_46399_p4;
wire   [13:0] add_ln111_88_fu_47011_p2;
wire   [13:0] trunc_ln58_69_fu_46379_p4;
wire   [13:0] trunc_ln58_72_fu_46409_p4;
wire   [13:0] trunc_ln58_73_fu_46419_p4;
wire   [13:0] trunc_ln58_74_fu_46429_p4;
wire   [13:0] trunc_ln58_75_fu_46439_p4;
wire   [13:0] add_ln111_91_fu_47029_p2;
wire   [13:0] add_ln111_90_fu_47023_p2;
wire   [13:0] add_ln111_92_fu_47035_p2;
wire   [13:0] add_ln111_89_fu_47017_p2;
wire   [13:0] trunc_ln58_77_fu_46459_p4;
wire   [13:0] trunc_ln58_78_fu_46469_p4;
wire   [13:0] add_ln111_95_fu_47047_p2;
wire   [13:0] trunc_ln58_76_fu_46449_p4;
wire   [13:0] trunc_ln58_79_fu_46479_p4;
wire   [13:0] trunc_ln58_80_fu_46489_p4;
wire   [13:0] trunc_ln58_81_fu_46499_p4;
wire   [13:0] trunc_ln58_82_fu_46509_p4;
wire   [13:0] add_ln111_98_fu_47065_p2;
wire   [13:0] add_ln111_97_fu_47059_p2;
wire   [13:0] add_ln111_99_fu_47071_p2;
wire   [13:0] add_ln111_96_fu_47053_p2;
wire  signed [13:0] sext_ln42_fu_44820_p1;
wire  signed [13:0] sext_ln42_2_fu_44862_p1;
wire   [13:0] add_ln111_101_fu_47083_p2;
wire   [13:0] trunc_ln58_83_fu_46519_p4;
wire  signed [13:0] sext_ln42_22_fu_45450_p1;
wire  signed [13:0] sext_ln42_24_fu_45494_p1;
wire  signed [12:0] p_cast112_cast_fu_45189_p1;
wire   [12:0] add_ln111_104_fu_47101_p2;
wire  signed [13:0] sext_ln111_5_fu_47107_p1;
wire   [13:0] add_ln111_103_fu_47095_p2;
wire   [13:0] add_ln111_105_fu_47111_p2;
wire   [13:0] add_ln111_102_fu_47089_p2;
wire   [13:0] add_ln111_106_fu_47117_p2;
wire   [13:0] add_ln111_100_fu_47077_p2;
wire   [13:0] add_ln111_16_fu_47129_p2;
wire   [13:0] add_ln111_fu_47133_p2;
wire   [13:0] add_ln111_48_fu_47150_p2;
wire   [13:0] add_ln111_55_fu_47154_p2;
wire   [13:0] add_ln111_42_fu_47146_p2;
wire   [13:0] add_ln111_1_fu_47159_p2;
wire   [13:0] add_ln111_74_fu_47177_p2;
wire   [13:0] add_ln111_81_fu_47181_p2;
wire   [13:0] add_ln111_68_fu_47173_p2;
wire   [13:0] add_ln111_2_fu_47186_p2;
wire   [13:0] add_ln111_94_fu_47200_p2;
wire   [13:0] add_ln111_3_fu_47204_p2;
wire   [15:0] shl_ln1_fu_47138_p3;
wire   [15:0] shl_ln111_1_fu_47165_p3;
wire   [15:0] shl_ln111_2_fu_47192_p3;
wire   [15:0] shl_ln111_3_fu_47209_p3;
reg    ap_ce_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
reg   [15:0] ap_return_3_int_reg;

myproject_mul_16s_9ns_25_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_1_0_U72(
    .din0(mul_ln73_30_fu_346_p0),
    .din1(mul_ln73_30_fu_346_p1),
    .dout(mul_ln73_30_fu_346_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U73(
    .din0(mul_ln42_57_fu_347_p0),
    .din1(mul_ln42_57_fu_347_p1),
    .dout(mul_ln42_57_fu_347_p2)
);

myproject_mul_16s_7s_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
mul_16s_7s_23_1_0_U74(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig),
    .din1(mul_ln73_16_fu_348_p1),
    .dout(mul_ln73_16_fu_348_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U75(
    .din0(mul_ln42_49_fu_349_p0),
    .din1(mul_ln42_49_fu_349_p1),
    .dout(mul_ln42_49_fu_349_p2)
);

myproject_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_0_U76(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1),
    .din1(mul_ln73_35_fu_350_p1),
    .dout(mul_ln73_35_fu_350_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U77(
    .din0(mul_ln42_21_fu_351_p0),
    .din1(mul_ln42_21_fu_351_p1),
    .dout(mul_ln42_21_fu_351_p2)
);

myproject_mul_16s_10ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_0_U78(
    .din0(mul_ln73_3_fu_352_p0),
    .din1(mul_ln73_3_fu_352_p1),
    .dout(mul_ln73_3_fu_352_p2)
);

myproject_mul_16s_13ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_0_U79(
    .din0(mul_ln42_4_fu_353_p0),
    .din1(mul_ln42_4_fu_353_p1),
    .dout(mul_ln42_4_fu_353_p2)
);

myproject_mul_16s_9ns_25_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_1_0_U80(
    .din0(mul_ln73_29_fu_354_p0),
    .din1(mul_ln73_29_fu_354_p1),
    .dout(mul_ln73_29_fu_354_p2)
);

myproject_mul_16s_7s_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
mul_16s_7s_23_1_0_U81(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6),
    .din1(mul_ln73_31_fu_355_p1),
    .dout(mul_ln73_31_fu_355_p2)
);

myproject_mul_16s_12s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_0_U82(
    .din0(mul_ln42_10_fu_356_p0),
    .din1(mul_ln42_10_fu_356_p1),
    .dout(mul_ln42_10_fu_356_p2)
);

myproject_mul_16s_10s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_0_U83(
    .din0(mul_ln73_15_fu_357_p0),
    .din1(mul_ln73_15_fu_357_p1),
    .dout(mul_ln73_15_fu_357_p2)
);

myproject_mul_16s_7ns_23_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 23 ))
mul_16s_7ns_23_1_0_U84(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1),
    .din1(mul_ln73_14_fu_359_p1),
    .dout(mul_ln73_14_fu_359_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U85(
    .din0(mul_ln42_50_fu_360_p0),
    .din1(mul_ln42_50_fu_360_p1),
    .dout(mul_ln42_50_fu_360_p2)
);

myproject_mul_16s_10s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_0_U86(
    .din0(mul_ln73_22_fu_361_p0),
    .din1(mul_ln73_22_fu_361_p1),
    .dout(mul_ln73_22_fu_361_p2)
);

myproject_mul_16s_12s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_0_U87(
    .din0(mul_ln42_41_fu_362_p0),
    .din1(mul_ln42_41_fu_362_p1),
    .dout(mul_ln42_41_fu_362_p2)
);

myproject_mul_16s_12ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_0_U88(
    .din0(mul_ln42_17_fu_363_p0),
    .din1(mul_ln42_17_fu_363_p1),
    .dout(mul_ln42_17_fu_363_p2)
);

myproject_mul_16s_12s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_0_U89(
    .din0(mul_ln42_58_fu_364_p0),
    .din1(mul_ln42_58_fu_364_p1),
    .dout(mul_ln42_58_fu_364_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U90(
    .din0(mul_ln42_9_fu_365_p0),
    .din1(mul_ln42_9_fu_365_p1),
    .dout(mul_ln42_9_fu_365_p2)
);

myproject_mul_16s_10ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_0_U91(
    .din0(mul_ln73_25_fu_366_p0),
    .din1(mul_ln73_25_fu_366_p1),
    .dout(mul_ln73_25_fu_366_p2)
);

myproject_mul_16s_10s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_0_U92(
    .din0(mul_ln73_11_fu_367_p0),
    .din1(mul_ln73_11_fu_367_p1),
    .dout(mul_ln73_11_fu_367_p2)
);

myproject_mul_16s_12ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_0_U93(
    .din0(mul_ln42_23_fu_368_p0),
    .din1(mul_ln42_23_fu_368_p1),
    .dout(mul_ln42_23_fu_368_p2)
);

myproject_mul_16s_12ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_0_U94(
    .din0(mul_ln42_36_fu_369_p0),
    .din1(mul_ln42_36_fu_369_p1),
    .dout(mul_ln42_36_fu_369_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U95(
    .din0(mul_ln42_22_fu_370_p0),
    .din1(mul_ln42_22_fu_370_p1),
    .dout(mul_ln42_22_fu_370_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U96(
    .din0(mul_ln42_48_fu_372_p0),
    .din1(mul_ln42_48_fu_372_p1),
    .dout(mul_ln42_48_fu_372_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U97(
    .din0(mul_ln42_44_fu_373_p0),
    .din1(mul_ln42_44_fu_373_p1),
    .dout(mul_ln42_44_fu_373_p2)
);

myproject_mul_16s_10ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_0_U98(
    .din0(mul_ln73_18_fu_374_p0),
    .din1(mul_ln73_18_fu_374_p1),
    .dout(mul_ln73_18_fu_374_p2)
);

myproject_mul_16s_12ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_0_U99(
    .din0(mul_ln42_55_fu_375_p0),
    .din1(mul_ln42_55_fu_375_p1),
    .dout(mul_ln42_55_fu_375_p2)
);

myproject_mul_16s_12s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_0_U100(
    .din0(mul_ln42_59_fu_376_p0),
    .din1(mul_ln42_59_fu_376_p1),
    .dout(mul_ln42_59_fu_376_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U101(
    .din0(mul_ln42_53_fu_377_p0),
    .din1(mul_ln42_53_fu_377_p1),
    .dout(mul_ln42_53_fu_377_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U102(
    .din0(mul_ln42_34_fu_378_p0),
    .din1(mul_ln42_34_fu_378_p1),
    .dout(mul_ln42_34_fu_378_p2)
);

myproject_mul_16s_10ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_0_U103(
    .din0(mul_ln73_9_fu_379_p0),
    .din1(mul_ln73_9_fu_379_p1),
    .dout(mul_ln73_9_fu_379_p2)
);

myproject_mul_16s_9ns_25_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_1_0_U104(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8),
    .din1(mul_ln73_28_fu_380_p1),
    .dout(mul_ln73_28_fu_380_p2)
);

myproject_mul_16s_12ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_0_U105(
    .din0(mul_ln42_19_fu_381_p0),
    .din1(mul_ln42_19_fu_381_p1),
    .dout(mul_ln42_19_fu_381_p2)
);

myproject_mul_16s_12ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_0_U106(
    .din0(mul_ln42_30_fu_382_p0),
    .din1(mul_ln42_30_fu_382_p1),
    .dout(mul_ln42_30_fu_382_p2)
);

myproject_mul_16s_10s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_0_U107(
    .din0(mul_ln73_34_fu_383_p0),
    .din1(mul_ln73_34_fu_383_p1),
    .dout(mul_ln73_34_fu_383_p2)
);

myproject_mul_16s_6s_22_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 22 ))
mul_16s_6s_22_1_0_U108(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8),
    .din1(mul_ln73_27_fu_384_p1),
    .dout(mul_ln73_27_fu_384_p2)
);

myproject_mul_16s_9ns_25_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_1_0_U109(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4),
    .din1(mul_ln73_8_fu_385_p1),
    .dout(mul_ln73_8_fu_385_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U110(
    .din0(mul_ln42_18_fu_387_p0),
    .din1(mul_ln42_18_fu_387_p1),
    .dout(mul_ln42_18_fu_387_p2)
);

myproject_mul_16s_12s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_0_U111(
    .din0(mul_ln42_8_fu_388_p0),
    .din1(mul_ln42_8_fu_388_p1),
    .dout(mul_ln42_8_fu_388_p2)
);

myproject_mul_16s_10s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_0_U112(
    .din0(mul_ln73_19_fu_389_p0),
    .din1(mul_ln73_19_fu_389_p1),
    .dout(mul_ln73_19_fu_389_p2)
);

myproject_mul_16s_13s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13s_26_1_0_U113(
    .din0(mul_ln42_14_fu_390_p0),
    .din1(mul_ln42_14_fu_390_p1),
    .dout(mul_ln42_14_fu_390_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U114(
    .din0(mul_ln42_52_fu_391_p0),
    .din1(mul_ln42_52_fu_391_p1),
    .dout(mul_ln42_52_fu_391_p2)
);

myproject_mul_16s_10ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_0_U115(
    .din0(mul_ln73_26_fu_392_p0),
    .din1(mul_ln73_26_fu_392_p1),
    .dout(mul_ln73_26_fu_392_p2)
);

myproject_mul_16s_12ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_0_U116(
    .din0(mul_ln42_42_fu_393_p0),
    .din1(mul_ln42_42_fu_393_p1),
    .dout(mul_ln42_42_fu_393_p2)
);

myproject_mul_16s_9s_25_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_0_U117(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2),
    .din1(mul_ln73_13_fu_394_p1),
    .dout(mul_ln73_13_fu_394_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U118(
    .din0(mul_ln42_33_fu_395_p0),
    .din1(mul_ln42_33_fu_395_p1),
    .dout(mul_ln42_33_fu_395_p2)
);

myproject_mul_16s_12s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_0_U119(
    .din0(mul_ln42_6_fu_396_p0),
    .din1(mul_ln42_6_fu_396_p1),
    .dout(mul_ln42_6_fu_396_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U120(
    .din0(mul_ln42_62_fu_397_p0),
    .din1(mul_ln42_62_fu_397_p1),
    .dout(mul_ln42_62_fu_397_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U121(
    .din0(mul_ln42_25_fu_398_p0),
    .din1(mul_ln42_25_fu_398_p1),
    .dout(mul_ln42_25_fu_398_p2)
);

myproject_mul_16s_10ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_0_U122(
    .din0(mul_ln73_7_fu_399_p0),
    .din1(mul_ln73_7_fu_399_p1),
    .dout(mul_ln73_7_fu_399_p2)
);

myproject_mul_16s_12s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_0_U123(
    .din0(mul_ln42_56_fu_400_p0),
    .din1(mul_ln42_56_fu_400_p1),
    .dout(mul_ln42_56_fu_400_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U124(
    .din0(mul_ln42_2_fu_401_p0),
    .din1(mul_ln42_2_fu_401_p1),
    .dout(mul_ln42_2_fu_401_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U125(
    .din0(mul_ln42_27_fu_402_p0),
    .din1(mul_ln42_27_fu_402_p1),
    .dout(mul_ln42_27_fu_402_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U126(
    .din0(mul_ln42_32_fu_403_p0),
    .din1(mul_ln42_32_fu_403_p1),
    .dout(mul_ln42_32_fu_403_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U127(
    .din0(mul_ln42_45_fu_404_p0),
    .din1(mul_ln42_45_fu_404_p1),
    .dout(mul_ln42_45_fu_404_p2)
);

myproject_mul_16s_12ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_0_U128(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8),
    .din1(mul_ln42_40_fu_405_p1),
    .dout(mul_ln42_40_fu_405_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U129(
    .din0(mul_ln42_20_fu_406_p0),
    .din1(mul_ln42_20_fu_406_p1),
    .dout(mul_ln42_20_fu_406_p2)
);

myproject_mul_16s_12ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_0_U130(
    .din0(mul_ln42_16_fu_407_p0),
    .din1(mul_ln42_16_fu_407_p1),
    .dout(mul_ln42_16_fu_407_p2)
);

myproject_mul_16s_12s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_0_U131(
    .din0(mul_ln42_24_fu_408_p0),
    .din1(mul_ln42_24_fu_408_p1),
    .dout(mul_ln42_24_fu_408_p2)
);

myproject_mul_16s_9s_25_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_0_U132(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16),
    .din1(mul_ln73_17_fu_409_p1),
    .dout(mul_ln73_17_fu_409_p2)
);

myproject_mul_16s_10s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_0_U133(
    .din0(mul_ln73_6_fu_411_p0),
    .din1(mul_ln73_6_fu_411_p1),
    .dout(mul_ln73_6_fu_411_p2)
);

myproject_mul_16s_12ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_0_U134(
    .din0(mul_ln42_15_fu_413_p0),
    .din1(mul_ln42_15_fu_413_p1),
    .dout(mul_ln42_15_fu_413_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U135(
    .din0(mul_ln42_37_fu_414_p0),
    .din1(mul_ln42_37_fu_414_p1),
    .dout(mul_ln42_37_fu_414_p2)
);

myproject_mul_16s_10ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_0_U136(
    .din0(mul_ln73_33_fu_415_p0),
    .din1(mul_ln73_33_fu_415_p1),
    .dout(mul_ln73_33_fu_415_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U137(
    .din0(mul_ln42_5_fu_416_p0),
    .din1(mul_ln42_5_fu_416_p1),
    .dout(mul_ln42_5_fu_416_p2)
);

myproject_mul_16s_10s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_0_U138(
    .din0(mul_ln73_12_fu_417_p0),
    .din1(mul_ln73_12_fu_417_p1),
    .dout(mul_ln73_12_fu_417_p2)
);

myproject_mul_16s_10s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_0_U139(
    .din0(mul_ln73_21_fu_418_p0),
    .din1(mul_ln73_21_fu_418_p1),
    .dout(mul_ln73_21_fu_418_p2)
);

myproject_mul_16s_12ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_0_U140(
    .din0(mul_ln42_47_fu_419_p0),
    .din1(mul_ln42_47_fu_419_p1),
    .dout(mul_ln42_47_fu_419_p2)
);

myproject_mul_16s_12s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_0_U141(
    .din0(mul_ln42_11_fu_420_p0),
    .din1(mul_ln42_11_fu_420_p1),
    .dout(mul_ln42_11_fu_420_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U142(
    .din0(mul_ln42_54_fu_422_p0),
    .din1(mul_ln42_54_fu_422_p1),
    .dout(mul_ln42_54_fu_422_p2)
);

myproject_mul_16s_12s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_0_U143(
    .din0(mul_ln42_1_fu_423_p0),
    .din1(mul_ln42_1_fu_423_p1),
    .dout(mul_ln42_1_fu_423_p2)
);

myproject_mul_16s_10s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_0_U144(
    .din0(mul_ln73_23_fu_424_p0),
    .din1(mul_ln73_23_fu_424_p1),
    .dout(mul_ln73_23_fu_424_p2)
);

myproject_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_0_U145(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4),
    .din1(mul_ln73_10_fu_426_p1),
    .dout(mul_ln73_10_fu_426_p2)
);

myproject_mul_16s_12s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_0_U146(
    .din0(mul_ln42_fu_427_p0),
    .din1(mul_ln42_fu_427_p1),
    .dout(mul_ln42_fu_427_p2)
);

myproject_mul_16s_12ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_0_U147(
    .din0(mul_ln42_35_fu_428_p0),
    .din1(mul_ln42_35_fu_428_p1),
    .dout(mul_ln42_35_fu_428_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U148(
    .din0(mul_ln42_46_fu_429_p0),
    .din1(mul_ln42_46_fu_429_p1),
    .dout(mul_ln42_46_fu_429_p2)
);

myproject_mul_16s_13ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_0_U149(
    .din0(mul_ln42_60_fu_430_p0),
    .din1(mul_ln42_60_fu_430_p1),
    .dout(mul_ln42_60_fu_430_p2)
);

myproject_mul_16s_10ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_0_U150(
    .din0(mul_ln73_fu_431_p0),
    .din1(mul_ln73_fu_431_p1),
    .dout(mul_ln73_fu_431_p2)
);

myproject_mul_16s_10s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_0_U151(
    .din0(mul_ln73_5_fu_432_p0),
    .din1(mul_ln73_5_fu_432_p1),
    .dout(mul_ln73_5_fu_432_p2)
);

myproject_mul_16s_12ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_0_U152(
    .din0(mul_ln42_51_fu_433_p0),
    .din1(mul_ln42_51_fu_433_p1),
    .dout(mul_ln42_51_fu_433_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U153(
    .din0(mul_ln42_43_fu_434_p0),
    .din1(mul_ln42_43_fu_434_p1),
    .dout(mul_ln42_43_fu_434_p2)
);

myproject_mul_16s_10s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_0_U154(
    .din0(mul_ln73_20_fu_435_p0),
    .din1(mul_ln73_20_fu_435_p1),
    .dout(mul_ln73_20_fu_435_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U155(
    .din0(mul_ln42_3_fu_436_p0),
    .din1(mul_ln42_3_fu_436_p1),
    .dout(mul_ln42_3_fu_436_p2)
);

myproject_mul_16s_8s_24_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 24 ))
mul_16s_8s_24_1_0_U156(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11),
    .din1(mul_ln73_24_fu_437_p1),
    .dout(mul_ln73_24_fu_437_p2)
);

myproject_mul_16s_13s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13s_26_1_0_U157(
    .din0(mul_ln42_61_fu_438_p0),
    .din1(mul_ln42_61_fu_438_p1),
    .dout(mul_ln42_61_fu_438_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U158(
    .din0(mul_ln42_29_fu_439_p0),
    .din1(mul_ln42_29_fu_439_p1),
    .dout(mul_ln42_29_fu_439_p2)
);

myproject_mul_16s_13ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13ns_26_1_0_U159(
    .din0(mul_ln42_26_fu_440_p0),
    .din1(mul_ln42_26_fu_440_p1),
    .dout(mul_ln42_26_fu_440_p2)
);

myproject_mul_16s_12s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_0_U160(
    .din0(mul_ln42_13_fu_441_p0),
    .din1(mul_ln42_13_fu_441_p1),
    .dout(mul_ln42_13_fu_441_p2)
);

myproject_mul_16s_9s_25_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_0_U161(
    .din0(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9),
    .din1(mul_ln73_36_fu_442_p1),
    .dout(mul_ln73_36_fu_442_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U162(
    .din0(mul_ln42_7_fu_443_p0),
    .din1(mul_ln42_7_fu_443_p1),
    .dout(mul_ln42_7_fu_443_p2)
);

myproject_mul_16s_10s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10s_26_1_0_U163(
    .din0(mul_ln73_32_fu_444_p0),
    .din1(mul_ln73_32_fu_444_p1),
    .dout(mul_ln73_32_fu_444_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U164(
    .din0(mul_ln42_63_fu_445_p0),
    .din1(mul_ln42_63_fu_445_p1),
    .dout(mul_ln42_63_fu_445_p2)
);

myproject_mul_16s_10ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 26 ))
mul_16s_10ns_26_1_0_U165(
    .din0(mul_ln73_2_fu_446_p0),
    .din1(mul_ln73_2_fu_446_p1),
    .dout(mul_ln73_2_fu_446_p2)
);

myproject_mul_16s_12s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12s_26_1_0_U166(
    .din0(mul_ln42_28_fu_447_p0),
    .din1(mul_ln42_28_fu_447_p1),
    .dout(mul_ln42_28_fu_447_p2)
);

myproject_mul_16s_9s_25_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9s_25_1_0_U167(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9),
    .din1(mul_ln73_1_fu_448_p1),
    .dout(mul_ln73_1_fu_448_p2)
);

myproject_mul_16s_12ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 26 ))
mul_16s_12ns_26_1_0_U168(
    .din0(mul_ln42_39_fu_449_p0),
    .din1(mul_ln42_39_fu_449_p1),
    .dout(mul_ln42_39_fu_449_p2)
);

myproject_mul_16s_9ns_25_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 25 ))
mul_16s_9ns_25_1_0_U169(
    .din0(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7),
    .din1(mul_ln73_4_fu_450_p1),
    .dout(mul_ln73_4_fu_450_p2)
);

myproject_mul_16s_11s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11s_26_1_0_U170(
    .din0(mul_ln42_12_fu_451_p0),
    .din1(mul_ln42_12_fu_451_p1),
    .dout(mul_ln42_12_fu_451_p2)
);

myproject_mul_16s_13s_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_16s_13s_26_1_0_U171(
    .din0(mul_ln42_38_fu_452_p0),
    .din1(mul_ln42_38_fu_452_p1),
    .dout(mul_ln42_38_fu_452_p2)
);

myproject_mul_16s_11ns_26_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 26 ))
mul_16s_11ns_26_1_0_U172(
    .din0(mul_ln42_31_fu_453_p0),
    .din1(mul_ln42_31_fu_453_p1),
    .dout(mul_ln42_31_fu_453_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        add_ln111_107_reg_47316 <= add_ln111_107_fu_47123_p2;
        add_ln111_15_reg_47246 <= add_ln111_15_fu_46595_p2;
        add_ln111_29_reg_47251 <= add_ln111_29_fu_46681_p2;
        add_ln111_35_reg_47256 <= add_ln111_35_fu_46717_p2;
        add_ln111_41_reg_47261 <= add_ln111_41_fu_46753_p2;
        add_ln111_44_reg_47266 <= add_ln111_44_fu_46765_p2;
        add_ln111_47_reg_47271 <= add_ln111_47_fu_46783_p2;
        add_ln111_54_reg_47276 <= add_ln111_54_fu_46823_p2;
        add_ln111_61_reg_47281 <= add_ln111_61_fu_46859_p2;
        add_ln111_67_reg_47286 <= add_ln111_67_fu_46895_p2;
        add_ln111_70_reg_47291 <= add_ln111_70_fu_46907_p2;
        add_ln111_73_reg_47296 <= add_ln111_73_fu_46925_p2;
        add_ln111_80_reg_47301 <= add_ln111_80_fu_46969_p2;
        add_ln111_87_reg_47306 <= add_ln111_87_fu_47005_p2;
        add_ln111_93_reg_47311 <= add_ln111_93_fu_47041_p2;
        add_ln111_9_reg_47241 <= add_ln111_9_fu_46559_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg[15 : 2] <= shl_ln1_fu_47138_p3[15 : 2];
        ap_return_1_int_reg[15 : 2] <= shl_ln111_1_fu_47165_p3[15 : 2];
        ap_return_2_int_reg[15 : 2] <= shl_ln111_2_fu_47192_p3[15 : 2];
        ap_return_3_int_reg[15 : 2] <= shl_ln111_3_fu_47209_p3[15 : 2];
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = shl_ln1_fu_47138_p3;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = shl_ln111_1_fu_47165_p3;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = shl_ln111_2_fu_47192_p3;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = shl_ln111_3_fu_47209_p3;
    end else begin
        ap_return_3 = 'bx;
    end
end

assign add_ln111_100_fu_47077_p2 = (add_ln111_99_fu_47071_p2 + add_ln111_96_fu_47053_p2);

assign add_ln111_101_fu_47083_p2 = ($signed(sext_ln42_fu_44820_p1) + $signed(sext_ln42_2_fu_44862_p1));

assign add_ln111_102_fu_47089_p2 = (add_ln111_101_fu_47083_p2 + trunc_ln58_83_fu_46519_p4);

assign add_ln111_103_fu_47095_p2 = ($signed(sext_ln42_22_fu_45450_p1) + $signed(sext_ln42_24_fu_45494_p1));

assign add_ln111_104_fu_47101_p2 = ($signed(p_cast112_cast_fu_45189_p1) + $signed(13'd7410));

assign add_ln111_105_fu_47111_p2 = ($signed(sext_ln111_5_fu_47107_p1) + $signed(add_ln111_103_fu_47095_p2));

assign add_ln111_106_fu_47117_p2 = (add_ln111_105_fu_47111_p2 + add_ln111_102_fu_47089_p2);

assign add_ln111_107_fu_47123_p2 = (add_ln111_106_fu_47117_p2 + add_ln111_100_fu_47077_p2);

assign add_ln111_10_fu_46565_p2 = (trunc_ln58_8_fu_45759_p4 + trunc_ln58_9_fu_45769_p4);

assign add_ln111_11_fu_46571_p2 = (add_ln111_10_fu_46565_p2 + trunc_ln58_7_fu_45749_p4);

assign add_ln111_12_fu_46577_p2 = (trunc_ln58_s_fu_45779_p4 + trunc_ln58_10_fu_45789_p4);

assign add_ln111_13_fu_46583_p2 = (trunc_ln58_11_fu_45799_p4 + trunc_ln58_12_fu_45809_p4);

assign add_ln111_14_fu_46589_p2 = (add_ln111_13_fu_46583_p2 + add_ln111_12_fu_46577_p2);

assign add_ln111_15_fu_46595_p2 = (add_ln111_14_fu_46589_p2 + add_ln111_11_fu_46571_p2);

assign add_ln111_16_fu_47129_p2 = (add_ln111_15_reg_47246 + add_ln111_9_reg_47241);

assign add_ln111_17_fu_46601_p2 = (trunc_ln58_14_fu_45829_p4 + trunc_ln58_15_fu_45839_p4);

assign add_ln111_18_fu_46607_p2 = (add_ln111_17_fu_46601_p2 + trunc_ln58_13_fu_45819_p4);

assign add_ln111_19_fu_46613_p2 = (trunc_ln58_16_fu_45849_p4 + trunc_ln58_17_fu_45859_p4);

assign add_ln111_1_fu_47159_p2 = (add_ln111_55_fu_47154_p2 + add_ln111_42_fu_47146_p2);

assign add_ln111_20_fu_46619_p2 = (trunc_ln58_18_fu_45869_p4 + trunc_ln58_19_fu_45879_p4);

assign add_ln111_21_fu_46625_p2 = (add_ln111_20_fu_46619_p2 + add_ln111_19_fu_46613_p2);

assign add_ln111_22_fu_46631_p2 = (add_ln111_21_fu_46625_p2 + add_ln111_18_fu_46607_p2);

assign add_ln111_23_fu_46637_p2 = ($signed(sext_ln42_18_fu_45305_p1) + $signed(sext_ln42_19_fu_45335_p1));

assign add_ln111_24_fu_46643_p2 = ($signed(add_ln111_23_fu_46637_p2) + $signed(sext_ln42_5_fu_44929_p1));

assign add_ln111_25_fu_46649_p2 = ($signed(sext_ln42_29_fu_45645_p1) + $signed(sext_ln73_15_fu_45392_p1));

assign add_ln111_26_fu_46655_p2 = ($signed(sext_ln42_27_fu_45603_p1) + $signed(11'd289));

assign add_ln111_27_fu_46665_p2 = ($signed(sext_ln111_fu_46661_p1) + $signed(add_ln111_25_fu_46649_p2));

assign add_ln111_28_fu_46675_p2 = ($signed(sext_ln111_1_fu_46671_p1) + $signed(add_ln111_24_fu_46643_p2));

assign add_ln111_29_fu_46681_p2 = (add_ln111_28_fu_46675_p2 + add_ln111_22_fu_46631_p2);

assign add_ln111_2_fu_47186_p2 = (add_ln111_81_fu_47181_p2 + add_ln111_68_fu_47173_p2);

assign add_ln111_30_fu_46687_p2 = (trunc_ln58_21_fu_45899_p4 + trunc_ln58_22_fu_45909_p4);

assign add_ln111_31_fu_46693_p2 = (add_ln111_30_fu_46687_p2 + trunc_ln58_20_fu_45889_p4);

assign add_ln111_32_fu_46699_p2 = (trunc_ln58_23_fu_45919_p4 + trunc_ln_fu_44889_p4);

assign add_ln111_33_fu_46705_p2 = (trunc_ln58_24_fu_45929_p4 + trunc_ln58_25_fu_45939_p4);

assign add_ln111_34_fu_46711_p2 = (add_ln111_33_fu_46705_p2 + add_ln111_32_fu_46699_p2);

assign add_ln111_35_fu_46717_p2 = (add_ln111_34_fu_46711_p2 + add_ln111_31_fu_46693_p2);

assign add_ln111_36_fu_46723_p2 = (trunc_ln58_27_fu_45959_p4 + trunc_ln58_28_fu_45969_p4);

assign add_ln111_37_fu_46729_p2 = (add_ln111_36_fu_46723_p2 + trunc_ln58_26_fu_45949_p4);

assign add_ln111_38_fu_46735_p2 = (trunc_ln58_29_fu_45979_p4 + trunc_ln58_30_fu_45989_p4);

assign add_ln111_39_fu_46741_p2 = (trunc_ln58_31_fu_45999_p4 + trunc_ln58_32_fu_46009_p4);

assign add_ln111_3_fu_47204_p2 = (add_ln111_107_reg_47316 + add_ln111_94_fu_47200_p2);

assign add_ln111_40_fu_46747_p2 = (add_ln111_39_fu_46741_p2 + add_ln111_38_fu_46735_p2);

assign add_ln111_41_fu_46753_p2 = (add_ln111_40_fu_46747_p2 + add_ln111_37_fu_46729_p2);

assign add_ln111_42_fu_47146_p2 = (add_ln111_41_reg_47261 + add_ln111_35_reg_47256);

assign add_ln111_43_fu_46759_p2 = (trunc_ln58_34_fu_46029_p4 + trunc_ln58_35_fu_46039_p4);

assign add_ln111_44_fu_46765_p2 = (add_ln111_43_fu_46759_p2 + trunc_ln58_33_fu_46019_p4);

assign add_ln111_45_fu_46771_p2 = (trunc_ln58_36_fu_46049_p4 + trunc_ln58_37_fu_46059_p4);

assign add_ln111_46_fu_46777_p2 = ($signed(sext_ln42_8_fu_44985_p1) + $signed(sext_ln42_12_fu_45078_p1));

assign add_ln111_47_fu_46783_p2 = (add_ln111_46_fu_46777_p2 + add_ln111_45_fu_46771_p2);

assign add_ln111_48_fu_47150_p2 = (add_ln111_47_reg_47271 + add_ln111_44_reg_47266);

assign add_ln111_49_fu_46789_p2 = ($signed(sext_ln42_21_fu_45406_p1) + $signed(sext_ln42_23_fu_45480_p1));

assign add_ln111_4_fu_46529_p2 = (trunc_ln58_1_fu_45689_p4 + trunc_ln58_2_fu_45699_p4);

assign add_ln111_50_fu_46795_p2 = ($signed(add_ln111_49_fu_46789_p2) + $signed(sext_ln42_16_fu_45250_p1));

assign add_ln111_51_fu_46801_p2 = ($signed(sext_ln42_31_fu_45675_p1) + $signed(sext_ln42_10_fu_45015_p1));

assign add_ln111_52_fu_46807_p2 = ($signed(sext_ln42_11_fu_45045_p1) + $signed(12'd319));

assign add_ln111_53_fu_46817_p2 = ($signed(sext_ln111_2_fu_46813_p1) + $signed(add_ln111_51_fu_46801_p2));

assign add_ln111_54_fu_46823_p2 = (add_ln111_53_fu_46817_p2 + add_ln111_50_fu_46795_p2);

assign add_ln111_55_fu_47154_p2 = (add_ln111_54_reg_47276 + add_ln111_48_fu_47150_p2);

assign add_ln111_56_fu_46829_p2 = (trunc_ln58_39_fu_46079_p4 + trunc_ln58_40_fu_46089_p4);

assign add_ln111_57_fu_46835_p2 = (add_ln111_56_fu_46829_p2 + trunc_ln58_38_fu_46069_p4);

assign add_ln111_58_fu_46841_p2 = (trunc_ln58_41_fu_46099_p4 + trunc_ln58_42_fu_46109_p4);

assign add_ln111_59_fu_46847_p2 = (trunc_ln58_43_fu_46119_p4 + trunc_ln58_44_fu_46129_p4);

assign add_ln111_5_fu_46535_p2 = (add_ln111_4_fu_46529_p2 + trunc_ln3_fu_45679_p4);

assign add_ln111_60_fu_46853_p2 = (add_ln111_59_fu_46847_p2 + add_ln111_58_fu_46841_p2);

assign add_ln111_61_fu_46859_p2 = (add_ln111_60_fu_46853_p2 + add_ln111_57_fu_46835_p2);

assign add_ln111_62_fu_46865_p2 = (trunc_ln58_46_fu_46149_p4 + trunc_ln58_47_fu_46159_p4);

assign add_ln111_63_fu_46871_p2 = (add_ln111_62_fu_46865_p2 + trunc_ln58_45_fu_46139_p4);

assign add_ln111_64_fu_46877_p2 = (trunc_ln58_48_fu_46169_p4 + trunc_ln58_49_fu_46179_p4);

assign add_ln111_65_fu_46883_p2 = (trunc_ln58_50_fu_46189_p4 + trunc_ln58_51_fu_46199_p4);

assign add_ln111_66_fu_46889_p2 = (add_ln111_65_fu_46883_p2 + add_ln111_64_fu_46877_p2);

assign add_ln111_67_fu_46895_p2 = (add_ln111_66_fu_46889_p2 + add_ln111_63_fu_46871_p2);

assign add_ln111_68_fu_47173_p2 = (add_ln111_67_reg_47286 + add_ln111_61_reg_47281);

assign add_ln111_69_fu_46901_p2 = (trunc_ln58_53_fu_46219_p4 + trunc_ln58_54_fu_46229_p4);

assign add_ln111_6_fu_46541_p2 = (trunc_ln58_3_fu_45709_p4 + trunc_ln58_4_fu_45719_p4);

assign add_ln111_70_fu_46907_p2 = (add_ln111_69_fu_46901_p2 + trunc_ln58_52_fu_46209_p4);

assign add_ln111_71_fu_46913_p2 = (trunc_ln58_55_fu_46239_p4 + trunc_ln58_56_fu_46249_p4);

assign add_ln111_72_fu_46919_p2 = (trunc_ln58_57_fu_46259_p4 + trunc_ln58_58_fu_46269_p4);

assign add_ln111_73_fu_46925_p2 = (add_ln111_72_fu_46919_p2 + add_ln111_71_fu_46913_p2);

assign add_ln111_74_fu_47177_p2 = (add_ln111_73_reg_47296 + add_ln111_70_reg_47291);

assign add_ln111_75_fu_46931_p2 = (trunc_ln58_60_fu_46289_p4 + trunc_ln58_61_fu_46299_p4);

assign add_ln111_76_fu_46937_p2 = (add_ln111_75_fu_46931_p2 + trunc_ln58_59_fu_46279_p4);

assign add_ln111_77_fu_46943_p2 = ($signed(sext_ln42_6_fu_44943_p1) + $signed(sext_ln73_14_fu_45116_p1));

assign add_ln111_78_fu_46953_p2 = ($signed(sext_ln73_16_fu_45524_p1) + $signed(12'd25));

assign add_ln111_79_fu_46963_p2 = ($signed(sext_ln111_4_fu_46959_p1) + $signed(sext_ln111_3_fu_46949_p1));

assign add_ln111_7_fu_46547_p2 = (trunc_ln58_5_fu_45729_p4 + trunc_ln58_6_fu_45739_p4);

assign add_ln111_80_fu_46969_p2 = (add_ln111_79_fu_46963_p2 + add_ln111_76_fu_46937_p2);

assign add_ln111_81_fu_47181_p2 = (add_ln111_80_reg_47301 + add_ln111_74_fu_47177_p2);

assign add_ln111_82_fu_46975_p2 = (trunc_ln58_63_fu_46319_p4 + trunc_ln58_64_fu_46329_p4);

assign add_ln111_83_fu_46981_p2 = (add_ln111_82_fu_46975_p2 + trunc_ln58_62_fu_46309_p4);

assign add_ln111_84_fu_46987_p2 = (trunc_ln58_65_fu_46339_p4 + trunc_ln58_66_fu_46349_p4);

assign add_ln111_85_fu_46993_p2 = (trunc_ln58_67_fu_46359_p4 + trunc_ln58_68_fu_46369_p4);

assign add_ln111_86_fu_46999_p2 = (add_ln111_85_fu_46993_p2 + add_ln111_84_fu_46987_p2);

assign add_ln111_87_fu_47005_p2 = (add_ln111_86_fu_46999_p2 + add_ln111_83_fu_46981_p2);

assign add_ln111_88_fu_47011_p2 = (trunc_ln58_70_fu_46389_p4 + trunc_ln58_71_fu_46399_p4);

assign add_ln111_89_fu_47017_p2 = (add_ln111_88_fu_47011_p2 + trunc_ln58_69_fu_46379_p4);

assign add_ln111_8_fu_46553_p2 = (add_ln111_7_fu_46547_p2 + add_ln111_6_fu_46541_p2);

assign add_ln111_90_fu_47023_p2 = (trunc_ln58_72_fu_46409_p4 + trunc_ln58_73_fu_46419_p4);

assign add_ln111_91_fu_47029_p2 = (trunc_ln58_74_fu_46429_p4 + trunc_ln58_75_fu_46439_p4);

assign add_ln111_92_fu_47035_p2 = (add_ln111_91_fu_47029_p2 + add_ln111_90_fu_47023_p2);

assign add_ln111_93_fu_47041_p2 = (add_ln111_92_fu_47035_p2 + add_ln111_89_fu_47017_p2);

assign add_ln111_94_fu_47200_p2 = (add_ln111_93_reg_47311 + add_ln111_87_reg_47306);

assign add_ln111_95_fu_47047_p2 = (trunc_ln58_77_fu_46459_p4 + trunc_ln58_78_fu_46469_p4);

assign add_ln111_96_fu_47053_p2 = (add_ln111_95_fu_47047_p2 + trunc_ln58_76_fu_46449_p4);

assign add_ln111_97_fu_47059_p2 = (trunc_ln58_79_fu_46479_p4 + trunc_ln58_80_fu_46489_p4);

assign add_ln111_98_fu_47065_p2 = (trunc_ln58_81_fu_46499_p4 + trunc_ln58_82_fu_46509_p4);

assign add_ln111_99_fu_47071_p2 = (add_ln111_98_fu_47065_p2 + add_ln111_97_fu_47059_p2);

assign add_ln111_9_fu_46559_p2 = (add_ln111_8_fu_46553_p2 + add_ln111_5_fu_46535_p2);

assign add_ln111_fu_47133_p2 = (add_ln111_29_reg_47251 + add_ln111_16_fu_47129_p2);

assign add_ln73_fu_45587_p2 = ($signed(sext_ln73_11_fu_45571_p1) + $signed(sext_ln73_12_fu_45583_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign mul_ln42_10_fu_356_p0 = sext_ln42_3_fu_44882_p1;

assign mul_ln42_10_fu_356_p1 = 26'd67106968;

assign mul_ln42_11_fu_420_p0 = sext_ln42_4_fu_44903_p1;

assign mul_ln42_11_fu_420_p1 = 26'd67107374;

assign mul_ln42_12_fu_451_p0 = sext_ln42_7_fu_44951_p1;

assign mul_ln42_12_fu_451_p1 = 26'd67108207;

assign mul_ln42_13_fu_441_p0 = sext_ln42_7_fu_44951_p1;

assign mul_ln42_13_fu_441_p1 = 26'd67107418;

assign mul_ln42_14_fu_390_p0 = sext_ln42_7_fu_44951_p1;

assign mul_ln42_14_fu_390_p1 = 26'd67106518;

assign mul_ln42_15_fu_413_p0 = sext_ln70_8_fu_44968_p1;

assign mul_ln42_15_fu_413_p1 = 26'd1488;

assign mul_ln42_16_fu_407_p0 = sext_ln70_8_fu_44968_p1;

assign mul_ln42_16_fu_407_p1 = 26'd1905;

assign mul_ln42_17_fu_363_p0 = sext_ln42_9_fu_44993_p1;

assign mul_ln42_17_fu_363_p1 = 26'd1299;

assign mul_ln42_18_fu_387_p0 = sext_ln42_9_fu_44993_p1;

assign mul_ln42_18_fu_387_p1 = 26'd1021;

assign mul_ln42_19_fu_381_p0 = sext_ln42_9_fu_44993_p1;

assign mul_ln42_19_fu_381_p1 = 26'd1820;

assign mul_ln42_1_fu_423_p0 = sext_ln70_1_fu_44803_p1;

assign mul_ln42_1_fu_423_p1 = 26'd67107312;

assign mul_ln42_20_fu_406_p0 = sext_ln70_11_fu_45028_p1;

assign mul_ln42_20_fu_406_p1 = 26'd936;

assign mul_ln42_21_fu_351_p0 = sext_ln70_11_fu_45028_p1;

assign mul_ln42_21_fu_351_p1 = 26'd561;

assign mul_ln42_22_fu_370_p0 = sext_ln70_12_fu_45053_p1;

assign mul_ln42_22_fu_370_p1 = 26'd67107905;

assign mul_ln42_23_fu_368_p0 = sext_ln42_13_fu_45124_p1;

assign mul_ln42_23_fu_368_p1 = 26'd1325;

assign mul_ln42_24_fu_408_p0 = sext_ln42_13_fu_45124_p1;

assign mul_ln42_24_fu_408_p1 = 26'd67107094;

assign mul_ln42_25_fu_398_p0 = sext_ln42_13_fu_45124_p1;

assign mul_ln42_25_fu_398_p1 = 26'd723;

assign mul_ln42_26_fu_440_p0 = sext_ln42_13_fu_45124_p1;

assign mul_ln42_26_fu_440_p1 = 26'd2232;

assign mul_ln42_27_fu_402_p0 = sext_ln42_14_fu_45136_p1;

assign mul_ln42_27_fu_402_p1 = 26'd909;

assign mul_ln42_28_fu_447_p0 = sext_ln42_15_fu_45197_p1;

assign mul_ln42_28_fu_447_p1 = 26'd67107724;

assign mul_ln42_29_fu_439_p0 = sext_ln42_17_fu_45258_p1;

assign mul_ln42_29_fu_439_p1 = 26'd67108202;

assign mul_ln42_2_fu_401_p0 = sext_ln70_2_fu_44828_p1;

assign mul_ln42_2_fu_401_p1 = 26'd67108116;

assign mul_ln42_30_fu_382_p0 = sext_ln42_17_fu_45258_p1;

assign mul_ln42_30_fu_382_p1 = 26'd1471;

assign mul_ln42_31_fu_453_p0 = sext_ln70_15_fu_45313_p1;

assign mul_ln42_31_fu_453_p1 = 26'd630;

assign mul_ln42_32_fu_403_p0 = sext_ln70_15_fu_45313_p1;

assign mul_ln42_32_fu_403_p1 = 26'd712;

assign mul_ln42_33_fu_395_p0 = sext_ln73_7_fu_45343_p1;

assign mul_ln42_33_fu_395_p1 = 26'd67108280;

assign mul_ln42_34_fu_378_p0 = sext_ln73_7_fu_45343_p1;

assign mul_ln42_34_fu_378_p1 = 26'd67107881;

assign mul_ln42_35_fu_428_p0 = sext_ln73_7_fu_45343_p1;

assign mul_ln42_35_fu_428_p1 = 26'd1781;

assign mul_ln42_36_fu_369_p0 = sext_ln73_7_fu_45343_p1;

assign mul_ln42_36_fu_369_p1 = 26'd1101;

assign mul_ln42_37_fu_414_p0 = sext_ln70_17_fu_45355_p1;

assign mul_ln42_37_fu_414_p1 = 26'd865;

assign mul_ln42_38_fu_452_p0 = sext_ln70_17_fu_45355_p1;

assign mul_ln42_38_fu_452_p1 = 26'd67106692;

assign mul_ln42_39_fu_449_p0 = sext_ln70_17_fu_45355_p1;

assign mul_ln42_39_fu_449_p1 = 26'd1111;

assign mul_ln42_3_fu_436_p0 = sext_ln70_2_fu_44828_p1;

assign mul_ln42_3_fu_436_p1 = 26'd67108200;

assign mul_ln42_40_fu_405_p1 = 26'd1893;

assign mul_ln42_41_fu_362_p0 = sext_ln73_10_fu_45464_p1;

assign mul_ln42_41_fu_362_p1 = 26'd67107228;

assign mul_ln42_42_fu_393_p0 = sext_ln73_10_fu_45464_p1;

assign mul_ln42_42_fu_393_p1 = 26'd1272;

assign mul_ln42_43_fu_434_p0 = sext_ln70_21_fu_45502_p1;

assign mul_ln42_43_fu_434_p1 = 26'd67108277;

assign mul_ln42_44_fu_373_p0 = sext_ln70_21_fu_45502_p1;

assign mul_ln42_44_fu_373_p1 = 26'd67108161;

assign mul_ln42_45_fu_404_p0 = sext_ln42_25_fu_45532_p1;

assign mul_ln42_45_fu_404_p1 = 26'd67107851;

assign mul_ln42_46_fu_429_p0 = sext_ln42_25_fu_45532_p1;

assign mul_ln42_46_fu_429_p1 = 26'd788;

assign mul_ln42_47_fu_419_p0 = sext_ln42_25_fu_45532_p1;

assign mul_ln42_47_fu_419_p1 = 26'd1150;

assign mul_ln42_48_fu_372_p0 = sext_ln42_25_fu_45532_p1;

assign mul_ln42_48_fu_372_p1 = 26'd67108238;

assign mul_ln42_49_fu_349_p0 = sext_ln42_26_fu_45544_p1;

assign mul_ln42_49_fu_349_p1 = 26'd67107985;

assign mul_ln42_4_fu_353_p0 = sext_ln42_1_fu_44845_p1;

assign mul_ln42_4_fu_353_p1 = 26'd2416;

assign mul_ln42_50_fu_360_p0 = sext_ln42_26_fu_45544_p1;

assign mul_ln42_50_fu_360_p1 = 26'd67108084;

assign mul_ln42_51_fu_433_p0 = sext_ln42_26_fu_45544_p1;

assign mul_ln42_51_fu_433_p1 = 26'd1600;

assign mul_ln42_52_fu_391_p0 = sext_ln70_23_fu_45556_p1;

assign mul_ln42_52_fu_391_p1 = 26'd67108218;

assign mul_ln42_53_fu_377_p0 = sext_ln70_23_fu_45556_p1;

assign mul_ln42_53_fu_377_p1 = 26'd554;

assign mul_ln42_54_fu_422_p0 = sext_ln73_13_fu_45611_p1;

assign mul_ln42_54_fu_422_p1 = 26'd67107896;

assign mul_ln42_55_fu_375_p0 = sext_ln73_13_fu_45611_p1;

assign mul_ln42_55_fu_375_p1 = 26'd1164;

assign mul_ln42_56_fu_400_p0 = sext_ln73_13_fu_45611_p1;

assign mul_ln42_56_fu_400_p1 = 26'd67107556;

assign mul_ln42_57_fu_347_p0 = sext_ln73_13_fu_45611_p1;

assign mul_ln42_57_fu_347_p1 = 26'd956;

assign mul_ln42_58_fu_364_p0 = sext_ln42_28_fu_45623_p1;

assign mul_ln42_58_fu_364_p1 = 26'd67107713;

assign mul_ln42_59_fu_376_p0 = sext_ln42_28_fu_45623_p1;

assign mul_ln42_59_fu_376_p1 = 26'd67107170;

assign mul_ln42_5_fu_416_p0 = sext_ln42_1_fu_44845_p1;

assign mul_ln42_5_fu_416_p1 = 26'd647;

assign mul_ln42_60_fu_430_p0 = sext_ln42_28_fu_45623_p1;

assign mul_ln42_60_fu_430_p1 = 26'd2356;

assign mul_ln42_61_fu_438_p0 = sext_ln42_30_fu_45658_p1;

assign mul_ln42_61_fu_438_p1 = 26'd67106096;

assign mul_ln42_62_fu_397_p0 = sext_ln42_30_fu_45658_p1;

assign mul_ln42_62_fu_397_p1 = 26'd67107915;

assign mul_ln42_63_fu_445_p0 = sext_ln42_30_fu_45658_p1;

assign mul_ln42_63_fu_445_p1 = 26'd884;

assign mul_ln42_6_fu_396_p0 = sext_ln42_1_fu_44845_p1;

assign mul_ln42_6_fu_396_p1 = 26'd67107533;

assign mul_ln42_7_fu_443_p0 = sext_ln70_4_fu_44870_p1;

assign mul_ln42_7_fu_443_p1 = 26'd861;

assign mul_ln42_8_fu_388_p0 = sext_ln70_4_fu_44870_p1;

assign mul_ln42_8_fu_388_p1 = 26'd67107373;

assign mul_ln42_9_fu_365_p0 = sext_ln70_4_fu_44870_p1;

assign mul_ln42_9_fu_365_p1 = 26'd664;

assign mul_ln42_fu_427_p0 = sext_ln70_1_fu_44803_p1;

assign mul_ln42_fu_427_p1 = 26'd67107136;

assign mul_ln73_10_fu_426_p1 = 24'd16777129;

assign mul_ln73_11_fu_367_p0 = sext_ln42_7_fu_44951_p1;

assign mul_ln73_11_fu_367_p1 = 26'd67108590;

assign mul_ln73_12_fu_417_p0 = sext_ln70_8_fu_44968_p1;

assign mul_ln73_12_fu_417_p1 = 26'd67108375;

assign mul_ln73_13_fu_394_p1 = 25'd33554221;

assign mul_ln73_14_fu_359_p1 = 23'd46;

assign mul_ln73_15_fu_357_p0 = sext_ln70_11_fu_45028_p1;

assign mul_ln73_15_fu_357_p1 = 26'd67108504;

assign mul_ln73_16_fu_348_p1 = 23'd8388566;

assign mul_ln73_17_fu_409_p1 = 25'd33554254;

assign mul_ln73_18_fu_374_p0 = sext_ln70_12_fu_45053_p1;

assign mul_ln73_18_fu_374_p1 = 26'd335;

assign mul_ln73_19_fu_389_p0 = sext_ln42_14_fu_45136_p1;

assign mul_ln73_19_fu_389_p1 = 26'd67108568;

assign mul_ln73_1_fu_448_p1 = 25'd33554280;

assign mul_ln73_20_fu_435_p0 = sext_ln42_14_fu_45136_p1;

assign mul_ln73_20_fu_435_p1 = 26'd67108599;

assign mul_ln73_21_fu_418_p0 = sext_ln42_15_fu_45197_p1;

assign mul_ln73_21_fu_418_p1 = 26'd67108463;

assign mul_ln73_22_fu_361_p0 = sext_ln42_15_fu_45197_p1;

assign mul_ln73_22_fu_361_p1 = 26'd67108516;

assign mul_ln73_23_fu_424_p0 = sext_ln42_17_fu_45258_p1;

assign mul_ln73_23_fu_424_p1 = 26'd67108534;

assign mul_ln73_24_fu_437_p1 = 24'd16777119;

assign mul_ln73_25_fu_366_p0 = sext_ln70_15_fu_45313_p1;

assign mul_ln73_25_fu_366_p1 = 26'd339;

assign mul_ln73_26_fu_392_p0 = sext_ln70_17_fu_45355_p1;

assign mul_ln73_26_fu_392_p1 = 26'd282;

assign mul_ln73_27_fu_384_p1 = 22'd4194279;

assign mul_ln73_28_fu_380_p1 = 25'd149;

assign mul_ln73_29_fu_354_p0 = sext_ln70_20_fu_45458_p1;

assign mul_ln73_29_fu_354_p1 = 25'd184;

assign mul_ln73_2_fu_446_p0 = sext_ln70_2_fu_44828_p1;

assign mul_ln73_2_fu_446_p1 = 26'd304;

assign mul_ln73_30_fu_346_p0 = sext_ln70_20_fu_45458_p1;

assign mul_ln73_30_fu_346_p1 = 25'd225;

assign mul_ln73_31_fu_355_p1 = 23'd8388556;

assign mul_ln73_32_fu_444_p0 = sext_ln70_21_fu_45502_p1;

assign mul_ln73_32_fu_444_p1 = 26'd67108421;

assign mul_ln73_33_fu_415_p0 = sext_ln42_26_fu_45544_p1;

assign mul_ln73_33_fu_415_p1 = 26'd334;

assign mul_ln73_34_fu_383_p0 = sext_ln70_23_fu_45556_p1;

assign mul_ln73_34_fu_383_p1 = 26'd67108567;

assign mul_ln73_35_fu_350_p1 = 24'd16777140;

assign mul_ln73_36_fu_442_p1 = 25'd33554291;

assign mul_ln73_3_fu_352_p0 = sext_ln70_2_fu_44828_p1;

assign mul_ln73_3_fu_352_p1 = 26'd314;

assign mul_ln73_4_fu_450_p1 = 25'd249;

assign mul_ln73_5_fu_432_p0 = sext_ln70_4_fu_44870_p1;

assign mul_ln73_5_fu_432_p1 = 26'd67108545;

assign mul_ln73_6_fu_411_p0 = sext_ln42_3_fu_44882_p1;

assign mul_ln73_6_fu_411_p1 = 26'd67108452;

assign mul_ln73_7_fu_399_p0 = sext_ln42_3_fu_44882_p1;

assign mul_ln73_7_fu_399_p1 = 26'd271;

assign mul_ln73_8_fu_385_p1 = 25'd194;

assign mul_ln73_9_fu_379_p0 = sext_ln42_4_fu_44903_p1;

assign mul_ln73_9_fu_379_p1 = 26'd399;

assign mul_ln73_fu_431_p0 = sext_ln70_1_fu_44803_p1;

assign mul_ln73_fu_431_p1 = 26'd383;

assign p_cast112_cast_fu_45189_p1 = $signed(trunc_ln42_s_fu_45179_p4);

assign sext_ln111_1_fu_46671_p1 = $signed(add_ln111_27_fu_46665_p2);

assign sext_ln111_2_fu_46813_p1 = $signed(add_ln111_52_fu_46807_p2);

assign sext_ln111_3_fu_46949_p1 = $signed(add_ln111_77_fu_46943_p2);

assign sext_ln111_4_fu_46959_p1 = $signed(add_ln111_78_fu_46953_p2);

assign sext_ln111_5_fu_47107_p1 = $signed(add_ln111_104_fu_47101_p2);

assign sext_ln111_fu_46661_p1 = $signed(add_ln111_26_fu_46655_p2);

assign sext_ln42_10_fu_45015_p1 = $signed(trunc_ln42_6_fu_45005_p4);

assign sext_ln42_11_fu_45045_p1 = $signed(trunc_ln42_7_fu_45035_p4);

assign sext_ln42_12_fu_45078_p1 = $signed(trunc_ln42_8_fu_45068_p4);

assign sext_ln42_13_fu_45124_p1 = $signed(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15);

assign sext_ln42_14_fu_45136_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;

assign sext_ln42_14_fu_45136_p1 = sext_ln42_14_fu_45136_p0;

assign sext_ln42_15_fu_45197_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;

assign sext_ln42_15_fu_45197_p1 = sext_ln42_15_fu_45197_p0;

assign sext_ln42_16_fu_45250_p1 = $signed(trunc_ln42_10_fu_45240_p4);

assign sext_ln42_17_fu_45258_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;

assign sext_ln42_17_fu_45258_p1 = sext_ln42_17_fu_45258_p0;

assign sext_ln42_18_fu_45305_p1 = $signed(trunc_ln42_11_fu_45295_p4);

assign sext_ln42_19_fu_45335_p1 = $signed(trunc_ln42_12_fu_45325_p4);

assign sext_ln42_1_fu_44845_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;

assign sext_ln42_1_fu_44845_p1 = sext_ln42_1_fu_44845_p0;

assign sext_ln42_21_fu_45406_p1 = $signed(trunc_ln42_14_fu_45396_p4);

assign sext_ln42_22_fu_45450_p1 = $signed(trunc_ln42_15_fu_45440_p4);

assign sext_ln42_23_fu_45480_p1 = $signed(trunc_ln42_16_fu_45470_p4);

assign sext_ln42_24_fu_45494_p1 = $signed(trunc_ln42_17_fu_45484_p4);

assign sext_ln42_25_fu_45532_p1 = $signed(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5);

assign sext_ln42_26_fu_45544_p1 = $signed(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4);

assign sext_ln42_27_fu_45603_p1 = $signed(trunc_ln42_19_fu_45593_p4);

assign sext_ln42_28_fu_45623_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1;

assign sext_ln42_28_fu_45623_p1 = sext_ln42_28_fu_45623_p0;

assign sext_ln42_29_fu_45645_p1 = $signed(trunc_ln42_20_fu_45635_p4);

assign sext_ln42_2_fu_44862_p1 = $signed(trunc_ln42_2_fu_44852_p4);

assign sext_ln42_30_fu_45658_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9;

assign sext_ln42_30_fu_45658_p1 = sext_ln42_30_fu_45658_p0;

assign sext_ln42_31_fu_45675_p1 = $signed(trunc_ln42_21_fu_45665_p4);

assign sext_ln42_3_fu_44882_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;

assign sext_ln42_3_fu_44882_p1 = sext_ln42_3_fu_44882_p0;

assign sext_ln42_4_fu_44903_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;

assign sext_ln42_4_fu_44903_p1 = sext_ln42_4_fu_44903_p0;

assign sext_ln42_5_fu_44929_p1 = $signed(trunc_ln42_3_fu_44919_p4);

assign sext_ln42_6_fu_44943_p1 = $signed(trunc_ln42_4_fu_44933_p4);

assign sext_ln42_7_fu_44951_p1 = $signed(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3);

assign sext_ln42_8_fu_44985_p1 = $signed(trunc_ln42_5_fu_44975_p4);

assign sext_ln42_9_fu_44993_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;

assign sext_ln42_9_fu_44993_p1 = sext_ln42_9_fu_44993_p0;

assign sext_ln42_fu_44820_p1 = $signed(trunc_ln42_1_fu_44810_p4);

assign sext_ln70_11_fu_45028_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;

assign sext_ln70_11_fu_45028_p1 = sext_ln70_11_fu_45028_p0;

assign sext_ln70_12_fu_45053_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;

assign sext_ln70_12_fu_45053_p1 = sext_ln70_12_fu_45053_p0;

assign sext_ln70_13_fu_45059_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;

assign sext_ln70_13_fu_45059_p1 = sext_ln70_13_fu_45059_p0;

assign sext_ln70_15_fu_45313_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11;

assign sext_ln70_15_fu_45313_p1 = sext_ln70_15_fu_45313_p0;

assign sext_ln70_17_fu_45355_p1 = $signed(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9);

assign sext_ln70_1_fu_44803_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;

assign sext_ln70_1_fu_44803_p1 = sext_ln70_1_fu_44803_p0;

assign sext_ln70_20_fu_45458_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;

assign sext_ln70_20_fu_45458_p1 = sext_ln70_20_fu_45458_p0;

assign sext_ln70_21_fu_45502_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6;

assign sext_ln70_21_fu_45502_p1 = sext_ln70_21_fu_45502_p0;

assign sext_ln70_23_fu_45556_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;

assign sext_ln70_23_fu_45556_p1 = sext_ln70_23_fu_45556_p0;

assign sext_ln70_2_fu_44828_p1 = $signed(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8);

assign sext_ln70_4_fu_44870_p1 = $signed(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6);

assign sext_ln70_8_fu_44968_p0 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;

assign sext_ln70_8_fu_44968_p1 = sext_ln70_8_fu_44968_p0;

assign sext_ln73_10_fu_45464_p0 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7;

assign sext_ln73_10_fu_45464_p1 = sext_ln73_10_fu_45464_p0;

assign sext_ln73_11_fu_45571_p1 = $signed(shl_ln73_9_fu_45563_p3);

assign sext_ln73_12_fu_45583_p1 = $signed(shl_ln73_s_fu_45575_p3);

assign sext_ln73_13_fu_45611_p1 = $signed(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2);

assign sext_ln73_14_fu_45116_p1 = $signed(trunc_ln42_9_fu_45106_p4);

assign sext_ln73_15_fu_45392_p1 = $signed(trunc_ln42_13_fu_45382_p4);

assign sext_ln73_16_fu_45524_p1 = $signed(trunc_ln42_18_fu_45514_p4);

assign sext_ln73_1_fu_45151_p1 = $signed(shl_ln73_1_fu_45143_p3);

assign sext_ln73_2_fu_45169_p1 = $signed(shl_ln73_2_fu_45161_p3);

assign sext_ln73_3_fu_45212_p1 = $signed(shl_ln73_3_fu_45204_p3);

assign sext_ln73_4_fu_45230_p1 = $signed(shl_ln73_4_fu_45222_p3);

assign sext_ln73_5_fu_45273_p1 = $signed(shl_ln73_5_fu_45265_p3);

assign sext_ln73_6_fu_45285_p1 = $signed(shl_ln73_6_fu_45277_p3);

assign sext_ln73_7_fu_45343_p1 = $signed(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10);

assign sext_ln73_8_fu_45418_p1 = $signed(shl_ln73_7_fu_45410_p3);

assign sext_ln73_9_fu_45430_p1 = $signed(shl_ln73_8_fu_45422_p3);

assign sext_ln73_fu_45090_p1 = $signed(shl_ln_fu_45082_p3);

assign shl_ln111_1_fu_47165_p3 = {{add_ln111_1_fu_47159_p2}, {2'd0}};

assign shl_ln111_2_fu_47192_p3 = {{add_ln111_2_fu_47186_p2}, {2'd0}};

assign shl_ln111_3_fu_47209_p3 = {{add_ln111_3_fu_47204_p2}, {2'd0}};

assign shl_ln1_fu_47138_p3 = {{add_ln111_fu_47133_p2}, {2'd0}};

assign shl_ln73_1_fu_45143_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;

assign shl_ln73_1_fu_45143_p3 = {{shl_ln73_1_fu_45143_p1}, {7'd0}};

assign shl_ln73_2_fu_45161_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14;

assign shl_ln73_2_fu_45161_p3 = {{shl_ln73_2_fu_45161_p1}, {4'd0}};

assign shl_ln73_3_fu_45204_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;

assign shl_ln73_3_fu_45204_p3 = {{shl_ln73_3_fu_45204_p1}, {8'd0}};

assign shl_ln73_4_fu_45222_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13;

assign shl_ln73_4_fu_45222_p3 = {{shl_ln73_4_fu_45222_p1}, {1'd0}};

assign shl_ln73_5_fu_45265_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;

assign shl_ln73_5_fu_45265_p3 = {{shl_ln73_5_fu_45265_p1}, {8'd0}};

assign shl_ln73_6_fu_45277_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12;

assign shl_ln73_6_fu_45277_p3 = {{shl_ln73_6_fu_45277_p1}, {1'd0}};

assign shl_ln73_7_fu_45410_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;

assign shl_ln73_7_fu_45410_p3 = {{shl_ln73_7_fu_45410_p1}, {8'd0}};

assign shl_ln73_8_fu_45422_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8;

assign shl_ln73_8_fu_45422_p3 = {{shl_ln73_8_fu_45422_p1}, {3'd0}};

assign shl_ln73_9_fu_45563_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;

assign shl_ln73_9_fu_45563_p3 = {{shl_ln73_9_fu_45563_p1}, {5'd0}};

assign shl_ln73_s_fu_45575_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3;

assign shl_ln73_s_fu_45575_p3 = {{shl_ln73_s_fu_45575_p1}, {3'd0}};

assign shl_ln_fu_45082_p1 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16;

assign shl_ln_fu_45082_p3 = {{shl_ln_fu_45082_p1}, {6'd0}};

assign sub_ln73_1_fu_45100_p2 = ($signed(sub_ln73_fu_45094_p2) - $signed(sext_ln70_13_fu_45059_p1));

assign sub_ln73_2_fu_45155_p2 = ($signed(24'd0) - $signed(sext_ln73_1_fu_45151_p1));

assign sub_ln73_3_fu_45173_p2 = ($signed(sub_ln73_2_fu_45155_p2) - $signed(sext_ln73_2_fu_45169_p1));

assign sub_ln73_4_fu_45216_p2 = ($signed(25'd0) - $signed(sext_ln73_3_fu_45212_p1));

assign sub_ln73_5_fu_45234_p2 = ($signed(sub_ln73_4_fu_45216_p2) - $signed(sext_ln73_4_fu_45230_p1));

assign sub_ln73_6_fu_45289_p2 = ($signed(sext_ln73_5_fu_45273_p1) - $signed(sext_ln73_6_fu_45285_p1));

assign sub_ln73_7_fu_45434_p2 = ($signed(sext_ln73_9_fu_45430_p1) - $signed(sext_ln73_8_fu_45418_p1));

assign sub_ln73_fu_45094_p2 = ($signed(23'd0) - $signed(sext_ln73_fu_45090_p1));

assign trunc_ln3_fu_45679_p4 = {{mul_ln73_fu_431_p2[25:12]}};

assign trunc_ln42_10_fu_45240_p4 = {{sub_ln73_5_fu_45234_p2[24:12]}};

assign trunc_ln42_11_fu_45295_p4 = {{sub_ln73_6_fu_45289_p2[24:12]}};

assign trunc_ln42_12_fu_45325_p4 = {{mul_ln73_24_fu_437_p2[23:12]}};

assign trunc_ln42_13_fu_45382_p4 = {{mul_ln73_27_fu_384_p2[21:12]}};

assign trunc_ln42_14_fu_45396_p4 = {{mul_ln73_28_fu_380_p2[24:12]}};

assign trunc_ln42_15_fu_45440_p4 = {{sub_ln73_7_fu_45434_p2[24:12]}};

assign trunc_ln42_16_fu_45470_p4 = {{mul_ln73_29_fu_354_p2[24:12]}};

assign trunc_ln42_17_fu_45484_p4 = {{mul_ln73_30_fu_346_p2[24:12]}};

assign trunc_ln42_18_fu_45514_p4 = {{mul_ln73_31_fu_355_p2[22:12]}};

assign trunc_ln42_19_fu_45593_p4 = {{add_ln73_fu_45587_p2[21:12]}};

assign trunc_ln42_1_fu_44810_p4 = {{mul_ln73_1_fu_448_p2[24:12]}};

assign trunc_ln42_20_fu_45635_p4 = {{mul_ln73_35_fu_350_p2[23:12]}};

assign trunc_ln42_21_fu_45665_p4 = {{mul_ln73_36_fu_442_p2[24:12]}};

assign trunc_ln42_2_fu_44852_p4 = {{mul_ln73_4_fu_450_p2[24:12]}};

assign trunc_ln42_3_fu_44919_p4 = {{mul_ln73_8_fu_385_p2[24:12]}};

assign trunc_ln42_4_fu_44933_p4 = {{mul_ln73_10_fu_426_p2[23:12]}};

assign trunc_ln42_5_fu_44975_p4 = {{mul_ln73_13_fu_394_p2[24:12]}};

assign trunc_ln42_6_fu_45005_p4 = {{mul_ln73_14_fu_359_p2[22:12]}};

assign trunc_ln42_7_fu_45035_p4 = {{mul_ln73_16_fu_348_p2[22:12]}};

assign trunc_ln42_8_fu_45068_p4 = {{mul_ln73_17_fu_409_p2[24:12]}};

assign trunc_ln42_9_fu_45106_p4 = {{sub_ln73_1_fu_45100_p2[22:12]}};

assign trunc_ln42_s_fu_45179_p4 = {{sub_ln73_3_fu_45173_p2[23:12]}};

assign trunc_ln58_10_fu_45789_p4 = {{mul_ln73_19_fu_389_p2[25:12]}};

assign trunc_ln58_11_fu_45799_p4 = {{mul_ln73_21_fu_418_p2[25:12]}};

assign trunc_ln58_12_fu_45809_p4 = {{mul_ln42_33_fu_395_p2[25:12]}};

assign trunc_ln58_13_fu_45819_p4 = {{mul_ln42_37_fu_414_p2[25:12]}};

assign trunc_ln58_14_fu_45829_p4 = {{mul_ln42_41_fu_362_p2[25:12]}};

assign trunc_ln58_15_fu_45839_p4 = {{mul_ln42_43_fu_434_p2[25:12]}};

assign trunc_ln58_16_fu_45849_p4 = {{mul_ln42_45_fu_404_p2[25:12]}};

assign trunc_ln58_17_fu_45859_p4 = {{mul_ln42_49_fu_349_p2[25:12]}};

assign trunc_ln58_18_fu_45869_p4 = {{mul_ln42_54_fu_422_p2[25:12]}};

assign trunc_ln58_19_fu_45879_p4 = {{mul_ln42_61_fu_438_p2[25:12]}};

assign trunc_ln58_1_fu_45689_p4 = {{mul_ln42_2_fu_401_p2[25:12]}};

assign trunc_ln58_20_fu_45889_p4 = {{mul_ln42_fu_427_p2[25:12]}};

assign trunc_ln58_21_fu_45899_p4 = {{mul_ln73_2_fu_446_p2[25:12]}};

assign trunc_ln58_22_fu_45909_p4 = {{mul_ln42_5_fu_416_p2[25:12]}};

assign trunc_ln58_23_fu_45919_p4 = {{mul_ln42_8_fu_388_p2[25:12]}};

assign trunc_ln58_24_fu_45929_p4 = {{mul_ln73_9_fu_379_p2[25:12]}};

assign trunc_ln58_25_fu_45939_p4 = {{mul_ln42_12_fu_451_p2[25:12]}};

assign trunc_ln58_26_fu_45949_p4 = {{mul_ln42_24_fu_408_p2[25:12]}};

assign trunc_ln58_27_fu_45959_p4 = {{mul_ln42_27_fu_402_p2[25:12]}};

assign trunc_ln58_28_fu_45969_p4 = {{mul_ln73_23_fu_424_p2[25:12]}};

assign trunc_ln58_29_fu_45979_p4 = {{mul_ln42_31_fu_453_p2[25:12]}};

assign trunc_ln58_2_fu_45699_p4 = {{mul_ln42_4_fu_353_p2[25:12]}};

assign trunc_ln58_30_fu_45989_p4 = {{mul_ln42_34_fu_378_p2[25:12]}};

assign trunc_ln58_31_fu_45999_p4 = {{mul_ln42_38_fu_452_p2[25:12]}};

assign trunc_ln58_32_fu_46009_p4 = {{mul_ln42_44_fu_373_p2[25:12]}};

assign trunc_ln58_33_fu_46019_p4 = {{mul_ln42_46_fu_429_p2[25:12]}};

assign trunc_ln58_34_fu_46029_p4 = {{mul_ln73_33_fu_415_p2[25:12]}};

assign trunc_ln58_35_fu_46039_p4 = {{mul_ln42_52_fu_391_p2[25:12]}};

assign trunc_ln58_36_fu_46049_p4 = {{mul_ln42_55_fu_375_p2[25:12]}};

assign trunc_ln58_37_fu_46059_p4 = {{mul_ln42_58_fu_364_p2[25:12]}};

assign trunc_ln58_38_fu_46069_p4 = {{mul_ln42_1_fu_423_p2[25:12]}};

assign trunc_ln58_39_fu_46079_p4 = {{mul_ln42_3_fu_436_p2[25:12]}};

assign trunc_ln58_3_fu_45709_p4 = {{mul_ln42_7_fu_443_p2[25:12]}};

assign trunc_ln58_40_fu_46089_p4 = {{mul_ln42_6_fu_396_p2[25:12]}};

assign trunc_ln58_41_fu_46099_p4 = {{mul_ln73_5_fu_432_p2[25:12]}};

assign trunc_ln58_42_fu_46109_p4 = {{mul_ln42_10_fu_356_p2[25:12]}};

assign trunc_ln58_43_fu_46119_p4 = {{mul_ln42_13_fu_441_p2[25:12]}};

assign trunc_ln58_44_fu_46129_p4 = {{mul_ln42_15_fu_413_p2[25:12]}};

assign trunc_ln58_45_fu_46139_p4 = {{mul_ln42_18_fu_387_p2[25:12]}};

assign trunc_ln58_46_fu_46149_p4 = {{mul_ln42_20_fu_406_p2[25:12]}};

assign trunc_ln58_47_fu_46159_p4 = {{mul_ln42_25_fu_398_p2[25:12]}};

assign trunc_ln58_48_fu_46169_p4 = {{mul_ln73_20_fu_435_p2[25:12]}};

assign trunc_ln58_49_fu_46179_p4 = {{mul_ln73_22_fu_361_p2[25:12]}};

assign trunc_ln58_4_fu_45719_p4 = {{mul_ln73_6_fu_411_p2[25:12]}};

assign trunc_ln58_50_fu_46189_p4 = {{mul_ln42_29_fu_439_p2[25:12]}};

assign trunc_ln58_51_fu_46199_p4 = {{mul_ln73_25_fu_366_p2[25:12]}};

assign trunc_ln58_52_fu_46209_p4 = {{mul_ln42_35_fu_428_p2[25:12]}};

assign trunc_ln58_53_fu_46219_p4 = {{mul_ln42_39_fu_449_p2[25:12]}};

assign trunc_ln58_54_fu_46229_p4 = {{mul_ln42_40_fu_405_p2[25:12]}};

assign trunc_ln58_55_fu_46239_p4 = {{mul_ln42_42_fu_393_p2[25:12]}};

assign trunc_ln58_56_fu_46249_p4 = {{mul_ln42_47_fu_419_p2[25:12]}};

assign trunc_ln58_57_fu_46259_p4 = {{mul_ln42_50_fu_360_p2[25:12]}};

assign trunc_ln58_58_fu_46269_p4 = {{mul_ln73_34_fu_383_p2[25:12]}};

assign trunc_ln58_59_fu_46279_p4 = {{mul_ln42_56_fu_400_p2[25:12]}};

assign trunc_ln58_5_fu_45729_p4 = {{mul_ln73_11_fu_367_p2[25:12]}};

assign trunc_ln58_60_fu_46289_p4 = {{mul_ln42_59_fu_376_p2[25:12]}};

assign trunc_ln58_61_fu_46299_p4 = {{mul_ln42_62_fu_397_p2[25:12]}};

assign trunc_ln58_62_fu_46309_p4 = {{mul_ln73_3_fu_352_p2[25:12]}};

assign trunc_ln58_63_fu_46319_p4 = {{mul_ln42_9_fu_365_p2[25:12]}};

assign trunc_ln58_64_fu_46329_p4 = {{mul_ln73_7_fu_399_p2[25:12]}};

assign trunc_ln58_65_fu_46339_p4 = {{mul_ln42_11_fu_420_p2[25:12]}};

assign trunc_ln58_66_fu_46349_p4 = {{mul_ln42_14_fu_390_p2[25:12]}};

assign trunc_ln58_67_fu_46359_p4 = {{mul_ln42_16_fu_407_p2[25:12]}};

assign trunc_ln58_68_fu_46369_p4 = {{mul_ln42_19_fu_381_p2[25:12]}};

assign trunc_ln58_69_fu_46379_p4 = {{mul_ln42_21_fu_351_p2[25:12]}};

assign trunc_ln58_6_fu_45739_p4 = {{mul_ln73_12_fu_417_p2[25:12]}};

assign trunc_ln58_70_fu_46389_p4 = {{mul_ln73_18_fu_374_p2[25:12]}};

assign trunc_ln58_71_fu_46399_p4 = {{mul_ln42_26_fu_440_p2[25:12]}};

assign trunc_ln58_72_fu_46409_p4 = {{mul_ln42_28_fu_447_p2[25:12]}};

assign trunc_ln58_73_fu_46419_p4 = {{mul_ln42_30_fu_382_p2[25:12]}};

assign trunc_ln58_74_fu_46429_p4 = {{mul_ln42_32_fu_403_p2[25:12]}};

assign trunc_ln58_75_fu_46439_p4 = {{mul_ln42_36_fu_369_p2[25:12]}};

assign trunc_ln58_76_fu_46449_p4 = {{mul_ln73_26_fu_392_p2[25:12]}};

assign trunc_ln58_77_fu_46459_p4 = {{mul_ln73_32_fu_444_p2[25:12]}};

assign trunc_ln58_78_fu_46469_p4 = {{mul_ln42_48_fu_372_p2[25:12]}};

assign trunc_ln58_79_fu_46479_p4 = {{mul_ln42_51_fu_433_p2[25:12]}};

assign trunc_ln58_7_fu_45749_p4 = {{mul_ln42_17_fu_363_p2[25:12]}};

assign trunc_ln58_80_fu_46489_p4 = {{mul_ln42_53_fu_377_p2[25:12]}};

assign trunc_ln58_81_fu_46499_p4 = {{mul_ln42_57_fu_347_p2[25:12]}};

assign trunc_ln58_82_fu_46509_p4 = {{mul_ln42_60_fu_430_p2[25:12]}};

assign trunc_ln58_83_fu_46519_p4 = {{mul_ln42_63_fu_445_p2[25:12]}};

assign trunc_ln58_8_fu_45759_p4 = {{mul_ln73_15_fu_357_p2[25:12]}};

assign trunc_ln58_9_fu_45769_p4 = {{mul_ln42_22_fu_370_p2[25:12]}};

assign trunc_ln58_s_fu_45779_p4 = {{mul_ln42_23_fu_368_p2[25:12]}};

assign trunc_ln_fu_44889_p1 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;

assign trunc_ln_fu_44889_p4 = {{trunc_ln_fu_44889_p1[15:2]}};

always @ (posedge ap_clk) begin
    ap_return_0_int_reg[1:0] <= 2'b00;
    ap_return_1_int_reg[1:0] <= 2'b00;
    ap_return_2_int_reg[1:0] <= 2'b00;
    ap_return_3_int_reg[1:0] <= 2'b00;
end

endmodule //myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_mult_s
