<HTML>
<HEAD>
<TITLE>Map Report</TITLE>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Mrp"></A>                         Lattice Mapping Report File

Design:  soc_golden_gsrd
Family:  LAV-AT
Device:  LAV-AT-E70ES1
Package: LFG1156
Performance Grade:  1

Mapper:    version Radiant Software (64-bit) 2024.1.1.237.0  Patch Version(s)
     22225
Mapped on: Fri Aug 30 08:33:06 2024

<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -pdc C:/Users/SKothari/Downloads/GSRD2.0_Avant_CPNX_Beta/Fin
     al_Beta_Testing/golden_avant/soc_golden_gsrd/source/impl_1/soc_board_constr
     aints.pdc -i soc_golden_gsrd_impl_1_syn.udb -o
     soc_golden_gsrd_impl_1_map.udb -mp soc_golden_gsrd_impl_1.mrp -hierrpt -gui
     -msgset C:/Users/SKothari/Downloads/GSRD2.0_Avant_CPNX_Beta/Final_Beta_Test
     ing/golden_avant/soc_golden_gsrd/promote.xml

<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>

   Number of registers:        33552 out of 399111 (8%)
      Number of SLICE         registers: 33550 out of 397440 (8%)
      Number of PIO Input     registers:    1 out of   557 (&lt;1%)
      Number of PIO Output    registers:    1 out of   557 (&lt;1%)
      Number of PIO Tri-State registers:    0 out of   557 (0%)
   Number of LUT4s:            51737 out of 397440 (13%)
      Number used as logic LUT4s:            33759
      Number used as distributed RAM:        13296 (6 per 16X4 or 32X2 RAM)
      Number used as ripple logic:            4682 (2 per CCU2)
   Number of PIOs used/reserved:  138 out of   557 (25%)
      Number of wide range IOs used/reserved:   24 out of   98 (24%)
      Number of high performance IOs used/reserved:  112 out of  459 (24%)
      Number of generic IOs used:    2
                                 (either wide range or high performance)
      Number of wide range IOs reserved:    4 (per sysConfig/prohibit
                                                  constraint)
      Number of high performance IOs reserved:   36 (per DDRPHY)
      Number of IOs used:   98
        Number used for single ended IO:   84
        Number of pairs used for differential IO:    7
        Number allocated to wide range IOs:   20 out of   98 (20%)
        Number allocated to high performance IOs:   76 out of  459 (17%)
        Number not allocated:    2
                              (either wide range or high performance)
   Number of IDDR/ODDR functions used:     10 out of  1114 (1%)
      Number of IDDR functions:                5
                IDDRX1:           5
      Number of ODDR functions:                5
                ODDRX1:           5
   Number of IOs using at least one DDR function: 10 (0 differential)
      Number of IOs using IDDR only:           5 (0 differential)
      Number of IOs using ODDR only:           5 (0 differential)
   Minimum Number of 32K Block RAMs:     96 out of 990 (10%)
   (PAR may use additional resources. Please refer to PAR report for final
     resource utilization numbers)
      Number of 32K-RAM:         96
   Minimum Number of DSP Blocks:          6 out of 1800 (&lt;1%)
   (PAR may use additional resources. Please refer to PAR report for final
     resource utilization numbers)
      Number of MULT18X18:        4
      Number of MULTADDSUB18X18:  2
   Number of PLLs:                2 out of 11 (18%)
   Number of DDRDLLs:             0 out of 13 (0%)
   Number of DLLDELs:             0 out of 44 (0%)
   Number of DCSs:                0 out of 4 (0%)
   Number of DCCs:                1 out of 344 (&lt;1%)
   Number of ECLKDIVs:            1 out of 45 (2%)
   Number of ECLKSYNCs:           1 out of 54 (2%)
   Number of DDRPHYs:             1 out of 3 (33%)
   Number of Oscillator:          1 out of 1 (100%)
   Number of GSR:                 0 out of 1 (0%)
   Number of TSALL:               0 out of 1 (0%)
   Number of JTAG:                1 out of 1 (100%)
   Number of LMMI Slave:          1 out of 1 (100%)
   Number of Config WDT:          0 out of 1 (0%)
   Number of Clocks:  14
      Net sclk_o_c: 6537 loads, 6537 rising, 0 falling (Driver: Pin
     lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.u_eclkdiv/ECLKDIVOUT)
      Net rgmii_txc_o_Z[0]: 25796 loads, 25796 rising, 0 falling (Driver: Pin
     pll0_inst.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP)
      Net pll0_inst_clkos2_o_net: 2996 loads, 2996 rising, 0 falling (Driver:
     Pin pll0_inst.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOS2)
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.eclk: 2 loads, 2
     rising, 0 falling (Driver: Pin
     lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.u_eclksync/ECLKOUT)
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.pll_clkophy: 1
     loads, 1 rising, 0 falling (Driver: Pin lpddr4_mc_contr0_inst.lscc_mc_avant
     _inst.u_ddrphy.pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOPHY)
      Net pll_refclk_i_c: 1 loads, 1 rising, 0 falling (Driver: Port
     pll_refclk_i)
      Net secured_signal_21012: 81 loads, 5 rising, 76 falling (Driver: Pin
     secured_comp_18329/JTCK)
      Net secured_signal_21041: 83 loads, 82 rising, 1 falling (Driver: Pin
     secured_comp_18204/CLKO)
      Net pll0_inst_clkos_o_net: 9 loads, 9 rising, 0 falling (Driver: Pin
     pll0_inst.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOS)
      Net rgmii_mdc_o_c: 105 loads, 104 rising, 1 falling (Driver: Pin
     osc0_inst.lscc_osc_inst.u_OSC/CLKOUT)
      Net pll0_inst.lscc_pll_inst.clkout_testclk_o: 15 loads, 15 rising, 0
     falling (Driver: Pin
     pll0_inst.lscc_pll_inst.gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES)
      Net pll0_inst.lscc_pll_inst.lmmi_clk_w: 1 loads, 1 rising, 0 falling
     (Driver: Pin pll0_inst.lscc_pll_inst.u_pll_init_bw.gen_bw_init.u_pll_lmmi_m
     ux.u_sw_lmmi_mux.LMMICLK_OUT_cZ/Z)
      Net clk_125_in_c: 37 loads, 37 rising, 0 falling (Driver: Port clk_125_in)
      Net rgmii_rxc_i_c: 319 loads, 319 rising, 0 falling (Driver: Port
     rgmii_rxc_i)
   Number of Clock Enables:  1651
      Net phy_resetn_o_c: 19 loads, 19 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.rst_n: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.wr_rd_trn_done_pulse: 1
     loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.dfi_cke_p0_w[0]: 4
     loads, 0 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.N_575: 1 loads, 1
     SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.u_mem_sync.N_22: 6
     loads, 6 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.pll_inst.gen_apb.u_a
     pb.bus_sm_ns_0_sqmuxa: 21 loads, 21 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.pll_inst.gen_apb.u_a
     pb.N_48_i: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.pll_inst.gen_apb.u_a
     pb.un1_apb_pslverr_nxt_1_sqmuxa_1_0: 16 loads, 16 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.pll_inst.gen_apb.u_a
     pb.N_45_i: 2 loads, 2 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.pll_inst.gen_apb.u_a
     pb.req_timere: 8 loads, 8 SLICEs
      Net apb_interconnect0_inst_APB_M02_interconnect_PSELx: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_apb_int_
     2x1.u_lscc_apb_arbmux.arb_en_r: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.N_46_i: 2
     loads, 2 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_apb_int_
     2x1.u_lscc_apb_arbmux.u_lscc_apb_arbiter.apb_gnt_o_2_sqmuxa_i: 2 loads, 2
     SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_ahbl2apb
     .lscc_ahbl2apb_inst.ahbl_req_rdy_w: 13 loads, 13 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_ahbl2apb
     .lscc_ahbl2apb_inst.un1_ahbl_hrdata_o_0_sqmuxa_0: 32 loads, 32 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_ahbl2apb
     .lscc_ahbl2apb_inst.un2_ns_ahbl_sm_1_0: 32 loads, 32 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_ahbl2apb
     .lscc_ahbl2apb_inst.un2_ns_ahbl_sm_1: 13 loads, 13 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu_AHBL
     _M1_DATA_interconnect_HREADYOUT_interconnect: 34 loads, 34 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.IBusSimplePlugin_fetchPc_inc6: 2 loads, 2 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u._zz_81__1_sqmuxa_i: 2 loads, 2 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.IBusSimplePlugin_fetchPc_pcReg4: 30 loads, 30 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.decode_arbitration_isStuckByOthers_i: 60 loads, 60 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.execute_arbitration_isValid6: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.execute_arbitration_isStuck_i: 210 loads, 210 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.CsrPlugin_interruptJump: 31 loads, 31 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.CsrPlugin_mstatus_MIE_2_sqmuxa_i: 4 loads, 4 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.execute_LightShifterPlugin_isActive_1_sqmuxa_i: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.CsrPlugin_mie_MEIE_0_sqmuxa: 3 loads, 3 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.execute_LightShifterPlugin_isActive_0_sqmuxa: 5 loads, 5 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.memory_arbitration_isValid6: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.memory_arbitration_haltItself6_i: 48 loads, 48 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu_AHBL
     _M0_INSTR_interconnect_HREADYOUT_interconnect: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u._zz_145_: 5 loads, 5 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.un1_CsrPlugin_interrupt_valid21_i: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.IBusSimplePlugin_rspJoin_rspBuffer_c.pushing: 30 loads, 30 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.IBusSimplePlugin_rspJoin_rspBuffer_c.risingOccupancy_1_sqmuxa_i: 1 loads,
     1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.N_49: 1
     loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_iahbl_in
     t_1x2.lscc_ahbl_interconnect_inst.ahb_lite_bus.u_lscc_ahbl_bus.u_lscc_ahbl_
     multiplexor.N_67_i: 3 loads, 3 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_in
     st.lscc_sys_mem_inst.N_102_i: 16 loads, 0 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.sys_mem_in
     st.lscc_sys_mem_inst.mem1_req_arb_w: 16 loads, 0 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.p_wr_cdc_r5: 2
     loads, 2 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.reg_rd_en: 32
     loads, 32 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.int_enable_reg
     _0_sqmuxa: 2 loads, 2 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.odtr_odtd_ca_0
     _sqmuxa: 14 loads, 14 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.reset_reg_0_sq
     muxa: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.scratch_1_r_0_
     sqmuxa: 32 loads, 32 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.scratch_0_r_0_
     sqmuxa: 32 loads, 32 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.tsr_adrctrl_dl
     y_val_incr_0_sqmuxa: 18 loads, 18 SLICEs
      Net
     lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.un1_s_cntr_eq_1: 1
     loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.N_40: 1 loads,
     1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.int_status_reg
     ce[1]: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.disable_clkoph
     y_r_0_sqmuxa: 3 loads, 3 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.read_latency_o
     _0_sqmuxa: 12 loads, 12 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_cntr_re: 18
     loads, 18 SLICEs
      Net
     lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_dfi_reset_n_o6: 6
     loads, 6 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.trn_status_reg
     _0_sqmuxa: 20 loads, 20 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.trn_operation_
     reg_0_sqmuxa: 9 loads, 9 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_mrw_o8: 14
     loads, 14 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_apbwr_en: 10
     loads, 10 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_apb_data_r_0
     _sqmuxa: 18 loads, 18 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.rd_fifo_
     en_w: 290 loads, 290 SLICEs
      Net
     lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.axi_bid_o5: 4
     loads, 4 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[248]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[240]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[232]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[224]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[216]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[208]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[200]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[192]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[184]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[176]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[168]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[160]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[152]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[144]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[136]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[128]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[120]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[112]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[104]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[96]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[88]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[80]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[72]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[64]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[56]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[48]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[40]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[32]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[24]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[16]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[8]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.sig_axi_
     wdata_dce[0]: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.wr_nstat
     e_1_sqmuxa_i: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.un1_N_5_
     mux_0_i: 32 loads, 32 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.u_int_fi
     fo.u_fifo.un1_wr_en_i: 4 loads, 4 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.u_int_fi
     fo.u_fifo.rd_fifo_en_w: 8 loads, 8 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.u_int_fi
     fo.u_fifo.un1_rd_en_i_0: 4 loads, 4 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.u_int_fi
     fo.genblk1.u_fwft.un1_rd_en_i: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_
     ctrl_fifo.u_fifo_dc.rd_sig_mv_w: 2 loads, 2 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_
     ctrl_fifo.u_fifo_dc.rd_fifo_en_w: 50 loads, 50 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_
     ctrl_fifo.u_fifo_dc.wr_sig_mv_w: 2 loads, 2 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_
     data_fifo.u_fifo_dc.N_1988[0]: 5 loads, 5 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_
     data_fifo.u_fifo_dc.wr_sig_mv_w: 5 loads, 5 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_
     resp_fifo.u_fifo_dc.rd_sig_mv_w: 3 loads, 3 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_
     resp_fifo.u_fifo_dc.rd_fifo_en_w: 4 loads, 4 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_
     resp_fifo.u_fifo_dc.wr_sig_mv_w: 3 loads, 3 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.axi_rd_o
     utstanding19_1: 49 loads, 49 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.un1_rd_c
     trl_fifo_wrdata: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_
     ctrl_fifo.u_fifo_dc.rd_sig_mv_w: 2 loads, 2 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_
     ctrl_fifo.u_fifo_dc.wr_sig_mv_w: 2 loads, 2 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_
     ctrl_fifo.u_fifo_dc.rd_fifo_en_w: 50 loads, 50 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp
     .rd_rsp_data_fifo_rd: 260 loads, 260 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp
     .un1_axi_rready_i_1: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp
     .un3_rd_rsp_data_fifo_rd: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp
     .u_data_fifo.u_fifo_dc.N_1987[0]: 5 loads, 5 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp
     .u_data_fifo.u_fifo_dc.rd_fifo_en_w: 261 loads, 261 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp
     .u_data_fifo.u_fifo_dc.wr_sig_mv_w: 5 loads, 5 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp
     .u_data_fifo.genblk1.u_fwft.un1_rd_en_i_1: 1 loads, 1 SLICEs
      Net secured_signal_8545: 5 loads, 5 SLICEs
      Net secured_signal_8610: 1 loads, 1 SLICEs
      Net secured_signal_8938: 5 loads, 5 SLICEs
      Net secured_signal_9002: 1 loads, 1 SLICEs
      Net secured_signal_9207: 5 loads, 5 SLICEs
      Net secured_signal_9273: 1 loads, 1 SLICEs
      Net secured_signal_9469: 5 loads, 5 SLICEs
      Net secured_signal_9552: 1 loads, 1 SLICEs
      Net secured_signal_9738: 3 loads, 3 SLICEs
      Net secured_signal_9989: 3 loads, 3 SLICEs
      Net secured_signal_10236: 3 loads, 3 SLICEs
      Net secured_signal_10487: 3 loads, 3 SLICEs
      Net secured_signal_10731: 11 loads, 11 SLICEs
      Net secured_signal_10854: 9 loads, 9 SLICEs
      Net secured_signal_10857: 7 loads, 7 SLICEs
      Net secured_signal_10893: 12 loads, 12 SLICEs
      Net secured_signal_10926: 1 loads, 1 SLICEs
      Net secured_signal_10947: 8 loads, 8 SLICEs
      Net secured_signal_10982: 5 loads, 5 SLICEs
      Net secured_signal_11368: 10 loads, 10 SLICEs
      Net secured_signal_11587: 8 loads, 8 SLICEs
      Net secured_signal_11682: 1 loads, 1 SLICEs
      Net secured_signal_11684: 1 loads, 1 SLICEs
      Net secured_signal_11707: 1 loads, 1 SLICEs
      Net secured_signal_11709: 1 loads, 1 SLICEs
      Net secured_signal_11740: 4 loads, 4 SLICEs
      Net secured_signal_11741: 4 loads, 4 SLICEs
      Net secured_signal_11758: 14 loads, 14 SLICEs
      Net secured_signal_12559: 3 loads, 3 SLICEs
      Net secured_signal_13078: 1 loads, 1 SLICEs
      Net secured_signal_13081: 1 loads, 1 SLICEs
      Net secured_signal_13084: 1 loads, 1 SLICEs
      Net secured_signal_13624: 8 loads, 8 SLICEs
      Net secured_signal_13625: 1 loads, 1 SLICEs
      Net secured_signal_13626: 1 loads, 1 SLICEs
      Net secured_signal_13627: 1 loads, 1 SLICEs
      Net secured_signal_13628: 1 loads, 1 SLICEs
      Net secured_signal_14242: 1 loads, 1 SLICEs
      Net secured_signal_14243: 1 loads, 1 SLICEs
      Net secured_signal_15148: 3 loads, 3 SLICEs
      Net secured_signal_15151: 3 loads, 3 SLICEs
      Net secured_signal_15155: 3 loads, 3 SLICEs
      Net secured_signal_15159: 3 loads, 3 SLICEs
      Net secured_signal_15163: 3 loads, 3 SLICEs
      Net secured_signal_15167: 3 loads, 3 SLICEs
      Net secured_signal_15255: 7 loads, 7 SLICEs
      Net secured_signal_15434: 1 loads, 1 SLICEs
      Net secured_signal_15688: 9 loads, 9 SLICEs
      Net secured_signal_15707: 8 loads, 8 SLICEs
      Net secured_signal_15708: 9 loads, 9 SLICEs
      Net secured_signal_15721: 8 loads, 8 SLICEs
      Net secured_signal_15722: 9 loads, 9 SLICEs
      Net secured_signal_15723: 8 loads, 8 SLICEs
      Net secured_signal_15724: 9 loads, 9 SLICEs
      Net secured_signal_15807: 16 loads, 16 SLICEs
      Net secured_signal_15808: 16 loads, 16 SLICEs
      Net secured_signal_15811: 16 loads, 16 SLICEs
      Net secured_signal_15812: 16 loads, 16 SLICEs
      Net secured_signal_15813: 3 loads, 3 SLICEs
      Net secured_signal_15928: 1 loads, 1 SLICEs
      Net secured_signal_15929: 6 loads, 6 SLICEs
      Net secured_signal_15930: 6 loads, 6 SLICEs
      Net secured_signal_15945: 6 loads, 6 SLICEs
      Net secured_signal_16337: 1 loads, 1 SLICEs
      Net secured_signal_16338: 1 loads, 1 SLICEs
      Net secured_signal_16339: 1 loads, 1 SLICEs
      Net secured_signal_16340: 1 loads, 1 SLICEs
      Net secured_signal_16341: 1 loads, 1 SLICEs
      Net secured_signal_16342: 1 loads, 1 SLICEs
      Net secured_signal_16343: 1 loads, 1 SLICEs
      Net secured_signal_16344: 1 loads, 1 SLICEs
      Net secured_signal_16345: 26 loads, 26 SLICEs
      Net secured_signal_16346: 6 loads, 6 SLICEs
      Net secured_signal_16347: 26 loads, 26 SLICEs
      Net secured_signal_16348: 6 loads, 6 SLICEs
      Net secured_signal_16349: 26 loads, 26 SLICEs
      Net secured_signal_16350: 6 loads, 6 SLICEs
      Net secured_signal_16351: 26 loads, 26 SLICEs
      Net secured_signal_16352: 6 loads, 6 SLICEs
      Net secured_signal_16353: 10 loads, 10 SLICEs
      Net secured_signal_16362: 10 loads, 10 SLICEs
      Net secured_signal_16375: 10 loads, 10 SLICEs
      Net secured_signal_16384: 10 loads, 10 SLICEs
      Net secured_signal_16397: 1 loads, 1 SLICEs
      Net secured_signal_16398: 1 loads, 1 SLICEs
      Net secured_signal_16399: 1 loads, 1 SLICEs
      Net secured_signal_16400: 41 loads, 41 SLICEs
      Net secured_signal_16401: 41 loads, 41 SLICEs
      Net secured_signal_17074: 41 loads, 41 SLICEs
      Net secured_signal_17075: 41 loads, 41 SLICEs
      Net secured_signal_17076: 41 loads, 41 SLICEs
      Net secured_signal_17077: 41 loads, 41 SLICEs
      Net secured_signal_17128: 41 loads, 41 SLICEs
      Net secured_signal_17134: 41 loads, 41 SLICEs
      Net secured_signal_17387: 8 loads, 8 SLICEs
      Net secured_signal_17398: 6 loads, 6 SLICEs
      Net secured_signal_17410: 1 loads, 1 SLICEs
      Net secured_signal_17411: 1 loads, 1 SLICEs
      Net secured_signal_17412: 1 loads, 1 SLICEs
      Net secured_signal_17413: 1 loads, 1 SLICEs
      Net secured_signal_17459: 1 loads, 1 SLICEs
      Net secured_signal_17465: 1 loads, 1 SLICEs
      Net secured_signal_17468: 1 loads, 1 SLICEs
      Net secured_signal_17470: 1 loads, 1 SLICEs
      Net secured_signal_17472: 1 loads, 1 SLICEs
      Net secured_signal_17473: 1 loads, 1 SLICEs
      Net secured_signal_17474: 3 loads, 3 SLICEs
      Net secured_signal_17475: 3 loads, 3 SLICEs
      Net secured_signal_17712: 7 loads, 7 SLICEs
      Net secured_signal_17721: 7 loads, 7 SLICEs
      Net secured_signal_17765: 1 loads, 1 SLICEs
      Net secured_signal_17827: 1 loads, 1 SLICEs
      Net secured_signal_17844: 7 loads, 7 SLICEs
      Net secured_signal_17853: 7 loads, 7 SLICEs
      Net secured_signal_17897: 1 loads, 1 SLICEs
      Net secured_signal_17959: 1 loads, 1 SLICEs
      Net secured_signal_17976: 7 loads, 7 SLICEs
      Net secured_signal_17985: 7 loads, 7 SLICEs
      Net secured_signal_18029: 1 loads, 1 SLICEs
      Net secured_signal_18091: 1 loads, 1 SLICEs
      Net secured_signal_18108: 7 loads, 7 SLICEs
      Net secured_signal_18117: 7 loads, 7 SLICEs
      Net secured_signal_18161: 1 loads, 1 SLICEs
      Net secured_signal_18223: 1 loads, 1 SLICEs
      Net secured_signal_18526: 1 loads, 1 SLICEs
      Net secured_signal_18528: 1 loads, 1 SLICEs
      Net secured_signal_18529: 1 loads, 1 SLICEs
      Net secured_signal_18531: 1 loads, 1 SLICEs
      Net secured_signal_18532: 1 loads, 1 SLICEs
      Net secured_signal_18533: 1 loads, 1 SLICEs
      Net secured_signal_18534: 1 loads, 1 SLICEs
      Net secured_signal_18535: 1 loads, 1 SLICEs
      Net secured_signal_18572: 24 loads, 24 SLICEs
      Net secured_signal_18599: 7 loads, 7 SLICEs
      Net secured_signal_18625: 27 loads, 27 SLICEs
      Net secured_signal_18628: 7 loads, 7 SLICEs
      Net secured_signal_18806: 1 loads, 1 SLICEs
      Net secured_signal_18904: 1 loads, 1 SLICEs
      Net secured_signal_19069: 1 loads, 1 SLICEs
      Net secured_signal_19230: 1 loads, 1 SLICEs
      Net secured_signal_19395: 1 loads, 1 SLICEs
      Net secured_signal_19465: 1 loads, 1 SLICEs
      Net secured_signal_19467: 1 loads, 1 SLICEs
      Net secured_signal_19505: 6 loads, 6 SLICEs
      Net secured_signal_19528: 256 loads, 256 SLICEs
      Net secured_signal_19530: 1 loads, 1 SLICEs
      Net secured_signal_19539: 21 loads, 21 SLICEs
      Net secured_signal_19567: 9 loads, 9 SLICEs
      Net secured_signal_19583: 1 loads, 1 SLICEs
      Net secured_signal_19587: 1 loads, 1 SLICEs
      Net secured_signal_19591: 1 loads, 1 SLICEs
      Net secured_signal_19595: 1 loads, 1 SLICEs
      Net secured_signal_19599: 1 loads, 1 SLICEs
      Net secured_signal_19603: 1 loads, 1 SLICEs
      Net secured_signal_19607: 1 loads, 1 SLICEs
      Net secured_signal_19611: 1 loads, 1 SLICEs
      Net secured_signal_19614: 1 loads, 1 SLICEs
      Net secured_signal_19631: 1 loads, 1 SLICEs
      Net secured_signal_19652: 1 loads, 1 SLICEs
      Net secured_signal_19779: 1 loads, 1 SLICEs
      Net secured_signal_19781: 1 loads, 1 SLICEs
      Net secured_signal_20045: 2 loads, 2 SLICEs
      Net secured_signal_20090: 9 loads, 9 SLICEs
      Net secured_signal_20092: 11 loads, 11 SLICEs
      Net secured_signal_20117: 1 loads, 1 SLICEs
      Net secured_signal_20934: 32 loads, 32 SLICEs
      Net secured_signal_20999: 3 loads, 3 SLICEs
      Net secured_signal_21007: 32 loads, 32 SLICEs
      Net secured_signal_21016: 1 loads, 1 SLICEs
      Net secured_signal_21022: 1 loads, 1 SLICEs
      Net secured_signal_21024: 2 loads, 2 SLICEs
      Net secured_signal_21083: 31 loads, 31 SLICEs
      Net secured_signal_21131: 27 loads, 27 SLICEs
      Net secured_signal_21192: 4 loads, 4 SLICEs
      Net secured_signal_21196: 34 loads, 34 SLICEs
      Net secured_signal_21199: 32 loads, 32 SLICEs
      Net secured_signal_21201: 3 loads, 3 SLICEs
      Net secured_signal_21214: 4 loads, 4 SLICEs
      Net secured_signal_21216: 1 loads, 1 SLICEs
      Net secured_signal_21354: 1 loads, 1 SLICEs
      Net secured_signal_21395: 2 loads, 2 SLICEs
      Net secured_signal_21412: 1 loads, 1 SLICEs
      Net secured_signal_21414: 1 loads, 1 SLICEs
      Net secured_signal_21426: 8 loads, 8 SLICEs
      Net secured_signal_21436: 65 loads, 65 SLICEs
      Net secured_signal_21502: 2 loads, 2 SLICEs
      Net secured_signal_21859: 1 loads, 1 SLICEs
      Net secured_signal_21943: 154 loads, 147 SLICEs
      Net secured_signal_22114: 1 loads, 1 SLICEs
      Net secured_signal_22237: 3 loads, 3 SLICEs
      Net secured_signal_22241: 16 loads, 16 SLICEs
      Net secured_signal_22242: 1 loads, 1 SLICEs
      Net secured_signal_22264: 1 loads, 1 SLICEs
      Net secured_signal_22275: 3 loads, 3 SLICEs
      Net secured_signal_22364: 1 loads, 1 SLICEs
      Net secured_signal_22368: 1 loads, 1 SLICEs
      Net secured_signal_22439: 5 loads, 5 SLICEs
      Net secured_signal_22441: 2 loads, 2 SLICEs
      Net secured_signal_22571: 2 loads, 2 SLICEs
      Net secured_signal_22578: 1 loads, 1 SLICEs
      Net secured_signal_22584: 1 loads, 1 SLICEs
      Net secured_signal_22586: 1 loads, 1 SLICEs
      Net secured_signal_22587: 1 loads, 1 SLICEs
      Net secured_signal_22599: 3 loads, 3 SLICEs
      Net secured_signal_22601: 3 loads, 3 SLICEs
      Net secured_signal_22659: 6 loads, 6 SLICEs
      Net secured_signal_22660: 32 loads, 32 SLICEs
      Net secured_signal_22661: 32 loads, 32 SLICEs
      Net secured_signal_22667: 308 loads, 306 SLICEs
      Net secured_signal_22724: 1 loads, 1 SLICEs
      Net secured_signal_22782: 34 loads, 34 SLICEs
      Net secured_signal_22783: 1 loads, 1 SLICEs
      Net secured_signal_22786: 1 loads, 1 SLICEs
      Net secured_signal_22791: 32 loads, 32 SLICEs
      Net secured_signal_22797: 2 loads, 2 SLICEs
      Net secured_signal_22803: 32 loads, 32 SLICEs
      Net secured_signal_22914: 36 loads, 36 SLICEs
      Net secured_signal_22920: 36 loads, 36 SLICEs
      Net secured_signal_22927: 31 loads, 31 SLICEs
      Net secured_signal_23189: 1 loads, 1 SLICEs
      Net secured_signal_23190: 30 loads, 30 SLICEs
      Net secured_signal_23192: 32 loads, 32 SLICEs
      Net secured_signal_23194: 1 loads, 1 SLICEs
      Net secured_signal_23195: 30 loads, 30 SLICEs
      Net secured_signal_23197: 32 loads, 32 SLICEs
      Net secured_signal_23199: 32 loads, 32 SLICEs
      Net secured_signal_23200: 3 loads, 3 SLICEs
      Net secured_signal_23202: 3 loads, 3 SLICEs
      Net secured_signal_23204: 13 loads, 13 SLICEs
      Net secured_signal_23206: 1 loads, 1 SLICEs
      Net secured_signal_23208: 6 loads, 6 SLICEs
      Net secured_signal_23210: 8 loads, 8 SLICEs
      Net secured_signal_23330: 178 loads, 178 SLICEs
      Net secured_signal_23571: 32 loads, 32 SLICEs
      Net secured_signal_23575: 1 loads, 1 SLICEs
      Net secured_signal_23667: 2 loads, 2 SLICEs
      Net secured_signal_24096: 1 loads, 1 SLICEs
      Net secured_signal_24645: 1 loads, 1 SLICEs
      Net secured_signal_24833: 2 loads, 2 SLICEs
      Net secured_signal_24838: 2 loads, 2 SLICEs
      Net secured_signal_24845: 32 loads, 32 SLICEs
      Net secured_signal_24850: 32 loads, 32 SLICEs
      Net secured_signal_24867: 32 loads, 32 SLICEs
      Net secured_signal_24868: 32 loads, 32 SLICEs
      Net secured_signal_24876: 32 loads, 32 SLICEs
      Net secured_signal_24877: 32 loads, 32 SLICEs
      Net secured_signal_24882: 32 loads, 32 SLICEs
      Net secured_signal_24933: 32 loads, 32 SLICEs
      Net secured_signal_25093: 1 loads, 1 SLICEs
      Net secured_signal_25819: 3 loads, 3 SLICEs
      Net secured_signal_25821: 1 loads, 1 SLICEs
      Net secured_signal_25822: 3 loads, 3 SLICEs
      Net secured_signal_25824: 1 loads, 1 SLICEs
      Net secured_signal_25825: 3 loads, 3 SLICEs
      Net secured_signal_25827: 1 loads, 1 SLICEs
      Net secured_signal_25828: 3 loads, 3 SLICEs
      Net secured_signal_25830: 1 loads, 1 SLICEs
      Net secured_signal_25938: 32 loads, 32 SLICEs
      Net secured_signal_26033: 1 loads, 1 SLICEs
      Net secured_signal_26421: 4 loads, 4 SLICEs
      Net secured_signal_26483: 7 loads, 7 SLICEs
      Net secured_signal_26700: 2 loads, 2 SLICEs
      Net secured_signal_27204: 1 loads, 0 SLICEs
      Net secured_signal_27285: 32 loads, 32 SLICEs
      Net secured_signal_27287: 32 loads, 32 SLICEs
      Net secured_signal_27288: 4 loads, 4 SLICEs
      Net secured_signal_27289: 1 loads, 1 SLICEs
      Net secured_signal_27366: 38 loads, 38 SLICEs
      Net secured_signal_27412: 210 loads, 194 SLICEs
      Net secured_signal_29034: 1 loads, 1 SLICEs
      Net secured_signal_29036: 1 loads, 1 SLICEs
      Net secured_signal_29039: 1 loads, 1 SLICEs
      Net secured_signal_29041: 1 loads, 0 SLICEs
      Net secured_signal_29042: 1 loads, 0 SLICEs
      Net secured_signal_29220: 1 loads, 0 SLICEs
      Net secured_signal_29221: 1 loads, 0 SLICEs
      Net secured_signal_29230: 1 loads, 1 SLICEs
      Net secured_signal_29392: 10 loads, 0 SLICEs
      Net secured_signal_29491: 1 loads, 1 SLICEs
      Net secured_signal_29515: 1 loads, 1 SLICEs
      Net secured_signal_29518: 4 loads, 4 SLICEs
      Net secured_signal_29556: 1 loads, 0 SLICEs
      Net secured_signal_29562: 1 loads, 0 SLICEs
      Net secured_signal_29564: 1 loads, 0 SLICEs
      Net secured_signal_29566: 1 loads, 0 SLICEs
      Net secured_signal_29568: 1 loads, 0 SLICEs
      Net secured_signal_29569: 1 loads, 0 SLICEs
      Net secured_signal_29570: 1 loads, 0 SLICEs
      Net secured_signal_29571: 1 loads, 0 SLICEs
      Net secured_signal_29572: 1 loads, 0 SLICEs
      Net secured_signal_29574: 1 loads, 0 SLICEs
      Net secured_signal_29612: 5 loads, 5 SLICEs
      Net secured_signal_29727: 1 loads, 1 SLICEs
      Net secured_signal_29873: 32 loads, 32 SLICEs
      Net secured_signal_29878: 7 loads, 7 SLICEs
      Net secured_signal_30028: 1 loads, 1 SLICEs
      Net secured_signal_30561: 11 loads, 11 SLICEs
      Net secured_signal_30574: 1 loads, 1 SLICEs
      Net secured_signal_30577: 8 loads, 8 SLICEs
      Net secured_signal_30579: 8 loads, 8 SLICEs
      Net secured_signal_30581: 8 loads, 8 SLICEs
      Net secured_signal_30583: 8 loads, 8 SLICEs
      Net secured_signal_30585: 8 loads, 8 SLICEs
      Net secured_signal_30587: 8 loads, 8 SLICEs
      Net secured_signal_30589: 8 loads, 8 SLICEs
      Net secured_signal_30591: 8 loads, 8 SLICEs
      Net secured_signal_30592: 8 loads, 8 SLICEs
      Net secured_signal_30593: 8 loads, 8 SLICEs
      Net secured_signal_30594: 8 loads, 8 SLICEs
      Net secured_signal_30595: 8 loads, 8 SLICEs
      Net secured_signal_30596: 8 loads, 8 SLICEs
      Net secured_signal_30597: 8 loads, 8 SLICEs
      Net secured_signal_30598: 8 loads, 8 SLICEs
      Net secured_signal_30600: 8 loads, 8 SLICEs
      Net secured_signal_30601: 2 loads, 2 SLICEs
      Net secured_signal_30608: 11 loads, 11 SLICEs
      Net secured_signal_30642: 32 loads, 32 SLICEs
      Net secured_signal_30645: 1 loads, 1 SLICEs
      Net secured_signal_30646: 64 loads, 64 SLICEs
      Net secured_signal_31194: 3 loads, 3 SLICEs
      Net secured_signal_31196: 3 loads, 3 SLICEs
      Net secured_signal_31197: 3 loads, 3 SLICEs
      Net secured_signal_31199: 3 loads, 3 SLICEs
      Net secured_signal_31200: 3 loads, 3 SLICEs
      Net secured_signal_31201: 3 loads, 3 SLICEs
      Net secured_signal_31202: 3 loads, 3 SLICEs
      Net secured_signal_31225: 3 loads, 3 SLICEs
      Net secured_signal_31226: 8 loads, 8 SLICEs
      Net secured_signal_31229: 7 loads, 7 SLICEs
      Net secured_signal_31523: 1 loads, 1 SLICEs
      Net secured_signal_31530: 1 loads, 1 SLICEs
      Net axi2apb0_inst_APB3_M_interconnect_PSELx: 5 loads, 5 SLICEs
      Net secured_signal_31771: 9 loads, 9 SLICEs
      Net secured_signal_31780: 32 loads, 32 SLICEs
      Net secured_signal_31783: 1 loads, 1 SLICEs
      Net secured_signal_31807: 4 loads, 4 SLICEs
      Net secured_signal_31814: 1 loads, 1 SLICEs
      Net secured_signal_31816: 1 loads, 1 SLICEs
      Net secured_signal_31933: 1 loads, 1 SLICEs
      Net secured_signal_31942: 2 loads, 2 SLICEs
      Net secured_signal_31955: 1 loads, 1 SLICEs
      Net secured_signal_31959: 1 loads, 1 SLICEs
      Net secured_signal_32023: 1 loads, 1 SLICEs
      Net secured_signal_32026: 1 loads, 1 SLICEs
      Net secured_signal_32031: 1 loads, 1 SLICEs
      Net secured_signal_32064: 4 loads, 4 SLICEs
      Net secured_signal_32068: 1 loads, 1 SLICEs
      Net secured_signal_32078: 1 loads, 1 SLICEs
      Net secured_signal_32080: 32 loads, 32 SLICEs
      Net secured_signal_32081: 32 loads, 32 SLICEs
      Net secured_signal_32257: 32 loads, 32 SLICEs
      Net secured_signal_32265: 32 loads, 32 SLICEs
      Net secured_signal_32362: 2 loads, 2 SLICEs
      Net secured_signal_32365: 2 loads, 2 SLICEs
      Net secured_signal_32369: 2 loads, 2 SLICEs
      Net secured_signal_32388: 3 loads, 3 SLICEs
      Net secured_signal_32392: 2 loads, 2 SLICEs
      Net secured_signal_32493: 1 loads, 1 SLICEs
      Net secured_signal_32515: 5 loads, 5 SLICEs
      Net secured_signal_32584: 7 loads, 7 SLICEs
      Net secured_signal_32645: 1 loads, 1 SLICEs
      Net secured_signal_32707: 7 loads, 7 SLICEs
      Net secured_signal_32766: 1 loads, 1 SLICEs
      Net secured_signal_32782: 4 loads, 4 SLICEs
      Net secured_signal_32828: 6 loads, 6 SLICEs
      Net secured_signal_32880: 3 loads, 3 SLICEs
      Net secured_signal_32890: 3 loads, 3 SLICEs
      Net secured_signal_32894: 3 loads, 3 SLICEs
      Net secured_signal_32913: 3 loads, 3 SLICEs
      Net secured_signal_33080: 2 loads, 2 SLICEs
      Net secured_signal_33142: 1 loads, 1 SLICEs
      Net secured_signal_33146: 1 loads, 1 SLICEs
      Net secured_signal_33282: 1 loads, 1 SLICEs
      Net secured_signal_33304: 37 loads, 37 SLICEs
      Net secured_signal_33306: 35 loads, 35 SLICEs
      Net secured_signal_33308: 35 loads, 35 SLICEs
      Net secured_signal_33310: 1 loads, 1 SLICEs
      Net secured_signal_33319: 1 loads, 1 SLICEs
      Net secured_signal_33322: 1 loads, 1 SLICEs
      Net secured_signal_33368: 37 loads, 37 SLICEs
      Net secured_signal_33433: 6 loads, 6 SLICEs
      Net secured_signal_33627: 2 loads, 2 SLICEs
      Net secured_signal_33715: 37 loads, 37 SLICEs
      Net secured_signal_33760: 6 loads, 6 SLICEs
      Net secured_signal_34006: 2 loads, 2 SLICEs
      Net secured_signal_34204: 38 loads, 38 SLICEs
      Net secured_signal_34263: 6 loads, 6 SLICEs
      Net secured_signal_34525: 1 loads, 1 SLICEs
      Net secured_signal_34526: 1 loads, 1 SLICEs
      Net secured_signal_34527: 2 loads, 2 SLICEs
      Net secured_signal_34541: 1 loads, 1 SLICEs
      Net secured_signal_34542: 1 loads, 1 SLICEs
      Net secured_signal_34543: 1 loads, 1 SLICEs
      Net secured_signal_34557: 1 loads, 1 SLICEs
      Net secured_signal_34558: 1 loads, 1 SLICEs
      Net secured_signal_34559: 2 loads, 2 SLICEs
      Net secured_signal_34572: 2 loads, 2 SLICEs
      Net secured_signal_34573: 1 loads, 1 SLICEs
      Net secured_signal_34574: 2 loads, 2 SLICEs
      Net secured_signal_34587: 1 loads, 1 SLICEs
      Net secured_signal_34588: 1 loads, 1 SLICEs
      Net secured_signal_34589: 1 loads, 1 SLICEs
      Net secured_signal_34602: 1 loads, 1 SLICEs
      Net secured_signal_34603: 1 loads, 1 SLICEs
      Net secured_signal_34604: 1 loads, 1 SLICEs
      Net secured_signal_34614: 1 loads, 1 SLICEs
      Net secured_signal_34630: 35 loads, 35 SLICEs
      Net secured_signal_34831: 3 loads, 3 SLICEs
      Net secured_signal_34841: 1 loads, 1 SLICEs
      Net secured_signal_34856: 51 loads, 51 SLICEs
      Net secured_signal_34971: 3 loads, 3 SLICEs
      Net secured_signal_34983: 2 loads, 2 SLICEs
      Net secured_signal_34984: 1 loads, 1 SLICEs
      Net secured_signal_35000: 51 loads, 51 SLICEs
      Net secured_signal_35124: 3 loads, 3 SLICEs
      Net secured_signal_35135: 1 loads, 1 SLICEs
      Net secured_signal_35155: 31 loads, 31 SLICEs
      Net secured_signal_35289: 3 loads, 3 SLICEs
      Net secured_signal_35303: 1 loads, 1 SLICEs
      Net secured_signal_35320: 31 loads, 31 SLICEs
      Net secured_signal_35433: 3 loads, 3 SLICEs
      Net secured_signal_35443: 1 loads, 1 SLICEs
      Net secured_signal_35458: 2 loads, 2 SLICEs
      Net secured_signal_35461: 4 loads, 4 SLICEs
      Net secured_signal_35485: 3 loads, 3 SLICEs
      Net secured_signal_35510: 2 loads, 2 SLICEs
      Net secured_signal_35513: 36 loads, 36 SLICEs
      Net secured_signal_35630: 2 loads, 2 SLICEs
      Net secured_signal_35698: 2 loads, 2 SLICEs
      Net secured_signal_35747: 36 loads, 36 SLICEs
      Net secured_signal_35864: 34 loads, 34 SLICEs
      Net secured_signal_35865: 2 loads, 2 SLICEs
      Net secured_signal_35932: 36 loads, 36 SLICEs
      Net secured_signal_35936: 2 loads, 2 SLICEs
      Net secured_signal_36050: 36 loads, 36 SLICEs
      Net secured_signal_36097: 2 loads, 2 SLICEs
      Net secured_signal_36176: 1 loads, 1 SLICEs
      Net secured_signal_36178: 1 loads, 1 SLICEs
      Net secured_signal_36185: 3 loads, 3 SLICEs
      Net secured_signal_36187: 1 loads, 1 SLICEs
      Net secured_signal_36193: 1 loads, 1 SLICEs
      Net secured_signal_36200: 1 loads, 1 SLICEs
      Net secured_signal_36202: 1 loads, 1 SLICEs
      Net secured_signal_36204: 1 loads, 1 SLICEs
      Net secured_signal_36205: 1 loads, 1 SLICEs
      Net secured_signal_36212: 1 loads, 1 SLICEs
      Net secured_signal_36215: 1 loads, 1 SLICEs
      Net secured_signal_36218: 1 loads, 1 SLICEs
      Net secured_signal_36228: 34 loads, 34 SLICEs
      Net secured_signal_36229: 34 loads, 34 SLICEs
      Net secured_signal_36233: 1 loads, 1 SLICEs
      Net secured_signal_36234: 1 loads, 1 SLICEs
      Net secured_signal_36239: 1 loads, 1 SLICEs
      Net secured_signal_36240: 36 loads, 36 SLICEs
      Net secured_signal_36281: 1 loads, 1 SLICEs
      Net secured_signal_36285: 36 loads, 36 SLICEs
      Net secured_signal_36292: 1 loads, 1 SLICEs
      Net secured_signal_36295: 1 loads, 1 SLICEs
      Net secured_signal_36296: 1 loads, 1 SLICEs
      Net secured_signal_36297: 34 loads, 34 SLICEs
      Net secured_signal_36300: 1 loads, 1 SLICEs
      Net secured_signal_36306: 1 loads, 1 SLICEs
      Net secured_signal_36308: 34 loads, 34 SLICEs
      Net secured_signal_36386: 1 loads, 1 SLICEs
      Net secured_signal_36389: 1 loads, 1 SLICEs
      Net secured_signal_36392: 1 loads, 1 SLICEs
      Net secured_signal_36400: 34 loads, 34 SLICEs
      Net secured_signal_36401: 36 loads, 36 SLICEs
      Net secured_signal_36407: 1 loads, 1 SLICEs
      Net secured_signal_36408: 1 loads, 1 SLICEs
      Net secured_signal_36409: 1 loads, 1 SLICEs
      Net secured_signal_36415: 34 loads, 34 SLICEs
      Net secured_signal_36462: 34 loads, 34 SLICEs
      Net secured_signal_36464: 34 loads, 34 SLICEs
      Net secured_signal_36467: 1 loads, 1 SLICEs
      Net secured_signal_36469: 1 loads, 1 SLICEs
      Net secured_signal_36471: 1 loads, 1 SLICEs
      Net secured_signal_36476: 1 loads, 1 SLICEs
      Net secured_signal_36477: 1 loads, 1 SLICEs
      Net secured_signal_36478: 1 loads, 1 SLICEs
      Net secured_signal_36485: 36 loads, 36 SLICEs
      Net secured_signal_36525: 3 loads, 3 SLICEs
      Net secured_signal_36526: 1 loads, 1 SLICEs
      Net secured_signal_36764: 35 loads, 35 SLICEs
      Net secured_signal_36822: 3 loads, 3 SLICEs
      Net secured_signal_36834: 1 loads, 1 SLICEs
      Net secured_signal_36851: 51 loads, 51 SLICEs
      Net secured_signal_37015: 3 loads, 3 SLICEs
      Net secured_signal_37033: 3 loads, 3 SLICEs
      Net secured_signal_37034: 1 loads, 1 SLICEs
      Net secured_signal_37058: 12 loads, 12 SLICEs
      Net secured_signal_37099: 3 loads, 3 SLICEs
      Net secured_signal_37113: 1 loads, 1 SLICEs
      Net secured_signal_37139: 51 loads, 51 SLICEs
      Net secured_signal_37284: 3 loads, 3 SLICEs
      Net secured_signal_37300: 1 loads, 1 SLICEs
      Net secured_signal_37323: 31 loads, 31 SLICEs
      Net secured_signal_37466: 3 loads, 3 SLICEs
      Net secured_signal_37483: 1 loads, 1 SLICEs
      Net secured_signal_37511: 39 loads, 39 SLICEs
      Net secured_signal_37665: 3 loads, 3 SLICEs
      Net secured_signal_37684: 36 loads, 36 SLICEs
      Net secured_signal_37685: 2 loads, 2 SLICEs
      Net secured_signal_37698: 1 loads, 1 SLICEs
      Net secured_signal_38063: 4 loads, 4 SLICEs
      Net secured_signal_38084: 4 loads, 4 SLICEs
      Net secured_signal_38100: 50 loads, 50 SLICEs
      Net secured_signal_38189: 5 loads, 5 SLICEs
      Net secured_signal_38223: 37 loads, 37 SLICEs
      Net secured_signal_38227: 5 loads, 5 SLICEs
      Net secured_signal_38362: 4 loads, 4 SLICEs
      Net secured_signal_38385: 4 loads, 4 SLICEs
      Net secured_signal_38397: 5 loads, 5 SLICEs
      Net secured_signal_38444: 4 loads, 4 SLICEs
      Net secured_signal_38465: 4 loads, 4 SLICEs
      Net secured_signal_38479: 50 loads, 50 SLICEs
      Net secured_signal_38570: 5 loads, 5 SLICEs
      Net secured_signal_38579: 5 loads, 5 SLICEs
      Net secured_signal_38617: 38 loads, 38 SLICEs
      Net secured_signal_38731: 4 loads, 4 SLICEs
      Net secured_signal_38752: 4 loads, 4 SLICEs
      Net secured_signal_38769: 3 loads, 3 SLICEs
      Net secured_signal_38828: 36 loads, 36 SLICEs
      Net secured_signal_38829: 2 loads, 2 SLICEs
      Net secured_signal_38854: 1 loads, 1 SLICEs
      Net secured_signal_38993: 4 loads, 4 SLICEs
      Net secured_signal_39014: 4 loads, 4 SLICEs
      Net secured_signal_39030: 43 loads, 43 SLICEs
      Net secured_signal_39114: 5 loads, 5 SLICEs
      Net secured_signal_39122: 5 loads, 5 SLICEs
      Net secured_signal_39142: 37 loads, 37 SLICEs
      Net secured_signal_39250: 4 loads, 4 SLICEs
      Net secured_signal_39266: 4 loads, 4 SLICEs
      Net secured_signal_39284: 2 loads, 2 SLICEs
      Net secured_signal_39324: 4 loads, 4 SLICEs
      Net secured_signal_39345: 4 loads, 4 SLICEs
      Net secured_signal_39359: 43 loads, 43 SLICEs
      Net secured_signal_39447: 5 loads, 5 SLICEs
      Net secured_signal_39457: 5 loads, 5 SLICEs
      Net secured_signal_39505: 35 loads, 35 SLICEs
      Net secured_signal_39568: 4 loads, 4 SLICEs
      Net secured_signal_39589: 4 loads, 4 SLICEs
      Net secured_signal_39606: 3 loads, 3 SLICEs
      Net secured_signal_39657: 1 loads, 1 SLICEs
      Net secured_signal_39661: 1 loads, 1 SLICEs
      Net secured_signal_39738: 4 loads, 4 SLICEs
      Net secured_signal_39778: 5 loads, 5 SLICEs
      Net secured_signal_39833: 4 loads, 4 SLICEs
      Net secured_signal_39849: 4 loads, 4 SLICEs
      Net secured_signal_39910: 4 loads, 4 SLICEs
      Net secured_signal_39931: 4 loads, 4 SLICEs
      Net secured_signal_39945: 36 loads, 36 SLICEs
      Net secured_signal_40026: 5 loads, 5 SLICEs
      Net secured_signal_40036: 5 loads, 5 SLICEs
      Net secured_signal_40084: 35 loads, 35 SLICEs
      Net secured_signal_40149: 4 loads, 4 SLICEs
      Net secured_signal_40154: 4 loads, 4 SLICEs
      Net secured_signal_40162: 1 loads, 1 SLICEs
      Net secured_signal_40212: 2 loads, 2 SLICEs
      Net secured_signal_40216: 8 loads, 8 SLICEs
      Net secured_signal_40218: 1 loads, 1 SLICEs
      Net secured_signal_40222: 4 loads, 4 SLICEs
      Net secured_signal_40231: 4 loads, 4 SLICEs
      Net secured_signal_40233: 1 loads, 1 SLICEs
      Net secured_signal_40243: 1 loads, 1 SLICEs
      Net secured_signal_40244: 1 loads, 1 SLICEs
      Net secured_signal_40282: 39 loads, 39 SLICEs
      Net secured_signal_40284: 1 loads, 1 SLICEs
      Net secured_signal_40364: 40 loads, 40 SLICEs
      Net secured_signal_40411: 4 loads, 4 SLICEs
      Net secured_signal_40416: 4 loads, 4 SLICEs
      Net secured_signal_40450: 25 loads, 25 SLICEs
      Net axi4_interconnect0_inst_AXI_M00_interconnect_AWREADY: 25 loads, 25
     SLICEs
      Net secured_signal_40540: 7 loads, 7 SLICEs
      Net secured_signal_40578: 37 loads, 37 SLICEs
      Net secured_signal_40583: 7 loads, 7 SLICEs
      Net axi4_interconnect0_inst_AXI_M00_interconnect_WREADY: 37 loads, 37
     SLICEs
      Net secured_signal_40820: 4 loads, 4 SLICEs
      Net secured_signal_40840: 4 loads, 4 SLICEs
      Net secured_signal_40854: 6 loads, 6 SLICEs
      Net secured_signal_40906: 4 loads, 4 SLICEs
      Net secured_signal_40911: 4 loads, 4 SLICEs
      Net secured_signal_40951: 33 loads, 33 SLICEs
      Net axi4_interconnect0_inst_AXI_M00_interconnect_ARREADY: 33 loads, 33
     SLICEs
      Net secured_signal_41049: 7 loads, 7 SLICEs
      Net secured_signal_41051: 7 loads, 7 SLICEs
      Net secured_signal_41101: 39 loads, 39 SLICEs
      Net secured_signal_41375: 38 loads, 38 SLICEs
      Net secured_signal_41377: 1 loads, 1 SLICEs
      Net secured_signal_41455: 39 loads, 39 SLICEs
      Net secured_signal_41501: 4 loads, 4 SLICEs
      Net secured_signal_41506: 4 loads, 4 SLICEs
      Net secured_signal_41540: 26 loads, 26 SLICEs
      Net secured_signal_41676: 7 loads, 7 SLICEs
      Net secured_signal_41714: 37 loads, 37 SLICEs
      Net secured_signal_41720: 7 loads, 7 SLICEs
      Net secured_signal_41956: 4 loads, 4 SLICEs
      Net secured_signal_41976: 4 loads, 4 SLICEs
      Net secured_signal_41990: 4 loads, 4 SLICEs
      Net secured_signal_42032: 4 loads, 4 SLICEs
      Net secured_signal_42041: 4 loads, 4 SLICEs
      Net secured_signal_42086: 26 loads, 26 SLICEs
      Net axi4_interconnect0_inst_AXI_M02_interconnect_ARREADY: 8 loads, 8
     SLICEs
      Net axi4_interconnect0_inst_AXI_M02_interconnect_ARVALID: 26 loads, 26
     SLICEs
      Net secured_signal_42218: 7 loads, 7 SLICEs
      Net secured_signal_42258: 38 loads, 38 SLICEs
      Net secured_signal_42263: 7 loads, 7 SLICEs
      Net secured_signal_42532: 39 loads, 39 SLICEs
      Net secured_signal_42534: 1 loads, 1 SLICEs
      Net secured_signal_42614: 40 loads, 40 SLICEs
      Net secured_signal_42661: 4 loads, 4 SLICEs
      Net secured_signal_42666: 4 loads, 4 SLICEs
      Net secured_signal_42704: 24 loads, 24 SLICEs
      Net secured_signal_42850: 7 loads, 7 SLICEs
      Net secured_signal_42878: 36 loads, 36 SLICEs
      Net secured_signal_42880: 36 loads, 36 SLICEs
      Net secured_signal_42886: 7 loads, 7 SLICEs
      Net secured_signal_43147: 4 loads, 4 SLICEs
      Net secured_signal_43171: 4 loads, 4 SLICEs
      Net secured_signal_43180: 6 loads, 6 SLICEs
      Net secured_signal_43233: 4 loads, 4 SLICEs
      Net secured_signal_43238: 4 loads, 4 SLICEs
      Net secured_signal_43282: 24 loads, 24 SLICEs
      Net secured_signal_43405: 7 loads, 7 SLICEs
      Net secured_signal_43502: 7 loads, 7 SLICEs
      Net secured_signal_43505: 39 loads, 39 SLICEs
      Net secured_signal_43779: 13 loads, 13 SLICEs
      Net secured_signal_43780: 8 loads, 8 SLICEs
      Net secured_signal_43782: 23 loads, 23 SLICEs
      Net secured_signal_43952: 5 loads, 5 SLICEs
      Net secured_signal_44160: 1 loads, 1 SLICEs
      Net secured_signal_44161: 1 loads, 1 SLICEs
      Net secured_signal_44162: 16 loads, 16 SLICEs
      Net secured_signal_44274: 1 loads, 1 SLICEs
      Net secured_signal_44276: 6 loads, 6 SLICEs
      Net secured_signal_44342: 1 loads, 1 SLICEs
      Net secured_signal_44353: 1 loads, 1 SLICEs
      Net secured_signal_44363: 8 loads, 8 SLICEs
      Net secured_signal_44448: 4 loads, 4 SLICEs
      Net secured_signal_44462: 4 loads, 4 SLICEs
      Net secured_signal_44468: 6 loads, 6 SLICEs
      Net secured_signal_44517: 1 loads, 1 SLICEs
      Net secured_signal_44519: 37 loads, 37 SLICEs
      Net secured_signal_44520: 1 loads, 1 SLICEs
      Net secured_signal_44600: 1 loads, 1 SLICEs
      Net secured_signal_44601: 1 loads, 1 SLICEs
      Net secured_signal_44603: 1 loads, 1 SLICEs
      Net secured_signal_44618: 5 loads, 5 SLICEs
      Net secured_signal_44623: 5 loads, 5 SLICEs
      Net secured_signal_44663: 5 loads, 5 SLICEs
      Net secured_signal_44703: 1 loads, 1 SLICEs
      Net secured_signal_44842: 20 loads, 20 SLICEs
      Net secured_signal_44934: 12 loads, 12 SLICEs
      Net secured_signal_44953: 5 loads, 5 SLICEs
      Net secured_signal_44992: 8 loads, 8 SLICEs
      Net secured_signal_45106: 1 loads, 1 SLICEs
      Net secured_signal_45107: 1 loads, 1 SLICEs
      Net secured_signal_45108: 15 loads, 15 SLICEs
      Net secured_signal_45228: 1 loads, 1 SLICEs
      Net secured_signal_45229: 6 loads, 6 SLICEs
      Net secured_signal_45296: 1 loads, 1 SLICEs
      Net secured_signal_45299: 7 loads, 7 SLICEs
      Net secured_signal_45300: 1 loads, 1 SLICEs
      Net secured_signal_45301: 3 loads, 3 SLICEs
      Net secured_signal_45304: 1 loads, 1 SLICEs
      Net secured_signal_45311: 1 loads, 1 SLICEs
      Net secured_signal_45315: 32 loads, 32 SLICEs
      Net secured_signal_45452: 4 loads, 4 SLICEs
      Net secured_signal_45466: 4 loads, 4 SLICEs
      Net secured_signal_45490: 9 loads, 9 SLICEs
      Net secured_signal_45534: 1 loads, 1 SLICEs
      Net secured_signal_45535: 1 loads, 1 SLICEs
      Net secured_signal_45567: 38 loads, 38 SLICEs
      Net secured_signal_45570: 1 loads, 1 SLICEs
      Net secured_signal_45648: 39 loads, 39 SLICEs
      Net secured_signal_45702: 48 loads, 48 SLICEs
      Net secured_signal_45880: 33 loads, 33 SLICEs
      Net secured_signal_46070: 5 loads, 5 SLICEs
      Net secured_signal_46159: 48 loads, 48 SLICEs
      Net secured_signal_46314: 38 loads, 38 SLICEs
      Net secured_signal_46675: 40 loads, 40 SLICEs
      Net secured_signal_46677: 1 loads, 1 SLICEs
      Net secured_signal_46683: 41 loads, 41 SLICEs
      Net secured_signal_46693: 4 loads, 4 SLICEs
      Net secured_signal_46698: 4 loads, 4 SLICEs
      Net secured_signal_46732: 46 loads, 46 SLICEs
      Net secured_signal_46882: 7 loads, 7 SLICEs
      Net secured_signal_46922: 37 loads, 37 SLICEs
      Net secured_signal_46927: 7 loads, 7 SLICEs
      Net secured_signal_47162: 4 loads, 4 SLICEs
      Net secured_signal_47182: 4 loads, 4 SLICEs
      Net secured_signal_47196: 7 loads, 7 SLICEs
      Net secured_signal_47248: 4 loads, 4 SLICEs
      Net secured_signal_47253: 4 loads, 4 SLICEs
      Net secured_signal_47293: 46 loads, 46 SLICEs
      Net secured_signal_47473: 7 loads, 7 SLICEs
      Net secured_signal_47482: 40 loads, 40 SLICEs
      Net secured_signal_47488: 7 loads, 7 SLICEs
      Net secured_signal_47745: 36 loads, 36 SLICEs
      Net secured_signal_47767: 3 loads, 3 SLICEs
      Net secured_signal_47790: 1 loads, 1 SLICEs
      Net secured_signal_48139: 4 loads, 4 SLICEs
      Net secured_signal_48156: 49 loads, 49 SLICEs
      Net secured_signal_48157: 4 loads, 4 SLICEs
      Net secured_signal_48309: 2 loads, 2 SLICEs
      Net secured_signal_48348: 5 loads, 5 SLICEs
      Net secured_signal_48362: 5 loads, 5 SLICEs
      Net secured_signal_48427: 37 loads, 37 SLICEs
      Net secured_signal_48542: 4 loads, 4 SLICEs
      Net secured_signal_48552: 4 loads, 4 SLICEs
      Net secured_signal_48561: 2 loads, 2 SLICEs
      Net secured_signal_48622: 4 loads, 4 SLICEs
      Net secured_signal_48633: 4 loads, 4 SLICEs
      Net secured_signal_48687: 49 loads, 49 SLICEs
      Net secured_signal_48807: 5 loads, 5 SLICEs
      Net secured_signal_48816: 5 loads, 5 SLICEs
      Net secured_signal_48848: 37 loads, 37 SLICEs
      Net secured_signal_49003: 4 loads, 4 SLICEs
      Net secured_signal_49032: 2 loads, 2 SLICEs
      Net secured_signal_49035: 4 loads, 4 SLICEs
      Net secured_signal_49054: 2 loads, 2 SLICEs
      Net secured_signal_49127: 22 loads, 22 SLICEs
      Net secured_signal_49129: 2 loads, 2 SLICEs
      Net secured_signal_49165: 1 loads, 1 SLICEs
      Net secured_signal_49433: 4 loads, 4 SLICEs
      Net secured_signal_49438: 38 loads, 38 SLICEs
      Net secured_signal_49448: 4 loads, 4 SLICEs
      Net secured_signal_49595: 5 loads, 5 SLICEs
      Net secured_signal_49602: 5 loads, 5 SLICEs
      Net secured_signal_49616: 23 loads, 23 SLICEs
      Net secured_signal_49759: 4 loads, 4 SLICEs
      Net secured_signal_49767: 4 loads, 4 SLICEs
      Net secured_signal_49776: 2 loads, 2 SLICEs
      Net secured_signal_49839: 40 loads, 40 SLICEs
      Net secured_signal_49842: 4 loads, 4 SLICEs
      Net secured_signal_49851: 4 loads, 4 SLICEs
      Net secured_signal_49908: 2 loads, 2 SLICEs
      Net secured_signal_50004: 5 loads, 5 SLICEs
      Net secured_signal_50009: 5 loads, 5 SLICEs
      Net secured_signal_50052: 33 loads, 33 SLICEs
      Net secured_signal_50189: 4 loads, 4 SLICEs
      Net secured_signal_50218: 2 loads, 2 SLICEs
      Net secured_signal_50219: 4 loads, 4 SLICEs
      Net secured_signal_50304: 1 loads, 1 SLICEs
      Net secured_signal_50305: 4 loads, 4 SLICEs
      Net secured_signal_50344: 3 loads, 3 SLICEs
      Net secured_signal_50358: 1 loads, 1 SLICEs
      Net secured_signal_50359: 5 loads, 5 SLICEs
      Net secured_signal_50360: 2 loads, 2 SLICEs
      Net secured_signal_50401: 3 loads, 3 SLICEs
      Net secured_signal_50431: 1 loads, 1 SLICEs
      Net secured_signal_50439: 38 loads, 38 SLICEs
      Net secured_signal_50583: 3 loads, 3 SLICEs
      Net secured_signal_50604: 36 loads, 36 SLICEs
      Net secured_signal_50607: 1 loads, 1 SLICEs
      Net secured_signal_50762: 3 loads, 3 SLICEs
      Net secured_signal_50766: 1 loads, 1 SLICEs
      Net secured_signal_50767: 1 loads, 1 SLICEs
      Net secured_signal_50776: 1 loads, 1 SLICEs
      Net secured_signal_50777: 1 loads, 1 SLICEs
      Net secured_signal_50787: 1 loads, 1 SLICEs
      Net secured_signal_50788: 1 loads, 1 SLICEs
      Net secured_signal_50798: 1 loads, 1 SLICEs
      Net secured_signal_50812: 48 loads, 48 SLICEs
      Net secured_signal_50916: 2 loads, 2 SLICEs
      Net secured_signal_50920: 2 loads, 2 SLICEs
      Net secured_signal_50924: 1 loads, 1 SLICEs
      Net secured_signal_50937: 48 loads, 48 SLICEs
      Net secured_signal_51045: 2 loads, 2 SLICEs
      Net secured_signal_51053: 1 loads, 1 SLICEs
      Net secured_signal_51065: 3 loads, 3 SLICEs
      Net secured_signal_51087: 2 loads, 2 SLICEs
      Net secured_signal_51099: 2 loads, 2 SLICEs
      Net secured_signal_51103: 36 loads, 36 SLICEs
      Net secured_signal_51135: 2 loads, 2 SLICEs
      Net secured_signal_51226: 36 loads, 36 SLICEs
      Net secured_signal_51269: 2 loads, 2 SLICEs
      Net secured_signal_51351: 37 loads, 37 SLICEs
      Net secured_signal_51355: 1 loads, 1 SLICEs
      Net secured_signal_51357: 1 loads, 1 SLICEs
      Net secured_signal_51358: 1 loads, 1 SLICEs
      Net secured_signal_51359: 1 loads, 1 SLICEs
      Net secured_signal_51363: 35 loads, 35 SLICEs
      Net secured_signal_51413: 1 loads, 1 SLICEs
      Net secured_signal_51415: 1 loads, 1 SLICEs
      Net secured_signal_51416: 1 loads, 1 SLICEs
      Net secured_signal_51417: 1 loads, 1 SLICEs
      Net secured_signal_51420: 36 loads, 36 SLICEs
      Net secured_signal_51421: 35 loads, 35 SLICEs
      Net secured_signal_51469: 1 loads, 1 SLICEs
      Net secured_signal_51470: 3 loads, 3 SLICEs
      Net secured_signal_51472: 1 loads, 1 SLICEs
      Net secured_signal_51473: 1 loads, 1 SLICEs
      Net secured_signal_51474: 1 loads, 1 SLICEs
      Net secured_signal_51475: 1 loads, 1 SLICEs
      Net secured_signal_51484: 1 loads, 1 SLICEs
      Net secured_signal_51496: 11 loads, 11 SLICEs
      Net secured_signal_51524: 2 loads, 2 SLICEs
      Net secured_signal_51529: 2 loads, 2 SLICEs
      Net secured_signal_51533: 1 loads, 1 SLICEs
      Net secured_signal_51598: 48 loads, 48 SLICEs
      Net secured_signal_51652: 2 loads, 2 SLICEs
      Net secured_signal_51657: 2 loads, 2 SLICEs
      Net secured_signal_51664: 1 loads, 1 SLICEs
      Net secured_signal_51672: 48 loads, 48 SLICEs
      Net secured_signal_51777: 2 loads, 2 SLICEs
      Net secured_signal_51784: 2 loads, 2 SLICEs
      Net secured_signal_51790: 1 loads, 1 SLICEs
      Net secured_signal_51792: 8 loads, 8 SLICEs
      Net secured_signal_51801: 3 loads, 3 SLICEs
      Net secured_signal_51802: 1 loads, 1 SLICEs
      Net secured_signal_51803: 1 loads, 1 SLICEs
      Net secured_signal_51804: 3 loads, 3 SLICEs
      Net secured_signal_51815: 1 loads, 1 SLICEs
      Net secured_signal_51851: 39 loads, 39 SLICEs
      Net secured_signal_51854: 1 loads, 1 SLICEs
      Net secured_signal_51934: 40 loads, 40 SLICEs
      Net secured_signal_51999: 4 loads, 4 SLICEs
      Net secured_signal_52000: 4 loads, 4 SLICEs
      Net secured_signal_52024: 44 loads, 44 SLICEs
      Net secured_signal_52176: 7 loads, 7 SLICEs
      Net secured_signal_52200: 37 loads, 37 SLICEs
      Net secured_signal_52206: 7 loads, 7 SLICEs
      Net secured_signal_52439: 4 loads, 4 SLICEs
      Net secured_signal_52456: 4 loads, 4 SLICEs
      Net secured_signal_52462: 6 loads, 6 SLICEs
      Net secured_signal_52538: 4 loads, 4 SLICEs
      Net secured_signal_52539: 4 loads, 4 SLICEs
      Net secured_signal_52560: 44 loads, 44 SLICEs
      Net secured_signal_52704: 7 loads, 7 SLICEs
      Net secured_signal_52739: 39 loads, 39 SLICEs
      Net secured_signal_52745: 7 loads, 7 SLICEs
      Net secured_signal_53005: 38 loads, 38 SLICEs
      Net secured_signal_53007: 1 loads, 1 SLICEs
      Net secured_signal_53085: 39 loads, 39 SLICEs
      Net secured_signal_53148: 4 loads, 4 SLICEs
      Net secured_signal_53149: 4 loads, 4 SLICEs
      Net secured_signal_53170: 47 loads, 47 SLICEs
      Net secured_signal_53274: 7 loads, 7 SLICEs
      Net secured_signal_53298: 37 loads, 37 SLICEs
      Net secured_signal_53304: 7 loads, 7 SLICEs
      Net secured_signal_53499: 4 loads, 4 SLICEs
      Net secured_signal_53515: 4 loads, 4 SLICEs
      Net secured_signal_53527: 5 loads, 5 SLICEs
      Net secured_signal_53583: 4 loads, 4 SLICEs
      Net secured_signal_53599: 4 loads, 4 SLICEs
      Net secured_signal_53616: 47 loads, 47 SLICEs
      Net secured_signal_53710: 7 loads, 7 SLICEs
      Net secured_signal_53740: 38 loads, 38 SLICEs
      Net secured_signal_53751: 7 loads, 7 SLICEs
      Net axi_register_slice0_inst_AXI4_M_interconnect_RREADY: 6 loads, 6 SLICEs
      Net secured_signal_53943: 37 loads, 37 SLICEs
      Net secured_signal_53945: 25 loads, 25 SLICEs
      Net secured_signal_53947: 33 loads, 33 SLICEs
      Net axi_register_slice0_inst_AXI4_M_interconnect_BREADY: 5 loads, 5 SLICEs
      Net secured_signal_54274: 5 loads, 5 SLICEs
      Net secured_signal_54279: 38 loads, 38 SLICEs
      Net secured_signal_54290: 20 loads, 20 SLICEs
      Net secured_signal_54292: 5 loads, 5 SLICEs
      Net secured_signal_54294: 7 loads, 7 SLICEs
      Net
     gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.int_type_r_1_sqmuxa: 8
     loads, 8 SLICEs
      Net
     gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.direction_r_1_sqmuxa: 8
     loads, 8 SLICEs
      Net
     gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.int_method_r_1_sqmuxa: 8
     loads, 8 SLICEs
      Net
     gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.int_enable_r_1_sqmuxa: 8
     loads, 8 SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk1.lscc_gpio_lmmi_0.un1_gpio_out_r22_0_
     i_a2: 8 loads, 8 SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.bus_sm_cs[1]: 2
     loads, 2 SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.lmmi_offset_nxt_0_sq
     muxa: 12 loads, 12 SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.N_347_i: 8 loads, 8
     SLICEs
      Net gpio0_inst.lscc_gpio_inst.genblk2.lscc_apb2lmmi_0.N_19: 1 loads, 1
     SLICEs
      Net
     mbconfig0_inst.fpga_multiboot_config_inst.config_done_o_reg_1_sqmuxa_i: 1
     loads, 0 SLICEs
      Net mbconfig0_inst.fpga_multiboot_config_inst.reg_data5: 32 loads, 32
     SLICEs
      Net secured_signal_54683: 1 loads, 1 SLICEs
      Net secured_signal_54727: 8 loads, 8 SLICEs
      Net secured_signal_54732: 8 loads, 8 SLICEs
      Net secured_signal_54735: 8 loads, 8 SLICEs
      Net secured_signal_54738: 8 loads, 8 SLICEs
      Net secured_signal_54741: 8 loads, 8 SLICEs
      Net secured_signal_54744: 8 loads, 8 SLICEs
      Net secured_signal_54747: 8 loads, 8 SLICEs
      Net secured_signal_54750: 8 loads, 8 SLICEs
      Net secured_signal_54753: 8 loads, 8 SLICEs
      Net secured_signal_54756: 8 loads, 8 SLICEs
      Net secured_signal_54759: 8 loads, 8 SLICEs
      Net secured_signal_54762: 8 loads, 8 SLICEs
      Net secured_signal_54765: 8 loads, 8 SLICEs
      Net secured_signal_54768: 8 loads, 8 SLICEs
      Net secured_signal_54771: 8 loads, 8 SLICEs
      Net secured_signal_54774: 8 loads, 8 SLICEs
      Net secured_signal_54777: 8 loads, 8 SLICEs
      Net secured_signal_54780: 8 loads, 8 SLICEs
      Net secured_signal_54783: 8 loads, 8 SLICEs
      Net secured_signal_54786: 8 loads, 8 SLICEs
      Net secured_signal_54789: 8 loads, 8 SLICEs
      Net secured_signal_54792: 8 loads, 8 SLICEs
      Net secured_signal_54795: 8 loads, 8 SLICEs
      Net secured_signal_54798: 8 loads, 8 SLICEs
      Net secured_signal_54801: 8 loads, 8 SLICEs
      Net secured_signal_54804: 8 loads, 8 SLICEs
      Net secured_signal_54807: 8 loads, 8 SLICEs
      Net secured_signal_54810: 8 loads, 8 SLICEs
      Net secured_signal_54813: 8 loads, 8 SLICEs
      Net secured_signal_54816: 8 loads, 8 SLICEs
      Net secured_signal_54819: 8 loads, 8 SLICEs
      Net secured_signal_54822: 8 loads, 8 SLICEs
      Net secured_signal_54828: 1 loads, 1 SLICEs
      Net secured_signal_54830: 1 loads, 1 SLICEs
      Net secured_signal_54835: 1 loads, 1 SLICEs
      Net secured_signal_55223: 5 loads, 5 SLICEs
      Net secured_signal_55225: 5 loads, 5 SLICEs
      Net secured_signal_55273: 10 loads, 10 SLICEs
      Net secured_signal_55426: 1 loads, 1 SLICEs
      Net secured_signal_55429: 1 loads, 1 SLICEs
      Net secured_signal_55442: 3 loads, 3 SLICEs
      Net secured_signal_55515: 5 loads, 5 SLICEs
      Net secured_signal_55564: 1 loads, 1 SLICEs
      Net secured_signal_55571: 1 loads, 1 SLICEs
      Net secured_signal_55631: 5 loads, 5 SLICEs
      Net secured_signal_55632: 5 loads, 5 SLICEs
      Net secured_signal_55653: 1 loads, 1 SLICEs
      Net secured_signal_55655: 1 loads, 1 SLICEs
      Net secured_signal_55664: 1 loads, 1 SLICEs
      Net secured_signal_55665: 1 loads, 1 SLICEs
      Net secured_signal_55692: 1 loads, 1 SLICEs
      Net secured_signal_56054: 1 loads, 1 SLICEs
      Net secured_signal_56108: 5 loads, 5 SLICEs
      Net secured_signal_56114: 89 loads, 89 SLICEs
      Net secured_signal_56127: 5 loads, 5 SLICEs
      Net secured_signal_56353: 3 loads, 3 SLICEs
      Net secured_signal_56376: 3 loads, 3 SLICEs
      Net secured_signal_56381: 37 loads, 37 SLICEs
      Net secured_signal_56893: 1 loads, 1 SLICEs
      Net secured_signal_56928: 8 loads, 8 SLICEs
      Net secured_signal_56932: 8 loads, 8 SLICEs
      Net secured_signal_56936: 8 loads, 8 SLICEs
      Net secured_signal_56939: 8 loads, 8 SLICEs
      Net secured_signal_56942: 8 loads, 8 SLICEs
      Net secured_signal_56945: 8 loads, 8 SLICEs
      Net secured_signal_56948: 8 loads, 8 SLICEs
      Net secured_signal_56951: 8 loads, 8 SLICEs
      Net secured_signal_56954: 8 loads, 8 SLICEs
      Net secured_signal_56957: 8 loads, 8 SLICEs
      Net secured_signal_56960: 8 loads, 8 SLICEs
      Net secured_signal_56963: 8 loads, 8 SLICEs
      Net secured_signal_56966: 8 loads, 8 SLICEs
      Net secured_signal_56969: 8 loads, 8 SLICEs
      Net secured_signal_56972: 8 loads, 8 SLICEs
      Net secured_signal_56975: 8 loads, 8 SLICEs
      Net secured_signal_56978: 8 loads, 8 SLICEs
      Net secured_signal_56981: 8 loads, 8 SLICEs
      Net secured_signal_56984: 8 loads, 8 SLICEs
      Net secured_signal_56987: 8 loads, 8 SLICEs
      Net secured_signal_56990: 8 loads, 8 SLICEs
      Net secured_signal_56993: 8 loads, 8 SLICEs
      Net secured_signal_56996: 8 loads, 8 SLICEs
      Net secured_signal_56999: 8 loads, 8 SLICEs
      Net secured_signal_57002: 8 loads, 8 SLICEs
      Net secured_signal_57005: 8 loads, 8 SLICEs
      Net secured_signal_57008: 8 loads, 8 SLICEs
      Net secured_signal_57011: 8 loads, 8 SLICEs
      Net secured_signal_57014: 8 loads, 8 SLICEs
      Net secured_signal_57017: 8 loads, 8 SLICEs
      Net secured_signal_57020: 8 loads, 8 SLICEs
      Net secured_signal_57023: 8 loads, 8 SLICEs
      Net secured_signal_57054: 1 loads, 1 SLICEs
      Net secured_signal_57083: 1 loads, 1 SLICEs
      Net secured_signal_57095: 1 loads, 1 SLICEs
      Net secured_signal_57485: 5 loads, 5 SLICEs
      Net secured_signal_57488: 5 loads, 5 SLICEs
      Net secured_signal_57514: 10 loads, 10 SLICEs
      Net secured_signal_57639: 1 loads, 1 SLICEs
      Net secured_signal_57643: 1 loads, 1 SLICEs
      Net secured_signal_57733: 5 loads, 5 SLICEs
      Net secured_signal_57761: 3 loads, 3 SLICEs
      Net secured_signal_57798: 1 loads, 1 SLICEs
      Net secured_signal_57887: 1 loads, 1 SLICEs
      Net secured_signal_57901: 5 loads, 5 SLICEs
      Net secured_signal_57920: 1 loads, 1 SLICEs
      Net secured_signal_57921: 1 loads, 1 SLICEs
      Net secured_signal_57930: 1 loads, 1 SLICEs
      Net secured_signal_57934: 5 loads, 5 SLICEs
      Net secured_signal_57941: 1 loads, 1 SLICEs
      Net secured_signal_57975: 1 loads, 1 SLICEs
      Net secured_signal_57977: 1 loads, 1 SLICEs
      Net secured_signal_58433: 5 loads, 5 SLICEs
      Net secured_signal_58448: 89 loads, 89 SLICEs
      Net secured_signal_58477: 5 loads, 5 SLICEs
      Net secured_signal_58715: 3 loads, 3 SLICEs
      Net secured_signal_58727: 3 loads, 3 SLICEs
      Net secured_signal_58733: 37 loads, 37 SLICEs
      Net secured_signal_59285: 5 loads, 5 SLICEs
      Net secured_signal_59315: 39 loads, 39 SLICEs
      Net secured_signal_59331: 5 loads, 5 SLICEs
      Net secured_signal_59458: 5 loads, 5 SLICEs
      Net secured_signal_59471: 5 loads, 5 SLICEs
      Net secured_signal_59487: 1 loads, 1 SLICEs
      Net secured_signal_59539: 289 loads, 289 SLICEs
      Net secured_signal_59540: 1 loads, 1 SLICEs
      Net secured_signal_60183: 10 loads, 10 SLICEs
      Net secured_signal_60219: 10 loads, 10 SLICEs
      Net secured_signal_60221: 5 loads, 0 SLICEs
      Net secured_signal_60241: 5 loads, 0 SLICEs
      Net secured_signal_60310: 4 loads, 4 SLICEs
      Net secured_signal_60315: 4 loads, 4 SLICEs
      Net secured_signal_60351: 4 loads, 4 SLICEs
      Net secured_signal_60428: 5 loads, 5 SLICEs
      Net secured_signal_60451: 5 loads, 5 SLICEs
      Net secured_signal_60458: 39 loads, 39 SLICEs
      Net secured_signal_60601: 5 loads, 5 SLICEs
      Net secured_signal_60627: 5 loads, 5 SLICEs
      Net secured_signal_60636: 1 loads, 1 SLICEs
      Net secured_signal_60682: 261 loads, 261 SLICEs
      Net secured_signal_60683: 1 loads, 1 SLICEs
      Net secured_signal_61017: 10 loads, 10 SLICEs
      Net secured_signal_61022: 10 loads, 10 SLICEs
      Net secured_signal_61053: 4 loads, 0 SLICEs
      Net secured_signal_61079: 4 loads, 0 SLICEs
      Net secured_signal_61188: 5 loads, 5 SLICEs
      Net secured_signal_61221: 38 loads, 38 SLICEs
      Net secured_signal_61232: 5 loads, 5 SLICEs
      Net secured_signal_61357: 5 loads, 5 SLICEs
      Net secured_signal_61370: 5 loads, 5 SLICEs
      Net secured_signal_61389: 1 loads, 1 SLICEs
      Net secured_signal_61440: 289 loads, 289 SLICEs
      Net secured_signal_61441: 1 loads, 1 SLICEs
      Net secured_signal_62082: 10 loads, 10 SLICEs
      Net secured_signal_62118: 10 loads, 10 SLICEs
      Net secured_signal_62120: 5 loads, 0 SLICEs
      Net secured_signal_62140: 5 loads, 0 SLICEs
      Net secured_signal_62209: 4 loads, 4 SLICEs
      Net secured_signal_62214: 4 loads, 4 SLICEs
      Net secured_signal_62250: 4 loads, 4 SLICEs
      Net secured_signal_62327: 5 loads, 5 SLICEs
      Net secured_signal_62350: 5 loads, 5 SLICEs
      Net secured_signal_62357: 38 loads, 38 SLICEs
      Net secured_signal_62496: 5 loads, 5 SLICEs
      Net secured_signal_62522: 5 loads, 5 SLICEs
      Net secured_signal_62531: 1 loads, 1 SLICEs
      Net secured_signal_62579: 1 loads, 1 SLICEs
      Net secured_signal_62581: 261 loads, 261 SLICEs
      Net secured_signal_62925: 4 loads, 0 SLICEs
      Net secured_signal_62928: 10 loads, 10 SLICEs
      Net secured_signal_62931: 10 loads, 10 SLICEs
      Net secured_signal_62974: 4 loads, 0 SLICEs
      Net secured_signal_63063: 2 loads, 2 SLICEs
      Net secured_signal_63077: 4 loads, 4 SLICEs
      Net secured_signal_63089: 4 loads, 4 SLICEs
      Net secured_signal_63114: 1 loads, 1 SLICEs
      Net secured_signal_63163: 4 loads, 4 SLICEs
      Net secured_signal_63168: 4 loads, 4 SLICEs
      Net secured_signal_63187: 1 loads, 1 SLICEs
      Net secured_signal_63227: 4 loads, 4 SLICEs
      Net secured_signal_63245: 4 loads, 4 SLICEs
      Net secured_signal_63262: 1 loads, 1 SLICEs
      Net secured_signal_63302: 2 loads, 2 SLICEs
      Net secured_signal_63315: 4 loads, 4 SLICEs
      Net secured_signal_63330: 4 loads, 4 SLICEs
      Net secured_signal_63352: 1 loads, 1 SLICEs
      Net secured_signal_63390: 4 loads, 4 SLICEs
      Net secured_signal_63408: 4 loads, 4 SLICEs
      Net secured_signal_63429: 1 loads, 1 SLICEs
      Net pll0_inst.lscc_pll_inst.u_pll_init_bw.bw_init_cs_0_a2: 1 loads, 1
     SLICEs
      Net pll0_inst.lscc_pll_inst.u_pll_init_bw.N_80_i: 1 loads, 1 SLICEs
      Net pll0_inst.lscc_pll_inst.u_pll_init_bw.bw_init_cs_RNO[4]: 1 loads, 1
     SLICEs
      Net secured_signal_64433: 32 loads, 32 SLICEs
      Net secured_signal_64435: 1 loads, 1 SLICEs
      Net secured_signal_64438: 32 loads, 32 SLICEs
      Net secured_signal_64440: 1 loads, 1 SLICEs
      Net secured_signal_64656: 32 loads, 32 SLICEs
      Net secured_signal_64659: 8 loads, 8 SLICEs
      Net secured_signal_64660: 1 loads, 1 SLICEs
      Net secured_signal_64679: 32 loads, 32 SLICEs
      Net secured_signal_64700: 6 loads, 6 SLICEs
      Net secured_signal_64701: 1 loads, 1 SLICEs
      Net secured_signal_64830: 32 loads, 32 SLICEs
      Net secured_signal_64831: 32 loads, 32 SLICEs
      Net secured_signal_64833: 32 loads, 32 SLICEs
      Net secured_signal_64836: 32 loads, 32 SLICEs
      Net secured_signal_64844: 14 loads, 14 SLICEs
      Net secured_signal_64847: 32 loads, 32 SLICEs
      Net secured_signal_65009: 2 loads, 2 SLICEs
      Net secured_signal_65010: 1 loads, 1 SLICEs
      Net secured_signal_65104: 32 loads, 32 SLICEs
      Net secured_signal_65106: 32 loads, 32 SLICEs
      Net secured_signal_65114: 32 loads, 32 SLICEs
      Net secured_signal_65118: 32 loads, 32 SLICEs
      Net secured_signal_65170: 1 loads, 1 SLICEs
      Net secured_signal_65247: 32 loads, 32 SLICEs
      Net secured_signal_65251: 1 loads, 1 SLICEs
      Net secured_signal_65253: 1 loads, 1 SLICEs
      Net secured_signal_65276: 64 loads, 64 SLICEs
      Net secured_signal_65357: 32 loads, 32 SLICEs
      Net secured_signal_65508: 1 loads, 1 SLICEs
      Net secured_signal_65514: 1 loads, 1 SLICEs
      Net secured_signal_65539: 1 loads, 1 SLICEs
      Net secured_signal_65541: 6 loads, 6 SLICEs
      Net secured_signal_65666: 9 loads, 9 SLICEs
      Net secured_signal_65684: 32 loads, 32 SLICEs
      Net secured_signal_65707: 10 loads, 10 SLICEs
      Net secured_signal_66389: 91 loads, 91 SLICEs
      Net secured_signal_66391: 16 loads, 16 SLICEs
      Net secured_signal_66394: 8 loads, 8 SLICEs
      Net secured_signal_66395: 70 loads, 70 SLICEs
      Net secured_signal_66396: 1 loads, 1 SLICEs
      Net secured_signal_66400: 14 loads, 14 SLICEs
      Net secured_signal_66973: 18 loads, 18 SLICEs
      Net secured_signal_67009: 3 loads, 3 SLICEs
      Net secured_signal_67070: 64 loads, 64 SLICEs
      Net secured_signal_67190: 64 loads, 64 SLICEs
      Net secured_signal_67368: 2 loads, 2 SLICEs
      Net secured_signal_67371: 8 loads, 8 SLICEs
      Net secured_signal_67375: 1 loads, 1 SLICEs
      Net secured_signal_67385: 1 loads, 1 SLICEs
      Net secured_signal_67467: 2 loads, 2 SLICEs
      Net secured_signal_67472: 1 loads, 1 SLICEs
      Net secured_signal_67492: 9 loads, 9 SLICEs
      Net secured_signal_67495: 16 loads, 16 SLICEs
      Net secured_signal_67519: 9 loads, 9 SLICEs
      Net secured_signal_67558: 2 loads, 2 SLICEs
      Net secured_signal_67581: 16 loads, 16 SLICEs
      Net secured_signal_67634: 4 loads, 4 SLICEs
      Net secured_signal_67701: 2 loads, 2 SLICEs
      Net secured_signal_67710: 8 loads, 8 SLICEs
      Net secured_signal_68037: 2 loads, 2 SLICEs
      Net secured_signal_68039: 1 loads, 1 SLICEs
      Net secured_signal_68042: 1 loads, 1 SLICEs
      Net secured_signal_68050: 4 loads, 4 SLICEs
      Net secured_signal_68055: 5 loads, 5 SLICEs
      Net secured_signal_68059: 1 loads, 1 SLICEs
      Net secured_signal_68063: 1 loads, 1 SLICEs
      Net secured_signal_68067: 1 loads, 1 SLICEs
      Net secured_signal_68070: 1 loads, 1 SLICEs
      Net secured_signal_68074: 16 loads, 16 SLICEs
      Net secured_signal_68082: 3 loads, 3 SLICEs
      Net secured_signal_68092: 1 loads, 1 SLICEs
      Net secured_signal_68150: 16 loads, 16 SLICEs
      Net secured_signal_68153: 16 loads, 16 SLICEs
      Net secured_signal_68162: 7 loads, 7 SLICEs
      Net secured_signal_68188: 1 loads, 1 SLICEs
      Net secured_signal_68217: 1 loads, 1 SLICEs
      Net secured_signal_68219: 1 loads, 1 SLICEs
      Net secured_signal_68230: 1 loads, 1 SLICEs
      Net secured_signal_68251: 16 loads, 16 SLICEs
      Net secured_signal_68290: 1 loads, 1 SLICEs
      Net secured_signal_68337: 5 loads, 5 SLICEs
      Net secured_signal_68366: 1 loads, 1 SLICEs
      Net secured_signal_68367: 1 loads, 1 SLICEs
      Net secured_signal_68369: 1 loads, 1 SLICEs
      Net secured_signal_68371: 1 loads, 1 SLICEs
      Net secured_signal_68373: 1 loads, 1 SLICEs
      Net secured_signal_68375: 1 loads, 1 SLICEs
      Net secured_signal_68377: 1 loads, 1 SLICEs
      Net secured_signal_68379: 16 loads, 16 SLICEs
      Net secured_signal_68395: 1 loads, 1 SLICEs
      Net secured_signal_68398: 1 loads, 1 SLICEs
      Net secured_signal_68407: 1 loads, 1 SLICEs
      Net secured_signal_68428: 33 loads, 33 SLICEs
      Net secured_signal_68430: 1 loads, 1 SLICEs
      Net secured_signal_68440: 1 loads, 1 SLICEs
      Net secured_signal_68441: 32 loads, 32 SLICEs
      Net secured_signal_68509: 8 loads, 8 SLICEs
      Net secured_signal_68512: 1 loads, 1 SLICEs
      Net secured_signal_68530: 8 loads, 8 SLICEs
      Net secured_signal_68669: 16 loads, 16 SLICEs
      Net secured_signal_68737: 8 loads, 8 SLICEs
      Net secured_signal_68745: 1 loads, 1 SLICEs
      Net secured_signal_68823: 4 loads, 4 SLICEs
      Net secured_signal_68824: 5 loads, 5 SLICEs
      Net secured_signal_68855: 3 loads, 3 SLICEs
      Net secured_signal_69093: 10 loads, 10 SLICEs
      Net secured_signal_69095: 1 loads, 1 SLICEs
      Net secured_signal_69116: 4 loads, 4 SLICEs
      Net secured_signal_69123: 8 loads, 8 SLICEs
      Net secured_signal_69126: 1 loads, 1 SLICEs
      Net secured_signal_69217: 3 loads, 3 SLICEs
      Net secured_signal_69222: 1 loads, 1 SLICEs
      Net secured_signal_69234: 32 loads, 32 SLICEs
      Net secured_signal_69294: 1 loads, 1 SLICEs
      Net secured_signal_69295: 1 loads, 1 SLICEs
      Net secured_signal_69297: 4 loads, 4 SLICEs
      Net secured_signal_69298: 1 loads, 1 SLICEs
      Net secured_signal_69390: 26 loads, 26 SLICEs
      Net secured_signal_69393: 1 loads, 1 SLICEs
      Net secured_signal_69395: 1 loads, 1 SLICEs
      Net secured_signal_69398: 32 loads, 32 SLICEs
      Net secured_signal_69399: 1 loads, 1 SLICEs
      Net secured_signal_69400: 1 loads, 1 SLICEs
      Net secured_signal_69636: 1 loads, 1 SLICEs
      Net secured_signal_69647: 1 loads, 1 SLICEs
      Net secured_signal_69648: 36 loads, 36 SLICEs
      Net secured_signal_69649: 6 loads, 6 SLICEs
      Net secured_signal_69653: 6 loads, 6 SLICEs
      Net secured_signal_69654: 1 loads, 1 SLICEs
      Net secured_signal_69655: 2 loads, 2 SLICEs
      Net secured_signal_69858: 2 loads, 2 SLICEs
      Net secured_signal_69923: 2 loads, 2 SLICEs
      Net secured_signal_69949: 1 loads, 1 SLICEs
      Net secured_signal_69951: 1 loads, 1 SLICEs
      Net secured_signal_69953: 1 loads, 1 SLICEs
      Net secured_signal_69955: 1 loads, 1 SLICEs
      Net secured_signal_69958: 1 loads, 1 SLICEs
      Net secured_signal_69960: 1 loads, 1 SLICEs
      Net secured_signal_69962: 1 loads, 1 SLICEs
      Net secured_signal_69964: 1 loads, 1 SLICEs
      Net secured_signal_69980: 1 loads, 1 SLICEs
      Net secured_signal_69981: 1 loads, 1 SLICEs
      Net secured_signal_69983: 1 loads, 1 SLICEs
      Net secured_signal_69985: 1 loads, 1 SLICEs
      Net secured_signal_70019: 1 loads, 1 SLICEs
      Net secured_signal_70036: 1 loads, 1 SLICEs
      Net secured_signal_70097: 32 loads, 32 SLICEs
      Net secured_signal_70100: 32 loads, 32 SLICEs
      Net secured_signal_70102: 1 loads, 1 SLICEs
      Net secured_signal_70228: 32 loads, 32 SLICEs
      Net secured_signal_70231: 32 loads, 32 SLICEs
      Net secured_signal_70233: 1 loads, 1 SLICEs
      Net secured_signal_70316: 1 loads, 1 SLICEs
      Net secured_signal_70329: 1 loads, 1 SLICEs
      Net secured_signal_70342: 1 loads, 1 SLICEs
      Net secured_signal_70355: 1 loads, 1 SLICEs
      Net secured_signal_70368: 1 loads, 1 SLICEs
      Net secured_signal_70385: 1 loads, 1 SLICEs
      Net secured_signal_70398: 1 loads, 1 SLICEs
      Net secured_signal_70411: 1 loads, 1 SLICEs
      Net secured_signal_70424: 1 loads, 1 SLICEs
      Net secured_signal_70437: 1 loads, 1 SLICEs
      Net secured_signal_70670: 4 loads, 4 SLICEs
      Net secured_signal_70703: 32 loads, 32 SLICEs
      Net secured_signal_70712: 4 loads, 4 SLICEs
      Net secured_signal_70754: 36 loads, 36 SLICEs
      Net secured_signal_70755: 32 loads, 32 SLICEs
      Net secured_signal_70756: 20 loads, 20 SLICEs
      Net secured_signal_70757: 32 loads, 32 SLICEs
      Net secured_signal_70763: 19 loads, 19 SLICEs
      Net secured_signal_70772: 19 loads, 19 SLICEs
      Net secured_signal_70903: 1 loads, 1 SLICEs
      Net secured_signal_70904: 1 loads, 1 SLICEs
      Net secured_signal_70966: 66 loads, 66 SLICEs
      Net secured_signal_70968: 66 loads, 66 SLICEs
      Net secured_signal_71144: 86 loads, 86 SLICEs
      Net secured_signal_71527: 1 loads, 1 SLICEs
      Net secured_signal_71530: 8 loads, 8 SLICEs
      Net secured_signal_71531: 35 loads, 35 SLICEs
      Net secured_signal_71532: 1 loads, 1 SLICEs
      Net secured_signal_71533: 32 loads, 32 SLICEs
      Net secured_signal_71569: 1 loads, 1 SLICEs
      Net secured_signal_71575: 1 loads, 1 SLICEs
      Net secured_signal_71579: 2 loads, 2 SLICEs
      Net secured_signal_71580: 1 loads, 1 SLICEs
      Net secured_signal_71582: 1 loads, 1 SLICEs
      Net secured_signal_71641: 20 loads, 20 SLICEs
      Net secured_signal_71653: 1 loads, 1 SLICEs
      Net secured_signal_71686: 1 loads, 1 SLICEs
      Net secured_signal_71688: 1 loads, 1 SLICEs
      Net secured_signal_71709: 2 loads, 2 SLICEs
      Net secured_signal_71713: 1 loads, 1 SLICEs
      Net secured_signal_71716: 1 loads, 1 SLICEs
      Net secured_signal_71856: 16 loads, 16 SLICEs
      Net secured_signal_71858: 16 loads, 16 SLICEs
      Net secured_signal_71891: 30 loads, 30 SLICEs
      Net secured_signal_71969: 36 loads, 36 SLICEs
      Net secured_signal_72034: 1 loads, 1 SLICEs
      Net secured_signal_72040: 16 loads, 16 SLICEs
      Net secured_signal_72173: 12 loads, 12 SLICEs
      Net secured_signal_72176: 12 loads, 12 SLICEs
      Net secured_signal_72187: 1 loads, 1 SLICEs
      Net secured_signal_72262: 1 loads, 1 SLICEs
      Net secured_signal_72266: 2 loads, 0 SLICEs
      Net secured_signal_72286: 36 loads, 36 SLICEs
      Net secured_signal_72288: 1 loads, 1 SLICEs
      Net secured_signal_72291: 1 loads, 1 SLICEs
      Net secured_signal_72292: 8 loads, 8 SLICEs
      Net secured_signal_72299: 8 loads, 8 SLICEs
      Net secured_signal_72308: 10 loads, 10 SLICEs
      Net secured_signal_72312: 34 loads, 34 SLICEs
      Net secured_signal_72343: 2 loads, 0 SLICEs
      Net secured_signal_72345: 1 loads, 1 SLICEs
      Net secured_signal_72754: 38 loads, 38 SLICEs
      Net secured_signal_72842: 16 loads, 16 SLICEs
      Net secured_signal_72852: 8 loads, 8 SLICEs
      Net secured_signal_72882: 32 loads, 32 SLICEs
      Net secured_signal_72935: 16 loads, 16 SLICEs
      Net secured_signal_72957: 16 loads, 16 SLICEs
      Net secured_signal_73042: 1 loads, 1 SLICEs
      Net secured_signal_73049: 1 loads, 1 SLICEs
      Net secured_signal_73238: 32 loads, 32 SLICEs
      Net secured_signal_73254: 1 loads, 1 SLICEs
      Net secured_signal_73266: 8 loads, 8 SLICEs
      Net secured_signal_73267: 46 loads, 46 SLICEs
      Net secured_signal_73268: 1 loads, 1 SLICEs
      Net secured_signal_73301: 12 loads, 12 SLICEs
      Net secured_signal_73375: 12 loads, 12 SLICEs
      Net secured_signal_73387: 3 loads, 3 SLICEs
      Net secured_signal_73402: 2 loads, 0 SLICEs
      Net secured_signal_73446: 1 loads, 1 SLICEs
      Net secured_signal_73572: 2 loads, 0 SLICEs
      Net secured_signal_73696: 4 loads, 4 SLICEs
      Net secured_signal_73717: 1 loads, 1 SLICEs
      Net secured_signal_73721: 1 loads, 1 SLICEs
      Net secured_signal_73724: 8 loads, 8 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_mem_rda
     ta_valid_r_3_i: 1 loads, 1 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_axi_slv
     err_r8: 1 loads, 1 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_mem_rad
     dr_r24_i: 32 loads, 32 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_axi_bid
     _r7_4_i: 3 loads, 3 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.arid_in_r5:
     4 loads, 4 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_mem_arl
     en_r6_i: 20 loads, 20 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_mem_rda
     ta_valid_r_i: 32 loads, 32 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_awaddr_
     in_r7_1_i: 4 loads, 4 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_araddr_
     in_r7_4_i_o2: 4 loads, 4 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_araddr_
     in_r7_4_i_0: 29 loads, 29 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_araddr_
     in_r7_2: 1 loads, 1 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.wlast_r7:
     36 loads, 36 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_axi_bva
     lid_r10_4: 1 loads, 1 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_axi_rva
     lid_r10_2: 1 loads, 1 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_arpipel
     ine_d110: 1 loads, 1 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_axi_wva
     lid_i_4: 1 loads, 1 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_axi_bva
     lid_r10_2_i: 1 loads, 1 SLICEs
      Net
     sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.awaddr_pipe_r5:
     25 loads, 25 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_mem_rd_
     cnt_r9_2: 2 loads, 2 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_axi_awv
     alid_i_2: 21 loads, 21 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.N_1359_i:
     29 loads, 29 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_mem_rd_
     cnt_r9_6: 10 loads, 10 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.N_69_i: 32
     loads, 32 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_axi_bre
     ady_i_2: 1 loads, 1 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_axi_rre
     ady_i_0: 2 loads, 2 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.N_63: 1
     loads, 1 SLICEs
      Net sysmem0_inst.lscc_sys_mem_inst.bridge_s0.genblk1.bridge_s0.un1_arpipel
     ine_d110_1_i: 1 loads, 1 SLICEs
      Net secured_signal_74880: 16 loads, 16 SLICEs
      Net secured_signal_74882: 9 loads, 9 SLICEs
      Net secured_signal_74884: 5 loads, 5 SLICEs
      Net secured_signal_74886: 32 loads, 32 SLICEs
      Net secured_signal_74887: 32 loads, 32 SLICEs
      Net secured_signal_74956: 43 loads, 43 SLICEs
      Net secured_signal_74963: 11 loads, 11 SLICEs
      Net secured_signal_74964: 11 loads, 11 SLICEs
      Net secured_signal_74965: 11 loads, 11 SLICEs
      Net secured_signal_74967: 16 loads, 16 SLICEs
      Net secured_signal_74968: 11 loads, 11 SLICEs
      Net secured_signal_74969: 1 loads, 1 SLICEs
      Net secured_signal_74976: 32 loads, 32 SLICEs
      Net secured_signal_74980: 1 loads, 1 SLICEs
      Net secured_signal_74985: 5 loads, 5 SLICEs
      Net secured_signal_74988: 8 loads, 8 SLICEs
      Net secured_signal_74989: 11 loads, 11 SLICEs
      Net secured_signal_75170: 1 loads, 1 SLICEs
      Net secured_signal_75186: 32 loads, 32 SLICEs
      Net secured_signal_75193: 1 loads, 1 SLICEs
      Net secured_signal_75234: 16 loads, 16 SLICEs
      Net secured_signal_75365: 8 loads, 8 SLICEs
      Net secured_signal_75646: 32 loads, 32 SLICEs
      Net secured_signal_75785: 44 loads, 44 SLICEs
      Net secured_signal_75794: 1 loads, 1 SLICEs
      Net secured_signal_75816: 1 loads, 1 SLICEs
      Net secured_signal_75818: 8 loads, 8 SLICEs
      Net secured_signal_75836: 1 loads, 1 SLICEs
      Net secured_signal_75840: 1 loads, 1 SLICEs
      Net secured_signal_75843: 1 loads, 1 SLICEs
      Net secured_signal_75886: 14 loads, 14 SLICEs
      Net secured_signal_75889: 1 loads, 1 SLICEs
      Net secured_signal_75895: 1 loads, 1 SLICEs
      Net secured_signal_75898: 1 loads, 1 SLICEs
      Net secured_signal_75904: 1 loads, 1 SLICEs
      Net secured_signal_75908: 1 loads, 1 SLICEs
      Net secured_signal_75913: 14 loads, 14 SLICEs
      Net secured_signal_75915: 1 loads, 1 SLICEs
      Net secured_signal_75933: 16 loads, 16 SLICEs
      Net secured_signal_75948: 16 loads, 16 SLICEs
      Net secured_signal_76034: 1 loads, 1 SLICEs
      Net secured_signal_76045: 1 loads, 1 SLICEs
      Net secured_signal_76049: 1 loads, 1 SLICEs
      Net secured_signal_76050: 1 loads, 1 SLICEs
      Net secured_signal_76057: 1 loads, 1 SLICEs
      Net secured_signal_76059: 1 loads, 1 SLICEs
      Net secured_signal_76148: 6 loads, 6 SLICEs
      Net secured_signal_76310: 8 loads, 8 SLICEs
      Net secured_signal_76316: 1 loads, 1 SLICEs
      Net secured_signal_76318: 14 loads, 14 SLICEs
      Net secured_signal_76326: 1 loads, 1 SLICEs
      Net secured_signal_76356: 4 loads, 4 SLICEs
      Net secured_signal_76381: 1 loads, 1 SLICEs
      Net secured_signal_76383: 14 loads, 14 SLICEs
      Net secured_signal_76391: 15 loads, 15 SLICEs
      Net secured_signal_76401: 1 loads, 1 SLICEs
      Net secured_signal_76406: 1 loads, 1 SLICEs
      Net secured_signal_76692: 1 loads, 1 SLICEs
      Net secured_signal_76706: 32 loads, 32 SLICEs
      Net secured_signal_76708: 8 loads, 8 SLICEs
      Net secured_signal_76735: 8 loads, 8 SLICEs
      Net secured_signal_76747: 1 loads, 1 SLICEs
      Net secured_signal_76811: 8 loads, 8 SLICEs
      Net secured_signal_76870: 9 loads, 9 SLICEs
      Net secured_signal_76874: 9 loads, 9 SLICEs
      Net secured_signal_76877: 9 loads, 9 SLICEs
      Net secured_signal_77003: 1 loads, 1 SLICEs
      Net secured_signal_77006: 9 loads, 9 SLICEs
      Net secured_signal_77008: 9 loads, 9 SLICEs
      Net secured_signal_77010: 9 loads, 9 SLICEs
      Net secured_signal_77011: 9 loads, 9 SLICEs
      Net secured_signal_77042: 1 loads, 1 SLICEs
      Net secured_signal_77080: 1 loads, 1 SLICEs
      Net secured_signal_77160: 1 loads, 1 SLICEs
      Net secured_signal_77162: 1 loads, 1 SLICEs
      Net secured_signal_77208: 1 loads, 1 SLICEs
      Net secured_signal_77224: 1 loads, 1 SLICEs
      Net secured_signal_77231: 4 loads, 4 SLICEs
      Net secured_signal_77476: 1 loads, 1 SLICEs
      Net secured_signal_77477: 1 loads, 1 SLICEs
      Net secured_signal_77530: 1 loads, 1 SLICEs
      Net secured_signal_77576: 16 loads, 16 SLICEs
      Net secured_signal_77660: 16 loads, 16 SLICEs
      Net secured_signal_77772: 32 loads, 32 SLICEs
      Net secured_signal_77779: 6 loads, 6 SLICEs
      Net secured_signal_77780: 6 loads, 6 SLICEs
      Net secured_signal_77835: 1 loads, 1 SLICEs
      Net secured_signal_77841: 1 loads, 1 SLICEs
      Net secured_signal_77900: 1 loads, 1 SLICEs
      Net secured_signal_77911: 4 loads, 4 SLICEs
      Net secured_signal_77949: 1 loads, 1 SLICEs
      Net secured_signal_77998: 5 loads, 5 SLICEs
      Net secured_signal_78000: 1 loads, 1 SLICEs
      Net secured_signal_78006: 1 loads, 1 SLICEs
      Net secured_signal_78012: 1 loads, 1 SLICEs
      Net secured_signal_78014: 1 loads, 1 SLICEs
      Net secured_signal_78016: 1 loads, 1 SLICEs
      Net secured_signal_78017: 1 loads, 1 SLICEs
      Net secured_signal_78018: 1 loads, 1 SLICEs
      Net secured_signal_78019: 1 loads, 1 SLICEs
      Net secured_signal_78020: 1 loads, 1 SLICEs
      Net secured_signal_78021: 1 loads, 1 SLICEs
      Net secured_signal_78022: 1 loads, 1 SLICEs
      Net secured_signal_78023: 1 loads, 1 SLICEs
      Net secured_signal_78024: 1 loads, 1 SLICEs
      Net secured_signal_78025: 1 loads, 1 SLICEs
      Net secured_signal_78026: 1 loads, 1 SLICEs
      Net secured_signal_78027: 1 loads, 1 SLICEs
      Net secured_signal_78028: 1 loads, 1 SLICEs
      Net secured_signal_78042: 16 loads, 16 SLICEs
      Net secured_signal_78047: 1 loads, 1 SLICEs
      Net secured_signal_78048: 28 loads, 28 SLICEs
      Net secured_signal_78075: 4 loads, 4 SLICEs
      Net secured_signal_78082: 1 loads, 1 SLICEs
      Net secured_signal_78083: 1 loads, 1 SLICEs
      Net secured_signal_78084: 1 loads, 1 SLICEs
      Net secured_signal_78155: 1 loads, 1 SLICEs
      Net secured_signal_78228: 12 loads, 12 SLICEs
      Net secured_signal_78231: 12 loads, 12 SLICEs
      Net secured_signal_79487: 9 loads, 9 SLICEs
      Net secured_signal_79679: 12 loads, 12 SLICEs
      Net secured_signal_79682: 12 loads, 12 SLICEs
      Net secured_signal_80959: 9 loads, 9 SLICEs
      Net secured_signal_81075: 1 loads, 1 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.u_fwft.un1_empty_i_1: 1 loads, 1 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.u_fwft.un5_rden_o: 1 loads, 1 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.rd_fifo_en_w: 8 loads, 8
     SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.un1_parity_err: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.un1_frame_err: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.un1_break_int: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.N_39_i: 7 loads, 7 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.divisorce[8]: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.divisorce[0]: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.ier_0_sqmuxa: 3 loads, 3 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.lcr_1_sqmuxa: 7 loads, 7 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe7: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe8: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe9: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe10: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe11: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe12: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe13: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe14: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe15: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe0: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe1: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe2: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe3: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe4: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe5: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.mem_awe6: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.un1_rd_en_i: 5 loads, 5 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.N_718_i: 5 loads, 5 SLICEs
      Net uart0_inst.lscc_uart_inst.u_intface.tx_fifo_inst.TX_FIFO.genblk1.tx_fi
     fo_inst.u_mem0.fifo0._FABRIC.u_fifo.rd_fifo_en_w: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.un1_lsr_rd: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.un1_cs_state_0_sqmuxa_2_i: 1 loads,
     1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.un1_cs_state_3_i: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.un1_databit_recved_num_1_sqmuxa: 1
     loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.fifo_din36: 11 loads, 11 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.un1_hunt_1: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.databit_recved_nume: 12 loads, 12
     SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.N_5: 3 loads, 3
     SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.N_9: 3 loads, 3
     SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.N_13: 3 loads, 3
     SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.N_17: 3 loads, 3
     SLICEs
      Net
     uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.fifo[6]_1_sqmuxa_i_0: 3
     loads, 3 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.N_25: 3 loads, 3
     SLICEs
      Net
     uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.fifo[12]_1_sqmuxa_i_0: 3
     loads, 3 SLICEs
      Net
     uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.fifo[14]_1_sqmuxa_i_0: 3
     loads, 3 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.N_7: 3 loads, 3
     SLICEs
      Net
     uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.fifo[1]_1_sqmuxa_i_0: 3
     loads, 3 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.N_15: 3 loads, 3
     SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.N_23: 3 loads, 3
     SLICEs
      Net
     uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.fifo[11]_1_sqmuxa_i_0: 3
     loads, 3 SLICEs
      Net
     uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.fifo[15]_1_sqmuxa_i_0: 3
     loads, 3 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.N_27: 3 loads, 3
     SLICEs
      Net
     uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.fifo[5]_1_sqmuxa_i_0: 3
     loads, 3 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.N_840_i: 3 loads, 3
     SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.N_729_i: 5 loads, 5 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.rd_fifo_en_w: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe7: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe8: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe9: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe10: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe11: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe12: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe13: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe14: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe15: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe0: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe1: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe2: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe3: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe4: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe5: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.mem_awe6: 8 loads, 8 SLICEs
      Net uart0_inst.lscc_uart_inst.u_rxcver.genblk2.RX_FIFO.genblk1.rx_fifo_ins
     t.u_mem0.fifo0._FABRIC.u_fifo.N_710_i: 5 loads, 5 SLICEs
      Net uart0_inst.lscc_uart_inst.u_txmitt.tx_state[0]: 17 loads, 17 SLICEs
      Net uart0_inst.lscc_uart_inst.u_txmitt.N_585_i: 9 loads, 9 SLICEs
      Net uart0_inst.lscc_uart_inst.u_txmitt.un1_last_word_0_sqmuxa_0: 1 loads,
     1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_txmitt.un1_thr_wr_1: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_txmitt.un1_thr_rd_int7: 1 loads, 1 SLICEs
      Net uart0_inst.lscc_uart_inst.u_txmitt.un1_tsr_empty8: 1 loads, 1 SLICEs
   Number of LSRs:  368
      Net phy_resetn_o_c: 9913 loads, 9814 SLICEs
      Net rst_sync0_inst_pb_out_net: 3 loads, 2 SLICEs
      Net and0_inst_O_net: 11 loads, 11 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.rst_n: 5600 loads, 5582
     SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.reset_n: 1369 loads, 1369
     SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.phy_srst_n: 15 loads, 15
     SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.s_rst_n_r2: 81
     loads, 81 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.start_rst_r2: 256
     loads, 256 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.VCC: 3 loads, 3
     SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.ddr_rst: 3 loads, 0
     SLICEs
      Net
     lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.pll_inst.pll_rst_n_w_i: 1
     loads, 0 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.pll_inst.gen_apb.u_a
     pb.req_timer_scalar: 2 loads, 2 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.execute_arbitration_isValid: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.execute_arbitration_haltItself6_RNIQ16GB: 7 loads, 7 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_cpu_grp.i_cpu.i_cp
     u.lastStageRegFileWrite_valid: 32 loads, 32 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.cpu_rst_n: 101
     loads, 101 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.u_int_fi
     fo.u_fifo.wr_fifo_en_w: 2 loads, 2 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_
     ctrl_fifo.u_fifo_dc.wr_fifo_en_w: 13 loads, 13 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_
     data_fifo.u_fifo_dc.wr_fifo_en_w: 73 loads, 73 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_wr.ASYNC.u_
     resp_fifo.u_fifo_dc.wr_fifo_en_w: 1 loads, 1 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.ASYNC.u_
     ctrl_fifo.u_fifo_dc.wr_fifo_en_w: 13 loads, 13 SLICEs
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.AXI_BI.u_axi_if.u_rd.u_rd_rsp
     .u_data_fifo.u_fifo_dc.wr_fifo_en_w: 66 loads, 66 SLICEs
      Net secured_signal_14249: 32 loads, 32 SLICEs
      Net secured_signal_17434: 1 loads, 1 SLICEs
      Net secured_signal_17769: 1 loads, 1 SLICEs
      Net secured_signal_17770: 1 loads, 1 SLICEs
      Net secured_signal_17901: 1 loads, 1 SLICEs
      Net secured_signal_17902: 1 loads, 1 SLICEs
      Net secured_signal_18033: 1 loads, 1 SLICEs
      Net secured_signal_18034: 1 loads, 1 SLICEs
      Net secured_signal_18165: 1 loads, 1 SLICEs
      Net secured_signal_18166: 1 loads, 1 SLICEs
      Net secured_signal_18640: 15 loads, 15 SLICEs
      Net secured_signal_18641: 15 loads, 15 SLICEs
      Net secured_signal_19660: 6 loads, 6 SLICEs
      Net secured_signal_20935: 432 loads, 432 SLICEs
      Net secured_signal_21004: 1 loads, 1 SLICEs
      Net secured_signal_21007: 1 loads, 1 SLICEs
      Net secured_signal_21008: 17 loads, 17 SLICEs
      Net secured_signal_21025: 81 loads, 80 SLICEs
      Net secured_signal_21217: 36 loads, 36 SLICEs
      Net secured_signal_21516: 1 loads, 1 SLICEs
      Net secured_signal_22667: 33 loads, 33 SLICEs
      Net secured_signal_22713: 32 loads, 32 SLICEs
      Net secured_signal_23138: 1 loads, 1 SLICEs
      Net secured_signal_23422: 3 loads, 3 SLICEs
      Net secured_signal_24844: 8 loads, 8 SLICEs
      Net secured_signal_27293: 1 loads, 1 SLICEs
      Net secured_signal_27295: 1 loads, 1 SLICEs
      Net secured_signal_28971: 7 loads, 7 SLICEs
      Net secured_signal_29496: 1 loads, 1 SLICEs
      Net secured_signal_29497: 1 loads, 1 SLICEs
      Net secured_signal_30643: 19 loads, 19 SLICEs
      Net secured_signal_35626: 1 loads, 1 SLICEs
      Net secured_signal_35742: 1 loads, 1 SLICEs
      Net secured_signal_35856: 1 loads, 1 SLICEs
      Net secured_signal_35978: 1 loads, 1 SLICEs
      Net secured_signal_36103: 1 loads, 1 SLICEs
      Net secured_signal_37745: 3389 loads, 3389 SLICEs
      Net secured_signal_38123: 13 loads, 13 SLICEs
      Net secured_signal_38259: 10 loads, 10 SLICEs
      Net secured_signal_38418: 2 loads, 2 SLICEs
      Net secured_signal_38502: 13 loads, 13 SLICEs
      Net secured_signal_38613: 10 loads, 10 SLICEs
      Net secured_signal_38794: 1 loads, 1 SLICEs
      Net secured_signal_39053: 12 loads, 12 SLICEs
      Net secured_signal_39189: 9 loads, 9 SLICEs
      Net secured_signal_39306: 1 loads, 1 SLICEs
      Net secured_signal_39382: 12 loads, 12 SLICEs
      Net secured_signal_39482: 9 loads, 9 SLICEs
      Net secured_signal_39631: 1 loads, 1 SLICEs
      Net secured_signal_39968: 10 loads, 10 SLICEs
      Net secured_signal_40061: 9 loads, 9 SLICEs
      Net secured_signal_40452: 8 loads, 8 SLICEs
      Net secured_signal_40596: 19 loads, 19 SLICEs
      Net secured_signal_40597: 19 loads, 19 SLICEs
      Net secured_signal_40877: 2 loads, 2 SLICEs
      Net secured_signal_40949: 10 loads, 10 SLICEs
      Net secured_signal_41107: 20 loads, 20 SLICEs
      Net secured_signal_41120: 20 loads, 20 SLICEs
      Net secured_signal_41542: 9 loads, 9 SLICEs
      Net secured_signal_41732: 19 loads, 19 SLICEs
      Net secured_signal_41733: 19 loads, 19 SLICEs
      Net secured_signal_42013: 1 loads, 1 SLICEs
      Net secured_signal_42083: 9 loads, 9 SLICEs
      Net secured_signal_42276: 19 loads, 19 SLICEs
      Net secured_signal_42277: 19 loads, 19 SLICEs
      Net secured_signal_42702: 8 loads, 8 SLICEs
      Net secured_signal_42899: 18 loads, 18 SLICEs
      Net secured_signal_42900: 18 loads, 18 SLICEs
      Net secured_signal_43205: 2 loads, 2 SLICEs
      Net secured_signal_43284: 8 loads, 8 SLICEs
      Net secured_signal_43518: 20 loads, 20 SLICEs
      Net secured_signal_43532: 20 loads, 20 SLICEs
      Net secured_signal_44484: 2 loads, 2 SLICEs
      Net secured_signal_44665: 2 loads, 2 SLICEs
      Net secured_signal_45498: 3 loads, 3 SLICEs
      Net secured_signal_45695: 13 loads, 13 SLICEs
      Net secured_signal_45756: 10 loads, 10 SLICEs
      Net secured_signal_45900: 18 loads, 18 SLICEs
      Net secured_signal_45901: 18 loads, 18 SLICEs
      Net secured_signal_46044: 16 loads, 16 SLICEs
      Net secured_signal_46092: 2 loads, 2 SLICEs
      Net secured_signal_46130: 10 loads, 10 SLICEs
      Net secured_signal_46154: 13 loads, 13 SLICEs
      Net secured_signal_46215: 10 loads, 10 SLICEs
      Net secured_signal_46356: 19 loads, 19 SLICEs
      Net secured_signal_46357: 19 loads, 19 SLICEs
      Net secured_signal_46518: 16 loads, 16 SLICEs
      Net secured_signal_46734: 13 loads, 13 SLICEs
      Net secured_signal_46940: 19 loads, 19 SLICEs
      Net secured_signal_46941: 19 loads, 19 SLICEs
      Net secured_signal_47219: 2 loads, 2 SLICEs
      Net secured_signal_47291: 13 loads, 13 SLICEs
      Net secured_signal_47500: 20 loads, 20 SLICEs
      Net secured_signal_47501: 20 loads, 20 SLICEs
      Net secured_signal_48197: 13 loads, 13 SLICEs
      Net secured_signal_48397: 10 loads, 10 SLICEs
      Net secured_signal_48586: 1 loads, 1 SLICEs
      Net secured_signal_48677: 13 loads, 13 SLICEs
      Net secured_signal_48834: 10 loads, 10 SLICEs
      Net secured_signal_49034: 1 loads, 1 SLICEs
      Net secured_signal_49491: 10 loads, 10 SLICEs
      Net secured_signal_49662: 6 loads, 6 SLICEs
      Net secured_signal_49799: 2 loads, 2 SLICEs
      Net secured_signal_49898: 10 loads, 10 SLICEs
      Net secured_signal_50050: 9 loads, 9 SLICEs
      Net secured_signal_50227: 1 loads, 1 SLICEs
      Net secured_signal_51151: 1 loads, 1 SLICEs
      Net secured_signal_51271: 1 loads, 1 SLICEs
      Net secured_signal_52022: 12 loads, 12 SLICEs
      Net secured_signal_52224: 19 loads, 19 SLICEs
      Net secured_signal_52225: 19 loads, 19 SLICEs
      Net secured_signal_52492: 2 loads, 2 SLICEs
      Net secured_signal_52562: 12 loads, 12 SLICEs
      Net secured_signal_52758: 20 loads, 20 SLICEs
      Net secured_signal_52759: 20 loads, 20 SLICEs
      Net secured_signal_53172: 12 loads, 12 SLICEs
      Net secured_signal_53322: 19 loads, 19 SLICEs
      Net secured_signal_53323: 19 loads, 19 SLICEs
      Net secured_signal_53551: 2 loads, 2 SLICEs
      Net secured_signal_53611: 12 loads, 12 SLICEs
      Net secured_signal_53761: 19 loads, 19 SLICEs
      Net secured_signal_53762: 19 loads, 19 SLICEs
      Net secured_signal_53940: 291 loads, 291 SLICEs
      Net secured_signal_54670: 1345 loads, 1345 SLICEs
      Net secured_signal_54675: 1323 loads, 1323 SLICEs
      Net secured_signal_54678: 1044 loads, 1044 SLICEs
      Net secured_signal_55301: 3 loads, 3 SLICEs
      Net secured_signal_56219: 22 loads, 22 SLICEs
      Net secured_signal_56396: 10 loads, 10 SLICEs
      Net secured_signal_57562: 3 loads, 3 SLICEs
      Net secured_signal_58542: 22 loads, 22 SLICEs
      Net secured_signal_58750: 10 loads, 10 SLICEs
      Net secured_signal_59359: 10 loads, 10 SLICEs
      Net secured_signal_60353: 1 loads, 1 SLICEs
      Net secured_signal_60500: 10 loads, 10 SLICEs
      Net secured_signal_61262: 10 loads, 10 SLICEs
      Net secured_signal_62248: 1 loads, 1 SLICEs
      Net secured_signal_62400: 10 loads, 10 SLICEs
      Net secured_signal_63105: 1 loads, 1 SLICEs
      Net secured_signal_63189: 1 loads, 1 SLICEs
      Net secured_signal_63255: 1 loads, 1 SLICEs
      Net secured_signal_63340: 1 loads, 1 SLICEs
      Net secured_signal_63418: 1 loads, 1 SLICEs
      Net pll0_inst.lscc_pll_inst.u_pll_init_bw.rst_n_sync[1]: 13 loads, 13
     SLICEs
      Net secured_signal_69508: 32 loads, 32 SLICEs
      Pin rstn_i: 1 loads, 1 SLICEs (Net: rstn_i_c)
      Net secured_signal_74811: 1155 loads, 1155 SLICEs
      Net secured_signal_74813: 103 loads, 103 SLICEs
      Net secured_signal_74815: 492 loads, 492 SLICEs
      Net secured_signal_74823: 32 loads, 32 SLICEs
      Net secured_signal_75232: 11 loads, 11 SLICEs
      Net secured_signal_78626: 5 loads, 5 SLICEs
      Net secured_signal_78627: 5 loads, 5 SLICEs
      Net secured_signal_78628: 5 loads, 5 SLICEs
      Net secured_signal_78629: 5 loads, 5 SLICEs
      Net secured_signal_78630: 5 loads, 5 SLICEs
      Net secured_signal_78631: 5 loads, 5 SLICEs
      Net secured_signal_78633: 5 loads, 5 SLICEs
      Net secured_signal_78872: 5 loads, 5 SLICEs
      Net secured_signal_78873: 5 loads, 5 SLICEs
      Net secured_signal_78874: 5 loads, 5 SLICEs
      Net secured_signal_78875: 5 loads, 5 SLICEs
      Net secured_signal_78877: 5 loads, 5 SLICEs
      Net secured_signal_78878: 5 loads, 5 SLICEs
      Net secured_signal_78879: 5 loads, 5 SLICEs
      Net secured_signal_78880: 5 loads, 5 SLICEs
      Net secured_signal_78881: 5 loads, 5 SLICEs
      Net secured_signal_78882: 5 loads, 5 SLICEs
      Net secured_signal_78885: 5 loads, 5 SLICEs
      Net secured_signal_78887: 5 loads, 5 SLICEs
      Net secured_signal_78888: 5 loads, 5 SLICEs
      Net secured_signal_78889: 5 loads, 5 SLICEs
      Net secured_signal_78890: 5 loads, 5 SLICEs
      Net secured_signal_78891: 5 loads, 5 SLICEs
      Net secured_signal_78893: 5 loads, 5 SLICEs
      Net secured_signal_78894: 5 loads, 5 SLICEs
      Net secured_signal_78895: 5 loads, 5 SLICEs
      Net secured_signal_78896: 5 loads, 5 SLICEs
      Net secured_signal_78897: 5 loads, 5 SLICEs
      Net secured_signal_78898: 5 loads, 5 SLICEs
      Net secured_signal_78899: 5 loads, 5 SLICEs
      Net secured_signal_78900: 5 loads, 5 SLICEs
      Net secured_signal_78901: 5 loads, 5 SLICEs
      Net secured_signal_78902: 5 loads, 5 SLICEs
      Net secured_signal_79430: 5 loads, 5 SLICEs
      Net secured_signal_79431: 5 loads, 5 SLICEs
      Net secured_signal_79433: 5 loads, 5 SLICEs
      Net secured_signal_79434: 5 loads, 5 SLICEs
      Net secured_signal_79435: 5 loads, 5 SLICEs
      Net secured_signal_79436: 5 loads, 5 SLICEs
      Net secured_signal_79437: 5 loads, 5 SLICEs
      Net secured_signal_79438: 5 loads, 5 SLICEs
      Net secured_signal_79439: 5 loads, 5 SLICEs
      Net secured_signal_79440: 5 loads, 5 SLICEs
      Net secured_signal_79442: 5 loads, 5 SLICEs
      Net secured_signal_79443: 5 loads, 5 SLICEs
      Net secured_signal_79444: 5 loads, 5 SLICEs
      Net secured_signal_79445: 5 loads, 5 SLICEs
      Net secured_signal_79446: 5 loads, 5 SLICEs
      Net secured_signal_79447: 5 loads, 5 SLICEs
      Net secured_signal_79448: 5 loads, 5 SLICEs
      Net secured_signal_79454: 5 loads, 5 SLICEs
      Net secured_signal_79456: 5 loads, 5 SLICEs
      Net secured_signal_79457: 5 loads, 5 SLICEs
      Net secured_signal_79458: 5 loads, 5 SLICEs
      Net secured_signal_79459: 5 loads, 5 SLICEs
      Net secured_signal_79516: 5 loads, 5 SLICEs
      Net secured_signal_79517: 5 loads, 5 SLICEs
      Net secured_signal_79518: 5 loads, 5 SLICEs
      Net secured_signal_79519: 5 loads, 5 SLICEs
      Net secured_signal_79520: 5 loads, 5 SLICEs
      Net secured_signal_79521: 5 loads, 5 SLICEs
      Net secured_signal_79522: 5 loads, 5 SLICEs
      Net secured_signal_79523: 5 loads, 5 SLICEs
      Net secured_signal_79524: 5 loads, 5 SLICEs
      Net secured_signal_79841: 5 loads, 5 SLICEs
      Net secured_signal_79842: 5 loads, 5 SLICEs
      Net secured_signal_79846: 5 loads, 5 SLICEs
      Net secured_signal_79847: 5 loads, 5 SLICEs
      Net secured_signal_79848: 5 loads, 5 SLICEs
      Net secured_signal_79849: 5 loads, 5 SLICEs
      Net secured_signal_79850: 5 loads, 5 SLICEs
      Net secured_signal_79851: 5 loads, 5 SLICEs
      Net secured_signal_79853: 5 loads, 5 SLICEs
      Net secured_signal_80091: 5 loads, 5 SLICEs
      Net secured_signal_80092: 5 loads, 5 SLICEs
      Net secured_signal_80093: 5 loads, 5 SLICEs
      Net secured_signal_80094: 5 loads, 5 SLICEs
      Net secured_signal_80095: 5 loads, 5 SLICEs
      Net secured_signal_80097: 5 loads, 5 SLICEs
      Net secured_signal_80098: 5 loads, 5 SLICEs
      Net secured_signal_80104: 5 loads, 5 SLICEs
      Net secured_signal_80106: 5 loads, 5 SLICEs
      Net secured_signal_80107: 5 loads, 5 SLICEs
      Net secured_signal_80108: 5 loads, 5 SLICEs
      Net secured_signal_80109: 5 loads, 5 SLICEs
      Net secured_signal_80111: 5 loads, 5 SLICEs
      Net secured_signal_80112: 5 loads, 5 SLICEs
      Net secured_signal_80113: 5 loads, 5 SLICEs
      Net secured_signal_80114: 5 loads, 5 SLICEs
      Net secured_signal_80115: 5 loads, 5 SLICEs
      Net secured_signal_80116: 5 loads, 5 SLICEs
      Net secured_signal_80117: 5 loads, 5 SLICEs
      Net secured_signal_80118: 5 loads, 5 SLICEs
      Net secured_signal_80119: 5 loads, 5 SLICEs
      Net secured_signal_80120: 5 loads, 5 SLICEs
      Net secured_signal_80124: 5 loads, 5 SLICEs
      Net secured_signal_80359: 5 loads, 5 SLICEs
      Net secured_signal_80360: 5 loads, 5 SLICEs
      Net secured_signal_80361: 5 loads, 5 SLICEs
      Net secured_signal_80362: 5 loads, 5 SLICEs
      Net secured_signal_80363: 5 loads, 5 SLICEs
      Net secured_signal_80364: 5 loads, 5 SLICEs
      Net secured_signal_80365: 5 loads, 5 SLICEs
      Net secured_signal_80367: 5 loads, 5 SLICEs
      Net secured_signal_80368: 5 loads, 5 SLICEs
      Net secured_signal_80369: 5 loads, 5 SLICEs
      Net secured_signal_80370: 5 loads, 5 SLICEs
      Net secured_signal_80372: 5 loads, 5 SLICEs
      Net secured_signal_80373: 5 loads, 5 SLICEs
      Net secured_signal_80375: 5 loads, 5 SLICEs
      Net secured_signal_80376: 5 loads, 5 SLICEs
      Net secured_signal_80377: 5 loads, 5 SLICEs
      Net secured_signal_80378: 5 loads, 5 SLICEs
      Net secured_signal_80381: 5 loads, 5 SLICEs
      Net secured_signal_80382: 5 loads, 5 SLICEs
      Net secured_signal_80908: 5 loads, 5 SLICEs
      Net secured_signal_80909: 5 loads, 5 SLICEs
      Net secured_signal_80966: 5 loads, 5 SLICEs
      Net secured_signal_80967: 5 loads, 5 SLICEs
      Net secured_signal_80968: 5 loads, 5 SLICEs
      Net secured_signal_80969: 5 loads, 5 SLICEs
      Net secured_signal_80970: 5 loads, 5 SLICEs
      Net secured_signal_80971: 5 loads, 5 SLICEs
      Net secured_signal_80972: 5 loads, 5 SLICEs
      Net secured_signal_80973: 5 loads, 5 SLICEs
      Net secured_signal_80974: 5 loads, 5 SLICEs
      Net secured_signal_80975: 5 loads, 5 SLICEs
      Net secured_signal_80976: 5 loads, 5 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.un1_rst_n_i_1_0: 14
     loads, 4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_544: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_604: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_564: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_514: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_444: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_284: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_574: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_584: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_504: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_494: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_484: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_474: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_464: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_454: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_424: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_414: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_264: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_254: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_244: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_234: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_224: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_214: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_124: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_114: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_104: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_24: 4 loads, 4
     SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_22: 4 loads, 4
     SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_20: 4 loads, 4
     SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_18: 4 loads, 4
     SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_16: 4 loads, 4
     SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_14: 4 loads, 4
     SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_12: 4 loads, 4
     SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_10: 4 loads, 4
     SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_8: 4 loads, 4
     SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_6: 4 loads, 4
     SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_4: 4 loads, 4
     SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_2: 4 loads, 4
     SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_0: 4 loads, 4
     SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_594: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_554: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_534: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_524: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_434: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_404: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_394: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_384: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_374: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_364: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_354: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_344: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_334: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_324: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_314: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_304: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_294: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_274: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_204: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_194: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_184: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_174: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_164: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_154: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_144: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.distmem_and_134: 4 loads,
     4 SLICEs
      Net tse_to_rgmii_bridge0_inst.tse_to_rgmii_bridge_inst.lpddr4_mc_async_fif
     o_inst.lscc_fifo_dc_inst.fifo_dc0._FABRIC.u_fifo.wrst_empty_sync_w: 26
     loads, 26 SLICEs
      Net uart0_inst.lscc_uart_inst.THRR: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net phy_resetn_o_c: 9971 loads
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.rst_n: 5601 loads
      Net secured_signal_37745: 3389 loads
      Net lpddr4_mc_contr0_inst.lscc_mc_avant_inst.reset_n: 1369 loads
      Net secured_signal_54670: 1345 loads
      Net secured_signal_54675: 1323 loads
      Net secured_signal_74811: 1155 loads
      Net secured_signal_79553: 1152 loads
      Net secured_signal_79552: 1152 loads
      Net secured_signal_79551: 1152 loads

   Number of warnings:  18
   Number of criticals: 5
   Number of errors:    0

<A name="mrp_dwe"></A><B><U><big>Design Errors/Criticals/Warnings</big></U></B>

WARNING &lt;71003020&gt; - map: Top module port &apos;TCK&apos; does not connect to anything.
WARNING &lt;71003020&gt; - map: Top module port &apos;TMS&apos; does not connect to anything.
WARNING &lt;71003020&gt; - map: Top module port &apos;TDI&apos; does not connect to anything.
WARNING &lt;71003020&gt; - map: Top module port &apos;TDO&apos; does not connect to anything.
CRITICAL &lt;52351080&gt; - map: SysConfig constraint CONFIGIO_VOLTAGE_BANK1 is not
     specified. Please set it to 1.2, 1.8, 2.5 or 3.3.
CRITICAL &lt;52351080&gt; - map: SysConfig constraint CONFIGIO_VOLTAGE_BANK2 is not
     specified. Please set it to 1.2, 1.8, 2.5 or 3.3.
WARNING &lt;52351060&gt; - map: Force to locate DDRPHY instance &apos;lpddr4_mc_contr0_inst
     /lscc_mc_avant_inst/u_ddrphy/LP4_x32.u_ddrphy.DDRPHY32E_MODE_inst&apos; at
     &apos;DDRPHY2&apos; site per its dedicated DDRPHY port PHY_IN_DQ07&apos;s connection to
     top design port &apos;ddr_dq_io[7]&apos; which is located at &apos;AC24&apos; (bank 10).
CRITICAL &lt;52351079&gt; - map: There is no set_clock_uncertainty constraint on the
     PLL clock output &apos;CLKOP&apos; of instance
     &apos;pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst&apos;. Please
     see FPGA-AN-02059-1.0 - Lattice Radiant Timing Constraints Methodology for
     further details.
CRITICAL &lt;52351079&gt; - map: There is no set_clock_uncertainty constraint on the
     PLL clock output &apos;CLKOS&apos; of instance
     &apos;pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst&apos;. Please
     see FPGA-AN-02059-1.0 - Lattice Radiant Timing Constraints Methodology for
     further details.
CRITICAL &lt;52351079&gt; - map: There is no set_clock_uncertainty constraint on the
     PLL clock output &apos;CLKOS2&apos; of instance
     &apos;pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst&apos;. Please
     see FPGA-AN-02059-1.0 - Lattice Radiant Timing Constraints Methodology for
     further details.
WARNING &lt;51011063&gt; - map: IO instance cpu0_inst/riscvrtos_inst/secured_instance_
     242_32/secured_instance_217_6/secured_instance_212_17/secured_instance_1183
     _126 is not connected to any port, it is ignored.
WARNING &lt;51011063&gt; - map: IO instance cpu0_inst/riscvrtos_inst/secured_instance_
     242_32/secured_instance_217_6/secured_instance_212_17/secured_instance_1183
     _127 is not connected to any port, it is ignored.
WARNING &lt;51011063&gt; - map: IO instance cpu0_inst/riscvrtos_inst/secured_instance_
     242_32/secured_instance_217_6/secured_instance_212_17/secured_instance_1183
     _128 is not connected to any port, it is ignored.
WARNING &lt;51011063&gt; - map: IO instance cpu0_inst/riscvrtos_inst/secured_instance_
     242_32/secured_instance_217_6/secured_instance_212_17/secured_instance_1183
     _129 is not connected to any port, it is ignored.
INFO &lt;51001287&gt; - map: Replicate register
     &apos;lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.p_wr_cdc_r_Z&apos; as
     &apos;lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.p_wr_cdc_r_Z$r0&apos;
     for CDC register
     &apos;lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.p2s_wr_cdc_r1_Z&apos;.
INFO &lt;51001287&gt; - map: Replicate register
     &apos;lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_wrdone_cdc_r_Z&apos;
     as &apos;lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s_wrdone_cdc_r_
     Z$r1&apos; for CDC register
     &apos;lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.i_csr.s2p_wr_cdc_r1_Z&apos;.
WARNING &lt;1009991&gt; - map: create_clock -name {rgmii_txc_o} -period 8 [get_nets
     rgmii_txc_o] : fail to resolve object &apos;rgmii_txc_o&apos;
WARNING &lt;71003020&gt; - map: Top module port &apos;TCK&apos; does not connect to anything.
WARNING &lt;71003020&gt; - map: Top module port &apos;TMS&apos; does not connect to anything.
WARNING &lt;71003020&gt; - map: Top module port &apos;TDI&apos; does not connect to anything.
WARNING &lt;71003020&gt; - map: Top module port &apos;TDO&apos; does not connect to anything.
WARNING &lt;71003020&gt; - map: Top module port &apos;TCK&apos; does not connect to anything.
WARNING &lt;71003020&gt; - map: Top module port &apos;TMS&apos; does not connect to anything.
WARNING &lt;71003020&gt; - map: Top module port &apos;TDI&apos; does not connect to anything.
WARNING &lt;71003020&gt; - map: Top module port &apos;TDO&apos; does not connect to anything.

<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgmii_mdio_o        | BIDIR     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_ck_o[1]         | OUTPUT    | LVSTL11D_I|       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_ca_o[3]         | OUTPUT    | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_ca_o[5]         | OUTPUT    | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_ca_o[1]         | OUTPUT    | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_ca_o[4]         | OUTPUT    | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_ca_o[0]         | OUTPUT    | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_ca_o[2]         | OUTPUT    | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_cs_o[0]         | OUTPUT    | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_ck_o[0]         | OUTPUT    | LVSTL11D_I|       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dmi_io[3]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dmi_io[1]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dmi_io[0]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dmi_io[2]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dqs_io[1]       | BIDIR     | LVSTL11D_I|       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dqs_io[3]       | BIDIR     | LVSTL11D_I|       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dqs_io[2]       | BIDIR     | LVSTL11D_I|       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dqs_io[0]       | BIDIR     | LVSTL11D_I|       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[19]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[24]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[20]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[21]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[3]        | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[11]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[10]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[5]        | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[15]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[31]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[4]        | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[8]        | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[16]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[12]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[25]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[17]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[7]        | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[6]        | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[30]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[29]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[14]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[18]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[9]        | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[13]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[26]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[23]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[2]        | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[28]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[22]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[0]        | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[1]        | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_dq_io[27]       | BIDIR     | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s0_gpio[5]          | BIDIR     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s0_gpio[6]          | BIDIR     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s0_gpio[7]          | BIDIR     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s0_gpio[4]          | BIDIR     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s0_gpio[1]          | BIDIR     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s0_gpio[2]          | BIDIR     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s0_gpio[3]          | BIDIR     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s0_gpio[0]          | BIDIR     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SPI_D3              | BIDIR     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SPI_D2              | BIDIR     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SPI_MISO            | BIDIR     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SPI_MOSI            | BIDIR     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgmii_rxd_i[0]      | INPUT     | LVCMOS18  |       | I     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgmii_rxd_i[1]      | INPUT     | LVCMOS18  |       | I     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgmii_rxd_i[2]      | INPUT     | LVCMOS18  |       | I     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgmii_rxd_i[3]      | INPUT     | LVCMOS18  |       | I     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_125_in          | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll_refclk_i        | INPUT     | LVSTL11D_I|       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgmii_rxc_i         | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgmii_rxctl_i       | INPUT     | LVCMOS18  |       | I     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rstn_i              | INPUT     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s1_uart_rxd_i       | INPUT     | LVCMOS33  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_cke_o[0]        | OUTPUT    | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgmii_txd_o[0]      | OUTPUT    | LVCMOS18  |       | O     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgmii_txd_o[1]      | OUTPUT    | LVCMOS18  |       | O     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgmii_txd_o[2]      | OUTPUT    | LVCMOS18  |       | O     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgmii_txd_o[3]      | OUTPUT    | LVCMOS18  |       | O     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SPI_CLK             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| SPI_CSS             | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| config_active_o     | OUTPUT    | LVCMOS33  | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ddr_reset_n_o       | OUTPUT    | LVSTL11_I |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| init_done_o         | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| irq_o               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| phy_resetn_o        | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pll_lock_o          | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgmii_mdc_o         | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgmii_txc_o         | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rgmii_txctl_o       | OUTPUT    | LVCMOS18  |       | O     |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| s1_uart_txd_o       | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| sclk_o              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| trn_err_o           | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/l
     scc_sys_mem_inst/bridge_s1.bridge_s1/RESET_SYNC.bridge_sm_r_srsts_0_a2_0[0]
     undriven or does not drive anything - clipped.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/l
     scc_sys_mem_inst/bridge_s1.bridge_s1/RESET_SYNC.bridge_sm_r_srsts_i_a2[4]
     undriven or does not drive anything - clipped.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/l
     scc_sys_mem_inst/bridge_s1.bridge_s1/RESET_SYNC.bridge_sm_r_srsts_i_a4[4]
     undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block VCC_cZ was optimized away.
Block cpu0_inst/TOP_VHI_INST was optimized away.
Block lpddr4_mc_contr0_inst/TOP_VHI_INST was optimized away.
Block GND_cZ was optimized away.
Block cpu0_inst/GND_cZ was optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/GND_cZ was optimized
     away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/l
     scc_sys_mem_inst/bridge_s1.bridge_s1/RESET_SYNC.bridge_sm_r_srsts_i_i_a3[2]
     was optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/l
     scc_sys_mem_inst/bridge_s1.bridge_s1/RESET_SYNC.bridge_sm_r_RNO[4] was
     optimized away.
Block lpddr4_mc_contr0_inst/TOP_VLO_INST was optimized away.
Block uart0_inst/lscc_uart_inst/u_txmitt/fifo_fsm.tx_state_RNIPLPO7[0] was
     optimized away.
Block uart0_inst/lscc_uart_inst/u_txmitt/genblk4.thr_empty_RNIVTLD6 was
     optimized away.
Block tse_mac0_inst/mac_phy_top_inst/genblk1.tse_mac_mdio_en_o_RNIBHSN4 was
     optimized away.
Block rst_sync0_inst/rst_sync_inst_pb_out_RNIAAVH4 was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIOFFSET_FIP_RNISDN9G[2] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.rst_n_sync_RNIDVRV7[1]
     was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk2.lscc_apb2lmmi_0/genblk1.bus_sm_cs_RNI99B
     P4[1] was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[5].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[6].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[7].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[4].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[1].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[2].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[3].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block gpio0_inst/lscc_gpio_inst/genblk1.lscc_gpio_lmmi_0/genblk2[0].genblk1.genb
     lk1.u_BB_data_RNO was optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u
     _fifo/m1_m6_e_cZ was optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_csr/cpu_rst_n_o_RNIPCD
     R7 was optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_iahbl_int_1x
     2/lscc_ahbl_interconnect_inst/ahb_lite_bus.u_lscc_ahbl_bus/u_lscc_ahbl_mult
     iplexor/active_tx_r_2_f0_i_o2 was optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_cpu/i_cpu/Cs
     rPlugin_mip_MSIP_RNO was optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/i_ahbl2apb/lsc
     c_ahbl2apb_inst/apb_psel_i_i was optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_apb.u_apb/g
     enblk1.bus_sm_cs_RNILMM7D_0[1] was optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/LP4_x32.u_ddrphy_RNO was
     optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/s_rst_n_r2_RNIRCB53 was
     optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/rst_n_i_i_cZ was optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/reset_n_RNI84084 was optimized
     away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/rst_n_RNIUESD7 was optimized
     away.
Block cpu0_inst_system_resetn_o_RNIN3QD5 was optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/l
     scc_sys_mem_inst/bridge_s0/RESET_SYNC.ahbl_hreadyout_ext_r_s_0_1 was
     optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIWDATA_FIP_RNIOBV7D[15] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIWDATA_FIP_RNIM9V7D[14] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIWDATA_FIP_RNIK7V7D[13] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIWDATA_FIP_RNII5V7D[12] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIWDATA_FIP_RNIG3V7D[11] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIWDATA_FIP_RNIE1V7D[10] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIWDATA_FIP_RNIUOTHG[9] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIWDATA_FIP_RNISMTHG[8] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIWDATA_FIP_RNIQKTHG[7] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIWDATA_FIP_RNIOITHG[6] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIWDATA_FIP_RNIMGTHG[5] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIOFFSET_FIP_RNI0IN9G[4] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIOFFSET_FIP_RNIUFN9G[3] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIOFFSET_FIP_RNIQBN9G[1] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIOFFSET_FIP_RNIO9N9G[0] was optimized away.
Block pll0_inst/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_pll_lmmi_mux/u_sw_lmmi
     _mux.LMMIRESET_OUT_N_cZ was optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u
     _fifo/m3_m6_e_cZ was optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/AXI_BI.u_axi_if/u_wr/u_int_fifo/u
     _fifo/m2_m6_e_cZ was optimized away.
Block lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_mem_inst/l
     scc_sys_mem_inst/bridge_s0/un1_ahbl_hsize_i_3_i_a4 was optimized away.

<A name="mrp_pll"></A><B><U><big>PLL/DLL Summary</big></U></B>

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            lpddr4_mc_contr0_inst/lscc_mc_av
       ant_inst/u_ddrphy/pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst
  Input Reference Clock:               PIN      pll_refclk_i_c
  Output Clock(P):                              NONE
  Output Clock(S):                              NONE
  Output Clock(S2):                             NONE
  Output Clock(S3):                             NONE
  Output Clock(S4):                             NONE
  Output Clock(S5):                             NONE
  Output Clock(PHY):                   NODE
       lpddr4_mc_contr0_inst.lscc_mc_avant_inst.u_ddrphy.pll_clkophy
  Feedback Signal:                              NONE
  PLL LOCK signal:                     NODE
       lpddr4_mc_contr0_inst_pll_lock_o_net
  CLKI Divider:                                 1
  CLKFB Divider:                                32
  CLKOP Divider:                                1
  CLKOP CPHASE:                                 1
  CLKOP FPHASE:                                 1
  CLKOS Divider:                                1
  CLKOS CPHASE:                                 1
  CLKOS FPHASE:                                 1
  CLKOS2 Divider:                               1
  CLKOS2 CPHASE:                                1
  CLKOS2 FPHASE:                                1
  CLKOS3 Divider:                               1
  CLKOS3 CPHASE:                                1
  CLKOS3 FPHASE:                                1
  CLKOS4 Divider:                               1
  CLKOS4 CPHASE:                                1
  CLKOS4 FPHASE:                                1
  CLKOS5 Divider:                               1
  CLKOS5 CPHASE:                                1
  CLKOS5 FPHASE:                                1
  CLKPHY Divider:                               2
  CLKPHY FPHASE:                                1
PLL 2:                                 Pin/Node Value
  PLL Instance Name:                            pll0_inst/lscc_pll_inst/gen_ext_
       outclkdiv.u_pll.PLLC_MODE_inst
  Input Reference Clock:               PIN      clk_125_in_c
  Output Clock(P):                     PIN,NODE rgmii_txc_o_Z[0]
  Output Clock(S):                     NODE     pll0_inst_clkos_o_net
  Output Clock(S2):                    NODE     pll0_inst_clkos2_o_net
  Output Clock(S3):                             NONE
  Output Clock(S4):                             NONE
  Output Clock(S5):                             NONE
  Output Clock(PHY):                            NONE
  Feedback Signal:                              NONE
  PLL LOCK signal:                     NODE     pll0_inst.lscc_pll_inst.pll_lock
  CLKI Divider:                                 1
  CLKFB Divider:                                32
  CLKOP Divider:                                32
  CLKOP CPHASE:                                 32
  CLKOP FPHASE:                                 1
  CLKOS Divider:                                244
  CLKOS CPHASE:                                 244
  CLKOS FPHASE:                                 1
  CLKOS2 Divider:                               40
  CLKOS2 CPHASE:                                40
  CLKOS2 FPHASE:                                1
  CLKOS3 Divider:                               1
  CLKOS3 CPHASE:                                1
  CLKOS3 FPHASE:                                1
  CLKOS4 Divider:                               1
  CLKOS4 CPHASE:                                1
  CLKOS4 FPHASE:                                1
  CLKOS5 Divider:                               1
  CLKOS5 CPHASE:                                1
  CLKOS5 FPHASE:                                1
  CLKPHY Divider:                               1
  CLKPHY FPHASE:                                1

<A name="mrp_osc"></A><B><U><big>OSC Summary</big></U></B>

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            osc0_inst/lscc_osc_inst/u_OSC
  Enable Input:                                 VCC
  CLK Output:                          PIN,NODE rgmii_mdc_o_c
  CLK Divider:                                  40

<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>

Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclkdiv
         Type: ECLKDIV_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/u_eclksync
         Type: ECLKSYNC_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/pll_inst/gen_ex
     t_outclkdiv.u_pll.PLLC_MODE_inst
         Type: PLL_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[1].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_in
     st
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[5].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_in
     st
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[9].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_in
     st
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[11].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_i
     nst
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[13].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_i
     nst
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[2].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_in
     st
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_in
     st
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[4].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_in
     st
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[10].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_i
     nst
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[8].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_in
     st
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[12].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_i
     nst
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_in
     st
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_in
     st
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[0].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_in
     st
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[14].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_i
     nst
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/i_cpu_grp/sys_m
     em_inst/lscc_sys_mem_inst/LP4MEM0.u_mem0/lscc_ram_dp_true_inst/mem_main/uin
     st_0/prim.NON_MIX.xADDR[0].xDATA[15].mem_file.u_mem0/AP6.dp32k.DP32K_MODE_i
     nst
         Type: EBR_CORE
Instance Name: lpddr4_mc_contr0_inst/lscc_mc_avant_inst/u_ddrphy/LP4_x32.u_ddrph
     y.DDRPHY32E_MODE_inst
         Type: DDRPHY_CORE
Instance Name: secured_comp_12054
         Type: EBR_CORE
Instance Name: secured_comp_12055
         Type: EBR_CORE
Instance Name: secured_comp_12056
         Type: EBR_CORE
Instance Name: secured_comp_12057
         Type: EBR_CORE
Instance Name: secured_comp_12058
         Type: EBR_CORE
Instance Name: secured_comp_18101
         Type: EBR_CORE
Instance Name: secured_comp_18102
         Type: EBR_CORE
Instance Name: secured_comp_18103
         Type: EBR_CORE
Instance Name: secured_comp_18104
         Type: EBR_CORE
Instance Name: secured_comp_18204
         Type: DCC_CORE
Instance Name: secured_comp_18329
         Type: JTAG_CORE
Instance Name: secured_comp_25220
         Type: EBR_CORE
Instance Name: secured_comp_25221
         Type: EBR_CORE
Instance Name: secured_comp_25222
         Type: EBR_CORE
Instance Name: secured_comp_25223
         Type: EBR_CORE
Instance Name: secured_comp_26121
         Type: EBR_CORE
Instance Name: secured_comp_26122
         Type: EBR_CORE
Instance Name: secured_comp_26123
         Type: EBR_CORE
Instance Name: secured_comp_26124
         Type: EBR_CORE
Instance Name: secured_comp_26125
         Type: EBR_CORE
Instance Name: secured_comp_26126
         Type: EBR_CORE
Instance Name: secured_comp_26127
         Type: EBR_CORE
Instance Name: secured_comp_26128
         Type: EBR_CORE
Instance Name: secured_comp_26129
         Type: EBR_CORE
Instance Name: secured_comp_26130
         Type: EBR_CORE
Instance Name: secured_comp_26398
         Type: DSP_CORE
Instance Name: secured_comp_26399
         Type: DSP_CORE
Instance Name: secured_comp_26400
         Type: DSP_CORE
Instance Name: secured_comp_26401
         Type: DSP_CORE
Instance Name: secured_comp_26402
         Type: DSP_CORE
Instance Name: secured_comp_26403
         Type: DSP_CORE
Instance Name: secured_comp_26444
         Type: EBR_CORE
Instance Name: mbconfig0_inst/fpga_multiboot_config_inst/CONFIG_LMMIC_inst.CONFI
     G_LMMIC_MODE_inst
         Type: CONFIG_LMMI_SLAVE_CORE
Instance Name: secured_comp_52766
         Type: EBR_CORE
Instance Name: secured_comp_52767
         Type: EBR_CORE
Instance Name: secured_comp_52768
         Type: EBR_CORE
Instance Name: secured_comp_52769
         Type: EBR_CORE
Instance Name: secured_comp_52770
         Type: EBR_CORE
Instance Name: secured_comp_53558
         Type: EBR_CORE
Instance Name: secured_comp_53559
         Type: EBR_CORE
Instance Name: secured_comp_53560
         Type: EBR_CORE
Instance Name: secured_comp_53561
         Type: EBR_CORE
Instance Name: secured_comp_54286
         Type: EBR_CORE
Instance Name: secured_comp_54287
         Type: EBR_CORE
Instance Name: secured_comp_54288
         Type: EBR_CORE
Instance Name: secured_comp_54289
         Type: EBR_CORE
Instance Name: secured_comp_54290
         Type: EBR_CORE
Instance Name: secured_comp_55092
         Type: EBR_CORE
Instance Name: secured_comp_55093
         Type: EBR_CORE
Instance Name: secured_comp_55094
         Type: EBR_CORE
Instance Name: secured_comp_55095
         Type: EBR_CORE
Instance Name: osc0_inst/lscc_osc_inst/u_OSC
         Type: OSC_CORE
Instance Name: pll0_inst/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst
         Type: PLL_CORE
Instance Name: secured_comp_64526
         Type: EBR_CORE
Instance Name: secured_comp_64527
         Type: EBR_CORE
Instance Name: secured_comp_65699
         Type: EBR_CORE
Instance Name: secured_comp_65700
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[4].mem_file.
     u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[31].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[29].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[26].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[0].mem_file.
     u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[28].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[25].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[16].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[20].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[24].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[15].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[19].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[17].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[14].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[18].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[22].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[13].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[10].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[21].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[12].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[3].mem_file.
     u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[7].mem_file.
     u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[11].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[2].mem_file.
     u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[6].mem_file.
     u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[27].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[1].mem_file.
     u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[5].mem_file.
     u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[9].mem_file.
     u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[30].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[23].mem_file
     .u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: sysmem0_inst/lscc_sys_mem_inst/CORE_MEMORY.genblk1.u_lscc_mem0/in
     tf_AXI4.ebr.u_mem/mem_main/uinst_0/prim.NON_MIX.xADDR[0].xDATA[8].mem_file.
     u_mem0/AP6.dp32k.DP32K_MODE_inst
         Type: EBR_CORE
Instance Name: secured_comp_68740
         Type: EBR_CORE
Instance Name: secured_comp_69608
         Type: EBR_CORE

<A name="mrp_consum"></A><B><U><big>Constraint Summary</big></U></B>

   Total number of constraints: 249
   Total number of constraints duplicated: 2
   Total number of constraints dropped: 0

<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>

   Total CPU Time: 2 mins 24 secs
   Total REAL Time: 2 mins 27 secs
   Peak Memory Usage: 1702 MB
Checksum -- map: 43bd201252d113715a2177406820bd0315c1121
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
</PRE></DIV>
<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#mrp_di>Design Information</A></LI>
<LI><A href=#mrp_ds>Design Summary</A></LI>
<LI><A href=#mrp_dwe>Design Errors/Criticals/Warnings</A></LI>
<LI><A href=#mrp_ioa>IO (PIO) Attributes</A></LI>
<LI><A href=#mrp_rm>Removed logic</A></LI>
<LI><A href=#mrp_pll>PLL/DLL Summary</A></LI>
<LI><A href=#mrp_osc>OSC Summary</A></LI>
<LI><A href=#mrp_asic>ASIC Components</A></LI>
<LI><A href=#mrp_consum>Constraint Summary</A></LI>
<LI><A href=#mrp_runtime>Run Time and Memory Usage</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>


