{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658319538280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658319538284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 19:18:58 2022 " "Processing started: Wed Jul 20 19:18:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658319538284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319538284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Top -c UART_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Top -c UART_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319538284 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658319538616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658319538616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_RX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319544721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319544721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_TX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319544724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319544724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Edge_Detector " "Found entity 1: Edge_Detector" {  } { { "Edge_Detector.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/Edge_Detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319544727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319544727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Counter " "Found entity 1: UART_Counter" {  } { { "UART_Counter.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319544729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319544729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_disp.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_disp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HEX_Disp " "Found entity 1: HEX_Disp" {  } { { "HEX_Disp.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/HEX_Disp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319544732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319544732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Top " "Found entity 1: UART_Top" {  } { { "UART_Top.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658319544735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319544735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Top " "Elaborating entity \"UART_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658319544755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Edge_Detector Edge_Detector:Send_Negedge_Detector " "Elaborating entity \"Edge_Detector\" for hierarchy \"Edge_Detector:Send_Negedge_Detector\"" {  } { { "UART_Top.sv" "Send_Negedge_Detector" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_Top.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658319544757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:UART_Receiver " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:UART_Receiver\"" {  } { { "UART_Top.sv" "UART_Receiver" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_Top.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658319544758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Counter UART_RX:UART_Receiver\|UART_Counter:Counter " "Elaborating entity \"UART_Counter\" for hierarchy \"UART_RX:UART_Receiver\|UART_Counter:Counter\"" {  } { { "UART_RX.sv" "Counter" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_RX.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658319544759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_TX:UART_Transmitter " "Elaborating entity \"UART_TX\" for hierarchy \"UART_TX:UART_Transmitter\"" {  } { { "UART_Top.sv" "UART_Transmitter" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_Top.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658319544761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_TX.sv(29) " "Verilog HDL assignment warning at UART_TX.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "UART_TX.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_TX.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658319544762 "|UART_Top|UART_TX:UART_Transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_TX.sv(39) " "Verilog HDL assignment warning at UART_TX.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "UART_TX.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_TX.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658319544762 "|UART_Top|UART_TX:UART_Transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_TX.sv(40) " "Verilog HDL assignment warning at UART_TX.sv(40): truncated value with size 32 to match size of target (1)" {  } { { "UART_TX.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_TX.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658319544762 "|UART_Top|UART_TX:UART_Transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_TX.sv(45) " "Verilog HDL assignment warning at UART_TX.sv(45): truncated value with size 32 to match size of target (1)" {  } { { "UART_TX.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_TX.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658319544762 "|UART_Top|UART_TX:UART_Transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_TX.sv(46) " "Verilog HDL assignment warning at UART_TX.sv(46): truncated value with size 32 to match size of target (1)" {  } { { "UART_TX.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_TX.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658319544762 "|UART_Top|UART_TX:UART_Transmitter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 UART_TX.sv(49) " "Verilog HDL assignment warning at UART_TX.sv(49): truncated value with size 32 to match size of target (1)" {  } { { "UART_TX.sv" "" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_TX.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1658319544762 "|UART_Top|UART_TX:UART_Transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_Disp HEX_Disp:HEX_Disp_1 " "Elaborating entity \"HEX_Disp\" for hierarchy \"HEX_Disp:HEX_Disp_1\"" {  } { { "UART_Top.sv" "HEX_Disp_1" { Text "C:/Users/Minh/OneDrive - RMIT University/\[EEET2476\]Advanced_Digital_Design_2_2022B/Quartus_Projects/Tutorial_4_UART/UART_Top/UART_Top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658319544768 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658319545090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658319545278 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658319545278 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658319545301 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658319545301 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658319545301 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658319545301 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658319545312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 19:19:05 2022 " "Processing ended: Wed Jul 20 19:19:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658319545312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658319545312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658319545312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658319545312 ""}
