/*
 * Instance header file for PIC32CZ8110CA90208
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2024-06-28T20:38:26Z */
#ifndef _PIC32CZCA90_SQI0_INSTANCE_
#define _PIC32CZCA90_SQI0_INSTANCE_


/* ========== Instance Parameter definitions for SQI0 peripheral ========== */
#define SQI0_CBUF_DEPTH                          (3)        
#define SQI0_GCLK_ID                             (56)       /* Index of Generic Clock */
#define SQI0_INSTANCE_ID                         (57)       /* Instance index for SQI0 */
#define SQI0_MCLK_ID_AHB                         (66)       /* Index for SQI0 AHB clock */
#define SQI0_PAC_ID                              (57)       /* Index for SQI0 registers write protection */
#define SQI0_SFR_ADDRESS                         (0x4f008000) 
#define SQI0_TRXBUF_DEPTH                        (8)        
#define SQI0_XIP_ADDRESS                         (0x80)     
#define SQI0_XIP_CS_MSB                          (1)        
#define SQI0_XIP_HSEL                            (0)        

#endif /* _PIC32CZCA90_SQI0_INSTANCE_ */
