// Seed: 3375077256
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always_comb @(posedge id_4 or id_4) begin
    id_1 = id_3;
  end
  assign id_1 = id_4;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    output wire  id_2,
    input  wand  id_3,
    output tri0  id_4,
    output wand  id_5,
    input  tri0  id_6
    , id_8
);
  always @(posedge 1 or "") begin
    $display(id_6);
    id_0 <= 1 == 1;
  end
  module_0(
      id_8, id_8, id_8, id_8
  );
  tri0 id_9 = 1;
  genvar id_10;
  assign id_10 = $display(1, 1, 1'b0, 1'b0);
endmodule
