Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Top_cymometer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_cymometer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_cymometer"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : Top_cymometer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\ipcore_dir\PLL_CLK.v" into library work
Parsing module <PLL_CLK>.
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\LCD1602_Master.v" into library work
Parsing module <LCD1602_Master>.
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\PLL_clk_high.v" into library work
Parsing module <PLL_clk_high>.
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\LCD1602_Top.v" into library work
Parsing module <LCD1602_Top>.
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\Cymometer.v" into library work
Parsing module <Cymometer>.
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\Top_cymometer.v" into library work
Parsing module <Top_cymometer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top_cymometer>.

Elaborating module <PLL_clk_high>.

Elaborating module <IBUFG>.

Elaborating module <PLL_CLK>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\ipcore_dir\PLL_CLK.v" Line 128: Assignment to status_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\PLL_clk_high.v" Line 41: Assignment to locked ignored, since the identifier is never used

Elaborating module <Cymometer>.
WARNING:HDLCompiler:413 - "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\Cymometer.v" Line 151: Result of 28-bit expression is truncated to fit in 22-bit target.

Elaborating module <LCD1602_Top>.
WARNING:HDLCompiler:413 - "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\LCD1602_Top.v" Line 47: Result of 22-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\LCD1602_Top.v" Line 48: Result of 22-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\LCD1602_Top.v" Line 49: Result of 22-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\LCD1602_Top.v" Line 50: Result of 22-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\LCD1602_Top.v" Line 51: Result of 22-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\LCD1602_Top.v" Line 52: Result of 22-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\LCD1602_Top.v" Line 53: Result of 22-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\LCD1602_Top.v" Line 54: Result of 24-bit expression is truncated to fit in 8-bit target.

Elaborating module <LCD1602_Master>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_cymometer>.
    Related source file is "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\Top_cymometer.v".
    Summary:
	no macro.
Unit <Top_cymometer> synthesized.

Synthesizing Unit <PLL_clk_high>.
    Related source file is "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\PLL_clk_high.v".
INFO:Xst:3210 - "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\PLL_clk_high.v" line 36: Output port <locked> of the instance <PLL_Inst> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <PLL_clk_high> synthesized.

Synthesizing Unit <PLL_CLK>.
    Related source file is "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\ipcore_dir\PLL_CLK.v".
    Summary:
	no macro.
Unit <PLL_CLK> synthesized.

Synthesizing Unit <Cymometer>.
    Related source file is "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\Cymometer.v".
    Found 22-bit register for signal <fs_cnt_temp>.
    Found 22-bit register for signal <fs_cnt>.
    Found 22-bit register for signal <fx_cnt_temp>.
    Found 22-bit register for signal <fx_cnt>.
    Found 22-bit register for signal <data_fx>.
    Found 5-bit register for signal <gate_cnt>.
    Found 1-bit register for signal <gate_fx>.
    Found 1-bit register for signal <gate_fs_reg>.
    Found 1-bit register for signal <gate_fs>.
    Found 1-bit register for signal <gate_fs_d0>.
    Found 1-bit register for signal <gate_fs_d1>.
    Found 1-bit register for signal <gate_fx_d0>.
    Found 1-bit register for signal <gate_fx_d1>.
    Found 5-bit adder for signal <gate_cnt[4]_GND_6_o_add_2_OUT> created at line 55.
    Found 22-bit adder for signal <fs_cnt_temp[21]_GND_6_o_add_9_OUT> created at line 122.
    Found 22-bit adder for signal <fx_cnt_temp[21]_GND_6_o_add_16_OUT> created at line 138.
    Found 28x22-bit multiplier for signal <n0060> created at line 151.
    Found 5-bit comparator lessequal for signal <gate_cnt[4]_PWR_6_o_LessThan_2_o> created at line 54
    Found 5-bit comparator greater for signal <gate_cnt[4]_GND_6_o_LessThan_7_o> created at line 62
    Found 5-bit comparator greater for signal <gate_cnt[4]_PWR_6_o_LessThan_8_o> created at line 64
    Summary:
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred 122 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <Cymometer> synthesized.

Synthesizing Unit <div_28u_22u>.
    Related source file is "".
    Found 49-bit adder for signal <n2371> created at line 0.
    Found 49-bit adder for signal <GND_7_o_b[21]_add_3_OUT> created at line 0.
    Found 48-bit adder for signal <n2375> created at line 0.
    Found 48-bit adder for signal <GND_7_o_b[21]_add_5_OUT> created at line 0.
    Found 47-bit adder for signal <n2379> created at line 0.
    Found 47-bit adder for signal <GND_7_o_b[21]_add_7_OUT> created at line 0.
    Found 46-bit adder for signal <n2383> created at line 0.
    Found 46-bit adder for signal <GND_7_o_b[21]_add_9_OUT> created at line 0.
    Found 45-bit adder for signal <n2387> created at line 0.
    Found 45-bit adder for signal <GND_7_o_b[21]_add_11_OUT> created at line 0.
    Found 44-bit adder for signal <n2391> created at line 0.
    Found 44-bit adder for signal <GND_7_o_b[21]_add_13_OUT> created at line 0.
    Found 43-bit adder for signal <n2395> created at line 0.
    Found 43-bit adder for signal <GND_7_o_b[21]_add_15_OUT> created at line 0.
    Found 42-bit adder for signal <n2399> created at line 0.
    Found 42-bit adder for signal <GND_7_o_b[21]_add_17_OUT> created at line 0.
    Found 41-bit adder for signal <n2403> created at line 0.
    Found 41-bit adder for signal <GND_7_o_b[21]_add_19_OUT> created at line 0.
    Found 40-bit adder for signal <n2407> created at line 0.
    Found 40-bit adder for signal <GND_7_o_b[21]_add_21_OUT> created at line 0.
    Found 39-bit adder for signal <n2411> created at line 0.
    Found 39-bit adder for signal <GND_7_o_b[21]_add_23_OUT> created at line 0.
    Found 38-bit adder for signal <n2415> created at line 0.
    Found 38-bit adder for signal <GND_7_o_b[21]_add_25_OUT> created at line 0.
    Found 37-bit adder for signal <n2419> created at line 0.
    Found 37-bit adder for signal <GND_7_o_b[21]_add_27_OUT> created at line 0.
    Found 36-bit adder for signal <n2423> created at line 0.
    Found 36-bit adder for signal <GND_7_o_b[21]_add_29_OUT> created at line 0.
    Found 35-bit adder for signal <n2427> created at line 0.
    Found 35-bit adder for signal <GND_7_o_b[21]_add_31_OUT> created at line 0.
    Found 34-bit adder for signal <n2431> created at line 0.
    Found 34-bit adder for signal <GND_7_o_b[21]_add_33_OUT> created at line 0.
    Found 33-bit adder for signal <n2435> created at line 0.
    Found 33-bit adder for signal <GND_7_o_b[21]_add_35_OUT> created at line 0.
    Found 32-bit adder for signal <n2439> created at line 0.
    Found 32-bit adder for signal <GND_7_o_b[21]_add_37_OUT> created at line 0.
    Found 31-bit adder for signal <n2443> created at line 0.
    Found 31-bit adder for signal <GND_7_o_b[21]_add_39_OUT> created at line 0.
    Found 30-bit adder for signal <n2447> created at line 0.
    Found 30-bit adder for signal <GND_7_o_b[21]_add_41_OUT> created at line 0.
    Found 29-bit adder for signal <n2451> created at line 0.
    Found 29-bit adder for signal <GND_7_o_b[21]_add_43_OUT> created at line 0.
    Found 28-bit adder for signal <n2455> created at line 0.
    Found 28-bit adder for signal <a[27]_b[21]_add_45_OUT> created at line 0.
    Found 28-bit adder for signal <n2459> created at line 0.
    Found 28-bit adder for signal <a[27]_GND_7_o_add_47_OUT> created at line 0.
    Found 28-bit adder for signal <n2463> created at line 0.
    Found 28-bit adder for signal <a[27]_GND_7_o_add_49_OUT> created at line 0.
    Found 28-bit adder for signal <n2467> created at line 0.
    Found 28-bit adder for signal <a[27]_GND_7_o_add_51_OUT[27:0]> created at line 0.
    Found 28-bit adder for signal <n2471> created at line 0.
    Found 28-bit adder for signal <a[27]_GND_7_o_add_53_OUT[27:0]> created at line 0.
    Found 28-bit adder for signal <n2475> created at line 0.
    Found 28-bit adder for signal <a[27]_GND_7_o_add_55_OUT[27:0]> created at line 0.
    Found 50-bit adder for signal <GND_7_o_b[21]_add_1_OUT> created at line 0.
    Found 50-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0029> created at line 0
    Summary:
	inferred  55 Adder/Subtractor(s).
	inferred  29 Comparator(s).
	inferred 703 Multiplexer(s).
Unit <div_28u_22u> synthesized.

Synthesizing Unit <LCD1602_Top>.
    Related source file is "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\LCD1602_Top.v".
    Found 8-bit register for signal <check_0>.
    Found 16-bit register for signal <count>.
    Found 5-bit register for signal <char_cnt>.
    Found 1-bit register for signal <lcd_clk>.
    Found 7-bit adder for signal <n0121[6:0]> created at line 47.
    Found 7-bit adder for signal <n0123[6:0]> created at line 48.
    Found 7-bit adder for signal <n0125[6:0]> created at line 49.
    Found 7-bit adder for signal <n0127[6:0]> created at line 50.
    Found 7-bit adder for signal <n0129[6:0]> created at line 51.
    Found 7-bit adder for signal <n0131[6:0]> created at line 52.
    Found 7-bit adder for signal <n0133[6:0]> created at line 53.
    Found 7-bit adder for signal <n0135[6:0]> created at line 54.
    Found 16-bit adder for signal <count[15]_GND_9_o_add_46_OUT> created at line 96.
    Found 5-bit adder for signal <char_cnt[4]_GND_9_o_add_50_OUT> created at line 106.
    Found 22-bit comparator greater for signal <data_fx[21]_GND_9_o_LessThan_33_o> created at line 65
    Found 22-bit comparator greater for signal <data_fx[21]_GND_9_o_LessThan_34_o> created at line 67
    Found 22-bit comparator greater for signal <data_fx[21]_GND_9_o_LessThan_35_o> created at line 69
    Found 22-bit comparator greater for signal <data_fx[21]_GND_9_o_LessThan_36_o> created at line 71
    Found 22-bit comparator greater for signal <data_fx[21]_GND_9_o_LessThan_37_o> created at line 73
    Found 22-bit comparator greater for signal <data_fx[21]_GND_9_o_LessThan_38_o> created at line 75
    Found 5-bit comparator greater for signal <char_cnt[4]_PWR_8_o_LessThan_50_o> created at line 105
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred  28 Multiplexer(s).
Unit <LCD1602_Top> synthesized.

Synthesizing Unit <mod_22u_4u>.
    Related source file is "".
    Found 26-bit adder for signal <n1221> created at line 0.
    Found 26-bit adder for signal <GND_10_o_b[3]_add_1_OUT> created at line 0.
    Found 25-bit adder for signal <n1225> created at line 0.
    Found 25-bit adder for signal <GND_10_o_b[3]_add_3_OUT> created at line 0.
    Found 24-bit adder for signal <n1229> created at line 0.
    Found 24-bit adder for signal <GND_10_o_b[3]_add_5_OUT> created at line 0.
    Found 23-bit adder for signal <n1233> created at line 0.
    Found 23-bit adder for signal <GND_10_o_b[3]_add_7_OUT> created at line 0.
    Found 22-bit adder for signal <n1237> created at line 0.
    Found 22-bit adder for signal <a[21]_b[3]_add_9_OUT> created at line 0.
    Found 22-bit adder for signal <n1241> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_11_OUT> created at line 0.
    Found 22-bit adder for signal <n1245> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_13_OUT> created at line 0.
    Found 22-bit adder for signal <n1249> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_15_OUT> created at line 0.
    Found 22-bit adder for signal <n1253> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_17_OUT> created at line 0.
    Found 22-bit adder for signal <n1257> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n1261> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_21_OUT> created at line 0.
    Found 22-bit adder for signal <n1265> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_23_OUT> created at line 0.
    Found 22-bit adder for signal <n1269> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_25_OUT> created at line 0.
    Found 22-bit adder for signal <n1273> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_27_OUT> created at line 0.
    Found 22-bit adder for signal <n1277> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_29_OUT> created at line 0.
    Found 22-bit adder for signal <n1281> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_31_OUT> created at line 0.
    Found 22-bit adder for signal <n1285> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_33_OUT> created at line 0.
    Found 22-bit adder for signal <n1289> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_35_OUT> created at line 0.
    Found 22-bit adder for signal <n1293> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_37_OUT> created at line 0.
    Found 22-bit adder for signal <n1297> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_39_OUT> created at line 0.
    Found 22-bit adder for signal <n1301> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_41_OUT> created at line 0.
    Found 22-bit adder for signal <n1305> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_43_OUT> created at line 0.
    Found 22-bit adder for signal <n1309> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_10_o_add_45_OUT> created at line 0.
    Found 26-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0023> created at line 0
    Summary:
	inferred  46 Adder/Subtractor(s).
	inferred  23 Comparator(s).
	inferred 485 Multiplexer(s).
Unit <mod_22u_4u> synthesized.

Synthesizing Unit <div_22u_4u>.
    Related source file is "".
    Found 26-bit adder for signal <GND_11_o_b[3]_add_1_OUT> created at line 0.
    Found 25-bit adder for signal <GND_11_o_b[3]_add_3_OUT> created at line 0.
    Found 24-bit adder for signal <GND_11_o_b[3]_add_5_OUT> created at line 0.
    Found 23-bit adder for signal <GND_11_o_b[3]_add_7_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_b[3]_add_9_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_11_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_13_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_15_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_17_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_21_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_23_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_25_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_27_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_29_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_31_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_33_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_35_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_37_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_39_OUT[21:0]> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_41_OUT[21:0]> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_11_o_add_43_OUT[21:0]> created at line 0.
    Found 26-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0023> created at line 0
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred  23 Comparator(s).
	inferred 421 Multiplexer(s).
Unit <div_22u_4u> synthesized.

Synthesizing Unit <div_22u_7u>.
    Related source file is "".
    Found 29-bit adder for signal <GND_12_o_b[6]_add_1_OUT> created at line 0.
    Found 28-bit adder for signal <GND_12_o_b[6]_add_3_OUT> created at line 0.
    Found 27-bit adder for signal <GND_12_o_b[6]_add_5_OUT> created at line 0.
    Found 26-bit adder for signal <GND_12_o_b[6]_add_7_OUT> created at line 0.
    Found 25-bit adder for signal <GND_12_o_b[6]_add_9_OUT> created at line 0.
    Found 24-bit adder for signal <GND_12_o_b[6]_add_11_OUT> created at line 0.
    Found 23-bit adder for signal <GND_12_o_b[6]_add_13_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_b[6]_add_15_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_12_o_add_17_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_12_o_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_12_o_add_21_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_12_o_add_23_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_12_o_add_25_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_12_o_add_27_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_12_o_add_29_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_12_o_add_31_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_12_o_add_33_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_12_o_add_35_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_12_o_add_37_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_12_o_add_39_OUT[21:0]> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_12_o_add_41_OUT[21:0]> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_12_o_add_43_OUT[21:0]> created at line 0.
    Found 29-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0023> created at line 0
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred  23 Comparator(s).
	inferred 421 Multiplexer(s).
Unit <div_22u_7u> synthesized.

Synthesizing Unit <div_22u_10u>.
    Related source file is "".
    Found 32-bit adder for signal <GND_13_o_b[9]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <GND_13_o_b[9]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <GND_13_o_b[9]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <GND_13_o_b[9]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <GND_13_o_b[9]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <GND_13_o_b[9]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <GND_13_o_b[9]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <GND_13_o_b[9]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <GND_13_o_b[9]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <GND_13_o_b[9]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_b[9]_add_21_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_13_o_add_23_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_13_o_add_25_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_13_o_add_27_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_13_o_add_29_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_13_o_add_31_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_13_o_add_33_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_13_o_add_35_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_13_o_add_37_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_13_o_add_39_OUT[21:0]> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_13_o_add_41_OUT[21:0]> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_13_o_add_43_OUT[21:0]> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0023> created at line 0
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred  23 Comparator(s).
	inferred 421 Multiplexer(s).
Unit <div_22u_10u> synthesized.

Synthesizing Unit <div_22u_14u>.
    Related source file is "".
    Found 36-bit adder for signal <GND_14_o_b[13]_add_1_OUT> created at line 0.
    Found 35-bit adder for signal <GND_14_o_b[13]_add_3_OUT> created at line 0.
    Found 34-bit adder for signal <GND_14_o_b[13]_add_5_OUT> created at line 0.
    Found 33-bit adder for signal <GND_14_o_b[13]_add_7_OUT> created at line 0.
    Found 32-bit adder for signal <GND_14_o_b[13]_add_9_OUT> created at line 0.
    Found 31-bit adder for signal <GND_14_o_b[13]_add_11_OUT> created at line 0.
    Found 30-bit adder for signal <GND_14_o_b[13]_add_13_OUT> created at line 0.
    Found 29-bit adder for signal <GND_14_o_b[13]_add_15_OUT> created at line 0.
    Found 28-bit adder for signal <GND_14_o_b[13]_add_17_OUT> created at line 0.
    Found 27-bit adder for signal <GND_14_o_b[13]_add_19_OUT> created at line 0.
    Found 26-bit adder for signal <GND_14_o_b[13]_add_21_OUT> created at line 0.
    Found 25-bit adder for signal <GND_14_o_b[13]_add_23_OUT> created at line 0.
    Found 24-bit adder for signal <GND_14_o_b[13]_add_25_OUT> created at line 0.
    Found 23-bit adder for signal <GND_14_o_b[13]_add_27_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_b[13]_add_29_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_14_o_add_31_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_14_o_add_33_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_14_o_add_35_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_14_o_add_37_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_14_o_add_39_OUT[21:0]> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_14_o_add_41_OUT[21:0]> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_14_o_add_43_OUT[21:0]> created at line 0.
    Found 36-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0023> created at line 0
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred  23 Comparator(s).
	inferred 421 Multiplexer(s).
Unit <div_22u_14u> synthesized.

Synthesizing Unit <div_22u_17u>.
    Related source file is "".
    Found 39-bit adder for signal <GND_15_o_b[16]_add_1_OUT> created at line 0.
    Found 38-bit adder for signal <GND_15_o_b[16]_add_3_OUT> created at line 0.
    Found 37-bit adder for signal <GND_15_o_b[16]_add_5_OUT> created at line 0.
    Found 36-bit adder for signal <GND_15_o_b[16]_add_7_OUT> created at line 0.
    Found 35-bit adder for signal <GND_15_o_b[16]_add_9_OUT> created at line 0.
    Found 34-bit adder for signal <GND_15_o_b[16]_add_11_OUT> created at line 0.
    Found 33-bit adder for signal <GND_15_o_b[16]_add_13_OUT> created at line 0.
    Found 32-bit adder for signal <GND_15_o_b[16]_add_15_OUT> created at line 0.
    Found 31-bit adder for signal <GND_15_o_b[16]_add_17_OUT> created at line 0.
    Found 30-bit adder for signal <GND_15_o_b[16]_add_19_OUT> created at line 0.
    Found 29-bit adder for signal <GND_15_o_b[16]_add_21_OUT> created at line 0.
    Found 28-bit adder for signal <GND_15_o_b[16]_add_23_OUT> created at line 0.
    Found 27-bit adder for signal <GND_15_o_b[16]_add_25_OUT> created at line 0.
    Found 26-bit adder for signal <GND_15_o_b[16]_add_27_OUT> created at line 0.
    Found 25-bit adder for signal <GND_15_o_b[16]_add_29_OUT> created at line 0.
    Found 24-bit adder for signal <GND_15_o_b[16]_add_31_OUT> created at line 0.
    Found 23-bit adder for signal <GND_15_o_b[16]_add_33_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_b[16]_add_35_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_15_o_add_37_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_15_o_add_39_OUT[21:0]> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_15_o_add_41_OUT[21:0]> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_15_o_add_43_OUT[21:0]> created at line 0.
    Found 39-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0023> created at line 0
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred  23 Comparator(s).
	inferred 421 Multiplexer(s).
Unit <div_22u_17u> synthesized.

Synthesizing Unit <div_22u_20u>.
    Related source file is "".
    Found 42-bit adder for signal <GND_16_o_b[19]_add_1_OUT> created at line 0.
    Found 41-bit adder for signal <GND_16_o_b[19]_add_3_OUT> created at line 0.
    Found 40-bit adder for signal <GND_16_o_b[19]_add_5_OUT> created at line 0.
    Found 39-bit adder for signal <GND_16_o_b[19]_add_7_OUT> created at line 0.
    Found 38-bit adder for signal <GND_16_o_b[19]_add_9_OUT> created at line 0.
    Found 37-bit adder for signal <GND_16_o_b[19]_add_11_OUT> created at line 0.
    Found 36-bit adder for signal <GND_16_o_b[19]_add_13_OUT> created at line 0.
    Found 35-bit adder for signal <GND_16_o_b[19]_add_15_OUT> created at line 0.
    Found 34-bit adder for signal <GND_16_o_b[19]_add_17_OUT> created at line 0.
    Found 33-bit adder for signal <GND_16_o_b[19]_add_19_OUT> created at line 0.
    Found 32-bit adder for signal <GND_16_o_b[19]_add_21_OUT> created at line 0.
    Found 31-bit adder for signal <GND_16_o_b[19]_add_23_OUT> created at line 0.
    Found 30-bit adder for signal <GND_16_o_b[19]_add_25_OUT> created at line 0.
    Found 29-bit adder for signal <GND_16_o_b[19]_add_27_OUT> created at line 0.
    Found 28-bit adder for signal <GND_16_o_b[19]_add_29_OUT> created at line 0.
    Found 27-bit adder for signal <GND_16_o_b[19]_add_31_OUT> created at line 0.
    Found 26-bit adder for signal <GND_16_o_b[19]_add_33_OUT> created at line 0.
    Found 25-bit adder for signal <GND_16_o_b[19]_add_35_OUT> created at line 0.
    Found 24-bit adder for signal <GND_16_o_b[19]_add_37_OUT> created at line 0.
    Found 23-bit adder for signal <GND_16_o_b[19]_add_39_OUT> created at line 0.
    Found 22-bit adder for signal <a[21]_b[19]_add_41_OUT[21:0]> created at line 0.
    Found 22-bit adder for signal <a[21]_GND_16_o_add_43_OUT[21:0]> created at line 0.
    Found 42-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0023> created at line 0
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred  23 Comparator(s).
	inferred 421 Multiplexer(s).
Unit <div_22u_20u> synthesized.

Synthesizing Unit <div_22u_24u>.
    Related source file is "".
    Found 46-bit adder for signal <GND_17_o_b[23]_add_1_OUT> created at line 0.
    Found 45-bit adder for signal <GND_17_o_b[23]_add_3_OUT> created at line 0.
    Found 44-bit adder for signal <GND_17_o_b[23]_add_5_OUT> created at line 0.
    Found 43-bit adder for signal <GND_17_o_b[23]_add_7_OUT> created at line 0.
    Found 42-bit adder for signal <GND_17_o_b[23]_add_9_OUT> created at line 0.
    Found 41-bit adder for signal <GND_17_o_b[23]_add_11_OUT> created at line 0.
    Found 40-bit adder for signal <GND_17_o_b[23]_add_13_OUT> created at line 0.
    Found 39-bit adder for signal <GND_17_o_b[23]_add_15_OUT> created at line 0.
    Found 38-bit adder for signal <GND_17_o_b[23]_add_17_OUT> created at line 0.
    Found 37-bit adder for signal <GND_17_o_b[23]_add_19_OUT> created at line 0.
    Found 36-bit adder for signal <GND_17_o_b[23]_add_21_OUT> created at line 0.
    Found 35-bit adder for signal <GND_17_o_b[23]_add_23_OUT> created at line 0.
    Found 34-bit adder for signal <GND_17_o_b[23]_add_25_OUT> created at line 0.
    Found 33-bit adder for signal <GND_17_o_b[23]_add_27_OUT> created at line 0.
    Found 32-bit adder for signal <GND_17_o_b[23]_add_29_OUT> created at line 0.
    Found 31-bit adder for signal <GND_17_o_b[23]_add_31_OUT> created at line 0.
    Found 30-bit adder for signal <GND_17_o_b[23]_add_33_OUT> created at line 0.
    Found 29-bit adder for signal <GND_17_o_b[23]_add_35_OUT> created at line 0.
    Found 28-bit adder for signal <GND_17_o_b[23]_add_37_OUT> created at line 0.
    Found 27-bit adder for signal <GND_17_o_b[23]_add_39_OUT> created at line 0.
    Found 26-bit adder for signal <GND_17_o_b[23]_add_41_OUT> created at line 0.
    Found 25-bit adder for signal <GND_17_o_b[23]_add_43_OUT> created at line 0.
    Found 46-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0023> created at line 0
    Summary:
	inferred  22 Adder/Subtractor(s).
	inferred  23 Comparator(s).
	inferred 484 Multiplexer(s).
Unit <div_22u_24u> synthesized.

Synthesizing Unit <LCD1602_Master>.
    Related source file is "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\LCD1602_Master.v".
        IDLE = 10'b0000000000
        CLEAR = 10'b0000000001
        RETURN = 10'b0000000010
        MODE = 10'b0000000100
        DISPLAY = 10'b0000001000
        SHIFT = 10'b0000010000
        FUNCTION = 10'b0000100000
        CGRAM = 10'b0001000000
        DDRAM = 10'b0010000000
        WRITE = 10'b0100000000
        WAIT = 10'b1000000000
    Found 8-bit register for signal <LCD_DATA>.
    Found 10-bit register for signal <state>.
    Found 1-bit register for signal <LCD_WE>.
    Found 1-bit register for signal <LCD_RS>.
INFO:Xst:1799 - State 1000000000 is never reached in FSM <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 9                                              |
    | Inputs             | 1                                              |
    | Outputs            | 9                                              |
    | Clock              | lcd_clk (rising_edge)                          |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000000000                                     |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <PWR_17_o_GND_18_o_add_2_OUT> created at line 113.
    Found 8-bit adder for signal <PWR_17_o_GND_18_o_sub_5_OUT> created at line 115.
    Found 5-bit comparator lessequal for signal <n0005> created at line 112
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <LCD1602_Master> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 28x22-bit multiplier                                  : 1
# Adders/Subtractors                                   : 591
 16-bit adder                                          : 1
 22-bit adder                                          : 366
 23-bit adder                                          : 22
 24-bit adder                                          : 22
 25-bit adder                                          : 23
 26-bit adder                                          : 23
 27-bit adder                                          : 6
 28-bit adder                                          : 18
 29-bit adder                                          : 8
 30-bit adder                                          : 7
 31-bit adder                                          : 7
 32-bit adder                                          : 7
 33-bit adder                                          : 6
 34-bit adder                                          : 6
 35-bit adder                                          : 6
 36-bit adder                                          : 6
 37-bit adder                                          : 5
 38-bit adder                                          : 5
 39-bit adder                                          : 5
 40-bit adder                                          : 4
 41-bit adder                                          : 4
 42-bit adder                                          : 4
 43-bit adder                                          : 3
 44-bit adder                                          : 3
 45-bit adder                                          : 3
 46-bit adder                                          : 3
 47-bit adder                                          : 2
 48-bit adder                                          : 2
 49-bit adder                                          : 2
 5-bit adder                                           : 2
 50-bit adder                                          : 1
 7-bit adder                                           : 8
 8-bit adder                                           : 1
# Registers                                            : 20
 1-bit register                                        : 10
 16-bit register                                       : 1
 22-bit register                                       : 5
 5-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 385
 22-bit comparator greater                             : 6
 22-bit comparator lessequal                           : 218
 23-bit comparator lessequal                           : 14
 24-bit comparator lessequal                           : 15
 25-bit comparator lessequal                           : 15
 26-bit comparator lessequal                           : 15
 27-bit comparator lessequal                           : 6
 28-bit comparator lessequal                           : 13
 29-bit comparator lessequal                           : 7
 30-bit comparator lessequal                           : 6
 31-bit comparator lessequal                           : 6
 32-bit comparator lessequal                           : 6
 33-bit comparator lessequal                           : 5
 34-bit comparator lessequal                           : 5
 35-bit comparator lessequal                           : 5
 36-bit comparator lessequal                           : 5
 37-bit comparator lessequal                           : 4
 38-bit comparator lessequal                           : 4
 39-bit comparator lessequal                           : 4
 40-bit comparator lessequal                           : 3
 41-bit comparator lessequal                           : 3
 42-bit comparator lessequal                           : 3
 43-bit comparator lessequal                           : 2
 44-bit comparator lessequal                           : 2
 45-bit comparator lessequal                           : 2
 46-bit comparator lessequal                           : 2
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 5-bit comparator greater                              : 3
 5-bit comparator lessequal                            : 2
 50-bit comparator lessequal                           : 1
# Multiplexers                                         : 7626
 1-bit 2-to-1 multiplexer                              : 7565
 16-bit 2-to-1 multiplexer                             : 1
 22-bit 2-to-1 multiplexer                             : 27
 24-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 19
# FSMs                                                 : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Cymometer>.
The following registers are absorbed into counter <fs_cnt_temp>: 1 register on signal <fs_cnt_temp>.
The following registers are absorbed into counter <fx_cnt_temp>: 1 register on signal <fx_cnt_temp>.
The following registers are absorbed into counter <gate_cnt>: 1 register on signal <gate_cnt>.
Unit <Cymometer> synthesized (advanced).

Synthesizing (advanced) Unit <LCD1602_Top>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <char_cnt>: 1 register on signal <char_cnt>.
Unit <LCD1602_Top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 28x22-bit multiplier                                  : 1
# Adders/Subtractors                                   : 375
 22-bit adder                                          : 154
 22-bit adder carry in                                 : 176
 28-bit adder                                          : 1
 28-bit adder carry in                                 : 27
 4-bit adder carry in                                  : 8
 7-bit adder                                           : 8
 8-bit adder                                           : 1
# Counters                                             : 5
 16-bit up counter                                     : 1
 22-bit up counter                                     : 2
 5-bit up counter                                      : 2
# Registers                                            : 92
 Flip-Flops                                            : 92
# Comparators                                          : 385
 22-bit comparator greater                             : 6
 22-bit comparator lessequal                           : 218
 23-bit comparator lessequal                           : 14
 24-bit comparator lessequal                           : 15
 25-bit comparator lessequal                           : 15
 26-bit comparator lessequal                           : 15
 27-bit comparator lessequal                           : 6
 28-bit comparator lessequal                           : 13
 29-bit comparator lessequal                           : 7
 30-bit comparator lessequal                           : 6
 31-bit comparator lessequal                           : 6
 32-bit comparator lessequal                           : 6
 33-bit comparator lessequal                           : 5
 34-bit comparator lessequal                           : 5
 35-bit comparator lessequal                           : 5
 36-bit comparator lessequal                           : 5
 37-bit comparator lessequal                           : 4
 38-bit comparator lessequal                           : 4
 39-bit comparator lessequal                           : 4
 40-bit comparator lessequal                           : 3
 41-bit comparator lessequal                           : 3
 42-bit comparator lessequal                           : 3
 43-bit comparator lessequal                           : 2
 44-bit comparator lessequal                           : 2
 45-bit comparator lessequal                           : 2
 46-bit comparator lessequal                           : 2
 47-bit comparator lessequal                           : 1
 48-bit comparator lessequal                           : 1
 49-bit comparator lessequal                           : 1
 5-bit comparator greater                              : 3
 5-bit comparator lessequal                            : 2
 50-bit comparator lessequal                           : 1
# Multiplexers                                         : 7620
 1-bit 2-to-1 multiplexer                              : 7565
 22-bit 2-to-1 multiplexer                             : 25
 24-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 18
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <LCD1602_U1/LCD1602_U1/FSM_0> on signal <state[1:9]> with one-hot encoding.
-------------------------
 State      | Encoding
-------------------------
 0000000000 | 000000001
 0000000001 | 000000010
 0000000010 | 000000100
 0000000100 | 000001000
 0000001000 | 000010000
 0000010000 | 000100000
 0000100000 | 001000000
 0010000000 | 010000000
 0100000000 | 100000000
 1000000000 | unreached
-------------------------
WARNING:Xst:2677 - Node <Mmult_n00603> of sequential type is unconnected in block <Cymometer>.
WARNING:Xst:1293 - FF/Latch <check_0_0> has a constant value of 1 in block <LCD1602_Top>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Top_cymometer> ...

Optimizing unit <Cymometer> ...

Optimizing unit <div_28u_22u> ...

Optimizing unit <LCD1602_Top> ...

Optimizing unit <mod_22u_4u> ...

Optimizing unit <LCD1602_Master> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_cymometer, actual ratio is 109.
Optimizing block <Top_cymometer> to meet ratio 100 (+ 5) of 1430 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <Top_cymometer>, final ratio is 116.
FlipFlop Cymometer/fs_cnt_0 has been replicated 4 time(s)
FlipFlop Cymometer/fs_cnt_1 has been replicated 4 time(s)
FlipFlop Cymometer/fs_cnt_10 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_11 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_12 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_13 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_14 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_15 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_16 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_17 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_18 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_19 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_2 has been replicated 4 time(s)
FlipFlop Cymometer/fs_cnt_20 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_21 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_3 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_4 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_5 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_6 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_7 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_8 has been replicated 3 time(s)
FlipFlop Cymometer/fs_cnt_9 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 239
 Flip-Flops                                            : 239

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_cymometer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8949
#      GND                         : 1
#      INV                         : 103
#      LUT1                        : 54
#      LUT2                        : 158
#      LUT3                        : 816
#      LUT4                        : 735
#      LUT5                        : 1720
#      LUT6                        : 1292
#      MUXCY                       : 2188
#      MUXF7                       : 18
#      VCC                         : 1
#      XORCY                       : 1863
# FlipFlops/Latches                : 239
#      FDC                         : 33
#      FDCE                        : 190
#      FDP                         : 16
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 12
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:             239  out of  11440     2%  
 Number of Slice LUTs:                 4878  out of   5720    85%  
    Number used as Logic:              4878  out of   5720    85%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4991
   Number with an unused Flip Flop:    4752  out of   4991    95%  
   Number with an unused LUT:           113  out of   4991     2%  
   Number of fully used LUT-FF pairs:   126  out of   4991     2%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    186     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of DSP48A1s:                      3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_fx                             | BUFGP                  | 52    |
sys_clk                            | DCM_SP:CLKFX           | 163   |
LCD1602_U1/lcd_clk                 | BUFG                   | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 451.195ns (Maximum Frequency: 2.216MHz)
   Minimum input arrival time before clock: 5.150ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_fx'
  Clock period: 4.076ns (frequency: 245.329MHz)
  Total number of paths / destination ports: 738 / 101
-------------------------------------------------------------------------
Delay:               4.076ns (Levels of Logic = 1)
  Source:            Cymometer/gate_fx (FF)
  Destination:       Cymometer/fx_cnt_temp_21 (FF)
  Source Clock:      clk_fx rising
  Destination Clock: clk_fx rising

  Data Path: Cymometer/gate_fx to Cymometer/fx_cnt_temp_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             28   0.525   1.681  Cymometer/gate_fx (Cymometer/gate_fx)
     LUT3:I0->O           22   0.235   1.333  Cymometer/_n0083_inv1 (Cymometer/_n0083_inv)
     FDCE:CE                   0.302          Cymometer/fx_cnt_temp_0
    ----------------------------------------
    Total                      4.076ns (1.062ns logic, 3.014ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 451.195ns (frequency: 2.216MHz)
  Total number of paths / destination ports: 4312922686465760600000000000000000000000000000 / 297
-------------------------------------------------------------------------
Delay:               112.799ns (Levels of Logic = 271)
  Source:            Cymometer/fs_cnt_5_1 (FF)
  Destination:       Cymometer/data_fx_21 (FF)
  Source Clock:      sys_clk rising 4.0X
  Destination Clock: sys_clk rising 4.0X

  Data Path: Cymometer/fs_cnt_5_1 to Cymometer/data_fx_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.525   1.112  Cymometer/fs_cnt_5_1 (Cymometer/fs_cnt_5_1)
     LUT5:I0->O            1   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<27>_lut<0> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<27>_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<27>_cy<0> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<27>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<27>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<27>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<27>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<27>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<27>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<27>_cy<3>)
     MUXCY:CI->O           3   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<27>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/o<27>)
     MUXCY:CI->O           2   0.235   1.002  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_231_o1191_cy (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[27]_GND_7_o_MUX_204_o)
     LUT5:I1->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<26>_lutdi (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<26>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<26>_cy<0> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<26>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<26>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<26>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<26>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<26>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<26>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<26>_cy<3>)
     MUXCY:CI->O           8   0.023   0.944  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<26>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/o<26>)
     LUT4:I3->O            2   0.254   0.834  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_327_o1191 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[27]_GND_7_o_MUX_300_o)
     LUT5:I3->O            1   0.250   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<25>_lut<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<25>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<25>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<25>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<25>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<25>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<25>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<25>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<25>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<25>_cy<4>)
     MUXCY:CI->O          13   0.023   1.098  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<25>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/o<25>)
     LUT6:I5->O            3   0.254   1.196  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_421_o1191 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[27]_GND_7_o_MUX_394_o)
     LUT5:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<24>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<24>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<24>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<24>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<24>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<24>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<24>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<24>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<24>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<24>_cy<4>)
     MUXCY:CI->O          13   0.023   1.098  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<24>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/o<24>)
     LUT6:I5->O            4   0.254   1.080  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_513_o1181 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[26]_GND_7_o_MUX_487_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<23>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<23>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<23>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<23>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<23>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<23>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<23>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<23>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<23>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<23>_cy<4>)
     MUXCY:CI->O          16   0.023   1.182  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<23>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/o<23>)
     LUT4:I3->O            5   0.254   1.271  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_603_o1191 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[27]_GND_7_o_MUX_576_o)
     LUT5:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<22>_lutdi2 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<22>_lutdi2)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<22>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<22>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<22>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<22>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<22>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<22>_cy<4>)
     MUXCY:CI->O          25   0.023   1.403  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<22>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/o<22>)
     LUT6:I5->O            3   0.254   1.042  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_691_o1161 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[24]_GND_7_o_MUX_667_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<21>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<21>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<21>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<21>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<21>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<21>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<21>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<21>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<21>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<21>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<21>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<21>_cy<5>)
     MUXCY:CI->O          25   0.023   1.403  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<21>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<21>)
     LUT6:I5->O            5   0.254   1.117  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_777_o1151 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[23]_GND_7_o_MUX_754_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<20>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<20>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<20>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<20>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<20>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<20>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<20>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<20>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<20>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<20>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<20>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<20>_cy<5>)
     MUXCY:CI->O          34   0.023   1.553  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<20>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<20>)
     LUT6:I5->O            3   0.254   1.042  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_861_o1141 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[22]_GND_7_o_MUX_839_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<19>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<19>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<19>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<19>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<19>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<19>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<19>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<19>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<19>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<19>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<19>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<19>_cy<5>)
     MUXCY:CI->O          31   0.023   1.503  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<19>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<19>)
     LUT6:I5->O            5   0.254   1.117  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_943_o1131 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[21]_GND_7_o_MUX_922_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_cy<6>)
     MUXCY:CI->O          42   0.023   1.687  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<18>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<18>)
     LUT6:I5->O            3   0.254   1.042  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_1023_o1121 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[20]_GND_7_o_MUX_1003_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_cy<6>)
     MUXCY:CI->O          37   0.023   1.604  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<17>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<17>)
     LUT5:I4->O            5   0.254   1.271  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_1101_o1191 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[27]_GND_7_o_MUX_1074_o)
     LUT5:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<16>_lutdi5 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<16>_lutdi5)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<16>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<16>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<16>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<16>_cy<6>)
     MUXCY:CI->O          50   0.023   1.821  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<16>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<16>)
     LUT6:I5->O            3   0.254   1.042  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_1177_o191 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[18]_GND_7_o_MUX_1159_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<7>)
     MUXCY:CI->O          43   0.023   1.704  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<15>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<15>)
     LUT5:I4->O            5   0.254   1.271  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_1251_o1191 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[27]_GND_7_o_MUX_1224_o)
     LUT5:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<14>_lutdi6 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<14>_lutdi6)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<14>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<14>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<14>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<14>_cy<7>)
     MUXCY:CI->O          58   0.023   1.883  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<14>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<14>)
     LUT6:I5->O            3   0.254   1.042  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_1323_o171 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[16]_GND_7_o_MUX_1307_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<7>)
     MUXCY:CI->O          50   0.023   1.821  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<13>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<13>)
     LUT6:I5->O            5   0.254   1.117  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_1393_o161 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[15]_GND_7_o_MUX_1378_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<7>)
     MUXCY:CI->O          67   0.023   1.953  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<12>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<12>)
     LUT6:I5->O            3   0.254   1.042  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_1461_o151 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[14]_GND_7_o_MUX_1447_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<8>)
     MUXCY:CI->O          56   0.023   1.868  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<11>_cy<9> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<11>)
     LUT6:I5->O            5   0.254   1.117  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_1527_o141 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[13]_GND_7_o_MUX_1514_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<8>)
     MUXCY:CI->O          75   0.023   2.015  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<10>_cy<9> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<10>)
     LUT6:I5->O            3   0.254   1.042  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_1591_o131 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[12]_GND_7_o_MUX_1579_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<8>)
     MUXCY:CI->O          61   0.023   1.906  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<9>_cy<9> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<9>)
     LUT6:I5->O            5   0.254   1.117  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_1653_o121 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[11]_GND_7_o_MUX_1642_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<9> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<9>)
     MUXCY:CI->O          83   0.023   2.077  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<8>_cy<10> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<8>)
     LUT6:I5->O            3   0.254   1.042  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_1713_o111 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[10]_GND_7_o_MUX_1703_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<9> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<9>)
     MUXCY:CI->O          68   0.023   1.961  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<7>_cy<10> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<7>)
     LUT6:I5->O            5   0.254   1.117  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_GND_7_o_MUX_1771_o1271 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[9]_GND_7_o_MUX_1762_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<9> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<9>)
     MUXCY:CI->O          92   0.023   2.147  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<6>_cy<10> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<6>)
     LUT6:I5->O            3   0.254   1.042  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_a[27]_MUX_1827_o1261 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[8]_a[27]_MUX_1819_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<9> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<9>)
     MUXCY:CI->O          75   0.023   2.015  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<5>_cy<10> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<5>)
     LUT6:I5->O            5   0.254   1.117  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_a[27]_MUX_1855_o1251 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[7]_a[27]_MUX_1848_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<9> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<10> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<10>)
     MUXCY:CI->O          99   0.023   2.201  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<4>_cy<11> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<4>)
     LUT6:I5->O            4   0.254   1.080  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_a[0]_a[27]_MUX_1883_o1241 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/a[6]_a[27]_MUX_1877_o)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<9> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<10> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<10>)
     MUXCY:CI->O         103   0.023   2.218  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<3>_cy<11> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<3>)
     LUT6:I5->O            3   0.254   1.042  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_n2469241 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/n2469<5>)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<9> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<10> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<10>)
     MUXCY:CI->O          80   0.023   2.054  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<2>_cy<11> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<2>)
     LUT6:I5->O            2   0.254   1.002  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_n2473231 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/n2473<4>)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<9> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<10> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<10>)
     MUXCY:CI->O          29   0.023   1.470  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<1>_cy<11> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<1>)
     LUT6:I5->O            2   0.254   1.002  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mmux_n2360221 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/n2360<3>)
     LUT4:I0->O            0   0.254   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_lutdi1 (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<1> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<2> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<3> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<4> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<5> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<6> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<7> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<8> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<9> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<10> (Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<10>)
     MUXCY:CI->O           2   0.235   0.725  Cymometer/PWR_6_o_fs_cnt[21]_div_23/Mcompar_o<0>_cy<11> (Cymometer/PWR_6_o_fs_cnt[21]_div_23_OUT<0>)
     DSP48A1:A0->P47      18   5.220   1.234  Cymometer/Mmult_n0060 (Cymometer/Mmult_n0060_P47_to_Mmult_n00601)
     DSP48A1:C30->PCOUT47    1   3.149   0.000  Cymometer/Mmult_n00601 (Cymometer/Mmult_n00601_PCOUT_to_Mmult_n00602_PCIN_47)
     DSP48A1:PCIN47->P4    1   2.645   0.681  Cymometer/Mmult_n00602 (Cymometer/n0060<21>)
     FDCE:D                    0.074          Cymometer/data_fx_21
    ----------------------------------------
    Total                    112.799ns (35.209ns logic, 77.589ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LCD1602_U1/lcd_clk'
  Clock period: 4.955ns (frequency: 201.828MHz)
  Total number of paths / destination ports: 137 / 28
-------------------------------------------------------------------------
Delay:               4.955ns (Levels of Logic = 3)
  Source:            LCD1602_U1/char_cnt_1 (FF)
  Destination:       LCD1602_U1/LCD1602_U1/LCD_DATA_0 (FF)
  Source Clock:      LCD1602_U1/lcd_clk rising
  Destination Clock: LCD1602_U1/lcd_clk rising

  Data Path: LCD1602_U1/char_cnt_1 to LCD1602_U1/LCD1602_U1/LCD_DATA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            26   0.525   1.850  LCD1602_U1/char_cnt_1 (LCD1602_U1/char_cnt_1)
     LUT5:I0->O            1   0.254   0.958  LCD1602_U1/LCD1602_U1/state_state[9]_PWR_17_o_select_18_OUT<0>2 (LCD1602_U1/LCD1602_U1/state_state[9]_PWR_17_o_select_18_OUT<0>1)
     LUT6:I2->O            1   0.254   0.790  LCD1602_U1/LCD1602_U1/state_state[9]_PWR_17_o_select_18_OUT<0>6 (LCD1602_U1/LCD1602_U1/state_state[9]_PWR_17_o_select_18_OUT<0>5)
     LUT6:I4->O            1   0.250   0.000  LCD1602_U1/LCD1602_U1/state_state[9]_PWR_17_o_select_18_OUT<0>15 (LCD1602_U1/LCD1602_U1/state[9]_PWR_17_o_select_18_OUT<0>)
     FDP:D                     0.074          LCD1602_U1/LCD1602_U1/LCD_DATA_0
    ----------------------------------------
    Total                      4.955ns (1.357ns logic, 3.598ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_fx'
  Total number of paths / destination ports: 52 / 52
-------------------------------------------------------------------------
Offset:              5.150ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       Cymometer/gate_cnt_4 (FF)
  Destination Clock: clk_fx rising

  Data Path: rst_n to Cymometer/gate_cnt_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            239   0.255   2.427  PLL_Clk/rst_n_INV_1_o1_INV_0 (Cymometer/rst_n_inv)
     FDC:CLR                   0.459          Cymometer/gate_fx
    ----------------------------------------
    Total                      5.150ns (2.042ns logic, 3.108ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 163 / 163
-------------------------------------------------------------------------
Offset:              5.150ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       Cymometer/fs_cnt_temp_21 (FF)
  Destination Clock: sys_clk rising 4.0X

  Data Path: rst_n to Cymometer/fs_cnt_temp_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            239   0.255   2.427  PLL_Clk/rst_n_INV_1_o1_INV_0 (Cymometer/rst_n_inv)
     FDCE:CLR                  0.459          Cymometer/data_fx_0
    ----------------------------------------
    Total                      5.150ns (2.042ns logic, 3.108ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LCD1602_U1/lcd_clk'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              5.150ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       LCD1602_U1/char_cnt_4 (FF)
  Destination Clock: LCD1602_U1/lcd_clk rising

  Data Path: rst_n to LCD1602_U1/char_cnt_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            239   0.255   2.427  PLL_Clk/rst_n_INV_1_o1_INV_0 (Cymometer/rst_n_inv)
     FDCE:CLR                  0.459          LCD1602_U1/char_cnt_0
    ----------------------------------------
    Total                      5.150ns (2.042ns logic, 3.108ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LCD1602_U1/lcd_clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            LCD1602_U1/LCD1602_U1/LCD_DATA_7 (FF)
  Destination:       LCD_DATA<7> (PAD)
  Source Clock:      LCD1602_U1/lcd_clk rising

  Data Path: LCD1602_U1/LCD1602_U1/LCD_DATA_7 to LCD_DATA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.525   0.681  LCD1602_U1/LCD1602_U1/LCD_DATA_7 (LCD1602_U1/LCD1602_U1/LCD_DATA_7)
     OBUF:I->O                 2.912          LCD_DATA_7_OBUF (LCD_DATA<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            LCD1602_U1/lcd_clk (FF)
  Destination:       LCD_EN (PAD)
  Source Clock:      sys_clk rising 4.0X

  Data Path: LCD1602_U1/lcd_clk to LCD_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   0.725  LCD1602_U1/lcd_clk (LCD1602_U1/lcd_clk)
     OBUF:I->O                 2.912          LCD_EN_OBUF (LCD_EN)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock LCD1602_U1/lcd_clk
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
LCD1602_U1/lcd_clk|    4.955|         |         |         |
sys_clk           |   89.189|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_fx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_fx         |    4.076|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_fx         |   14.134|         |         |         |
sys_clk        |  112.799|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 37.95 secs
 
--> 

Total memory usage is 4619396 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    3 (   0 filtered)

