# Traffic-Signal-Control-using-Verilog

In this project, traffic signals in a "T" shaped intersection are simulated using Verilog. Firstly, the working of the traffic signals are visualized schematically to give us a better inuition. 
Each pattern on a traffic signal is interpreted as a "state". There are a total of 6 states. The timing values of T1, T2, T3 and T4 indicate the transitions between the states. It also should be noted that there is a free left for vehicles coming from south. 

Schematic
-------------------------------------------------------
<img width="1529" alt="image" src="https://github.com/Anurag-Gade/Traffic-Signal-Control-using-Verilog/assets/88252632/811229de-5fad-404c-a876-c69c146688b5">

State Machine
-------------------------------------------------------
<img width="558" alt="image" src="https://github.com/Anurag-Gade/Traffic-Signal-Control-using-Verilog/assets/88252632/b24cd357-0c72-4cd6-9435-ca6cb5049613">

State Table
-------------------------------------------------------
<img width="696" alt="image" src="https://github.com/Anurag-Gade/Traffic-Signal-Control-using-Verilog/assets/88252632/650464d1-f836-4ac9-8a6e-437898e14274">

Output Waveforms
-------------------------------------------------------
![image](https://github.com/Anurag-Gade/Traffic-Signal-Control-using-Verilog/assets/88252632/b9317488-acca-4293-90c0-0cff2f376dd8)
