// Seed: 1842738236
module module_0 (
    output wire id_0,
    input  wand id_1,
    input  tri1 id_2
);
endmodule
module module_1 (
    output wor   id_0,
    output wire  id_1,
    input  logic id_2,
    input  tri   id_3
);
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
  wire id_5;
  reg
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25;
  always_comb
    forever begin : LABEL_0
      id_12 <= id_2;
    end
  reg id_26 = id_15;
endmodule
