{"vcs1":{"timestamp_begin":1699255985.149602044, "rt":0.78, "ut":0.41, "st":0.28}}
{"vcselab":{"timestamp_begin":1699255986.024803650, "rt":0.88, "ut":0.58, "st":0.24}}
{"link":{"timestamp_begin":1699255986.964751047, "rt":0.53, "ut":0.18, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699255984.323204741}
{"VCS_COMP_START_TIME": 1699255984.323204741}
{"VCS_COMP_END_TIME": 1699255987.596309059}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog hw7prob3.sv library.sv lab_4_library.sv hw7prob3test.sv"}
{"vcs1": {"peak_mem": 338044}}
{"stitch_vcselab": {"peak_mem": 222604}}
