0.7
2020.2
May 22 2025
00:13:55
D:/Labs/DCLabs/code/lab02 Full_Adder/Full_Adder.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
D:/Labs/DCLabs/code/lab02 Full_Adder/Full_Adder.srcs/sources_1/new/AddSub.v,1763105074,verilog,,,,AddSub,,,../../../../../../../../vivado/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Labs/DCLabs/code/lab02 Full_Adder/Full_Adder.srcs/sources_1/new/CLA.v,1763104565,verilog,,D:/Labs/DCLabs/code/lab02 Full_Adder/Full_Adder.srcs/sources_1/new/FA_SC.v,,CLA,,,../../../../../../../../vivado/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Labs/DCLabs/code/lab02 Full_Adder/Full_Adder.srcs/sources_1/new/FA_SC.v,1763104617,verilog,,D:/Labs/DCLabs/code/lab02 Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder.v,,FA_SC,,,../../../../../../../../vivado/2025.1/Vivado/data/rsb/busdef,,,,,
D:/Labs/DCLabs/code/lab02 Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder.v,1763105616,verilog,,D:/Labs/DCLabs/code/lab02 Full_Adder/Full_Adder.srcs/sources_1/new/AddSub.v,,Full_Adder,,,../../../../../../../../vivado/2025.1/Vivado/data/rsb/busdef,,,,,
