// Seed: 3264844433
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    input id_3
);
  logic id_4;
  logic id_5 = 1;
  logic id_6;
  assign id_1 = 1 || 1 || 1'b0 || id_5;
endmodule
