#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x563cd5c104a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x563cd5cdd710 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f58feccd018 .functor BUFZ 1, C4<z>; HiZ drive
v0x563cd5cd9d60_0 .net "clk", 0 0, o0x7f58feccd018;  0 drivers
o0x7f58feccd048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563cd5cde490_0 .net "data_address", 31 0, o0x7f58feccd048;  0 drivers
o0x7f58feccd078 .functor BUFZ 1, C4<z>; HiZ drive
v0x563cd5ce3750_0 .net "data_read", 0 0, o0x7f58feccd078;  0 drivers
v0x563cd5ce3a80_0 .var "data_readdata", 31 0;
o0x7f58feccd0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563cd5ce4b90_0 .net "data_write", 0 0, o0x7f58feccd0d8;  0 drivers
o0x7f58feccd108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563cd5ce6c10_0 .net "data_writedata", 31 0, o0x7f58feccd108;  0 drivers
S_0x563cd5cb8050 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f58feccd258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x563cd5cfd840_0 .net "instr_address", 31 0, o0x7f58feccd258;  0 drivers
v0x563cd5cfd940_0 .var "instr_readdata", 31 0;
S_0x563cd5cca940 .scope module, "sll_tb" "sll_tb" 5 1;
 .timescale 0 0;
v0x563cd5d0beb0_0 .net "active", 0 0, L_0x563cd5d25e90;  1 drivers
v0x563cd5d0bf70_0 .var "clk", 0 0;
v0x563cd5d0c010_0 .var "clk_enable", 0 0;
v0x563cd5d0c100_0 .net "data_address", 31 0, L_0x563cd5d23de0;  1 drivers
v0x563cd5d0c1a0_0 .net "data_read", 0 0, L_0x563cd5d21960;  1 drivers
v0x563cd5d0c290_0 .var "data_readdata", 31 0;
v0x563cd5d0c360_0 .net "data_write", 0 0, L_0x563cd5d21780;  1 drivers
v0x563cd5d0c430_0 .net "data_writedata", 31 0, L_0x563cd5d23ad0;  1 drivers
v0x563cd5d0c500_0 .net "instr_address", 31 0, L_0x563cd5d24dc0;  1 drivers
v0x563cd5d0c660_0 .var "instr_readdata", 31 0;
v0x563cd5d0c700_0 .net "register_v0", 31 0, L_0x563cd5d23a60;  1 drivers
v0x563cd5d0c7f0_0 .var "reset", 0 0;
S_0x563cd5ccad10 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x563cd5cca940;
 .timescale 0 0;
v0x563cd5cfdb10_0 .var "expected", 31 0;
v0x563cd5cfdc10_0 .var "funct", 5 0;
v0x563cd5cfdcf0_0 .var "i", 4 0;
v0x563cd5cfddb0_0 .var "imm", 15 0;
v0x563cd5cfde90_0 .var "imm_instr", 31 0;
v0x563cd5cfdfc0_0 .var "opcode", 5 0;
v0x563cd5cfe0a0_0 .var "r_instr", 31 0;
v0x563cd5cfe180_0 .var "rd", 4 0;
v0x563cd5cfe260_0 .var "rs", 4 0;
v0x563cd5cfe340_0 .var "rt", 4 0;
v0x563cd5cfe420_0 .var "shamt", 4 0;
v0x563cd5cfe500_0 .var "test", 31 0;
E_0x563cd5c58150 .event posedge, v0x563cd5d00380_0;
S_0x563cd5ccb140 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x563cd5cca940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x563cd5cd9c40 .functor OR 1, L_0x563cd5d1d160, L_0x563cd5d1d3e0, C4<0>, C4<0>;
L_0x563cd5c459a0 .functor BUFZ 1, L_0x563cd5d1cbc0, C4<0>, C4<0>, C4<0>;
L_0x563cd5ce3960 .functor BUFZ 1, L_0x563cd5d1cd60, C4<0>, C4<0>, C4<0>;
L_0x563cd5ce49f0 .functor BUFZ 1, L_0x563cd5d1cd60, C4<0>, C4<0>, C4<0>;
L_0x563cd5d1d920 .functor AND 1, L_0x563cd5d1cbc0, L_0x563cd5d1dc20, C4<1>, C4<1>;
L_0x563cd5ce6af0 .functor OR 1, L_0x563cd5d1d920, L_0x563cd5d1d800, C4<0>, C4<0>;
L_0x563cd5c889f0 .functor OR 1, L_0x563cd5ce6af0, L_0x563cd5d1da30, C4<0>, C4<0>;
L_0x563cd5d1dec0 .functor OR 1, L_0x563cd5c889f0, L_0x563cd5d1f520, C4<0>, C4<0>;
L_0x563cd5d1dfd0 .functor OR 1, L_0x563cd5d1dec0, L_0x563cd5d1ec80, C4<0>, C4<0>;
L_0x563cd5d1e090 .functor BUFZ 1, L_0x563cd5d1ce80, C4<0>, C4<0>, C4<0>;
L_0x563cd5d1eb70 .functor AND 1, L_0x563cd5d1e5e0, L_0x563cd5d1e940, C4<1>, C4<1>;
L_0x563cd5d1ec80 .functor OR 1, L_0x563cd5d1e2e0, L_0x563cd5d1eb70, C4<0>, C4<0>;
L_0x563cd5d1f520 .functor AND 1, L_0x563cd5d1f050, L_0x563cd5d1f300, C4<1>, C4<1>;
L_0x563cd5d1fcd0 .functor OR 1, L_0x563cd5d1f770, L_0x563cd5d1fa90, C4<0>, C4<0>;
L_0x563cd5d1ede0 .functor OR 1, L_0x563cd5d20240, L_0x563cd5d20540, C4<0>, C4<0>;
L_0x563cd5d20420 .functor AND 1, L_0x563cd5d1ff50, L_0x563cd5d1ede0, C4<1>, C4<1>;
L_0x563cd5d20d40 .functor OR 1, L_0x563cd5d209d0, L_0x563cd5d20c50, C4<0>, C4<0>;
L_0x563cd5d21040 .functor OR 1, L_0x563cd5d20d40, L_0x563cd5d20e50, C4<0>, C4<0>;
L_0x563cd5d211f0 .functor AND 1, L_0x563cd5d1cbc0, L_0x563cd5d21040, C4<1>, C4<1>;
L_0x563cd5d213a0 .functor AND 1, L_0x563cd5d1cbc0, L_0x563cd5d212b0, C4<1>, C4<1>;
L_0x563cd5d216c0 .functor AND 1, L_0x563cd5d1cbc0, L_0x563cd5d21150, C4<1>, C4<1>;
L_0x563cd5d21960 .functor BUFZ 1, L_0x563cd5ce3960, C4<0>, C4<0>, C4<0>;
L_0x563cd5d225f0 .functor AND 1, L_0x563cd5d25e90, L_0x563cd5d1dfd0, C4<1>, C4<1>;
L_0x563cd5d22700 .functor OR 1, L_0x563cd5d1ec80, L_0x563cd5d1f520, C4<0>, C4<0>;
L_0x563cd5d23ad0 .functor BUFZ 32, L_0x563cd5d23950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563cd5d23b90 .functor BUFZ 32, L_0x563cd5d228e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563cd5d23ce0 .functor BUFZ 32, L_0x563cd5d23950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563cd5d23de0 .functor BUFZ 32, v0x563cd5cff590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563cd5d24a60 .functor AND 1, v0x563cd5d0c010_0, L_0x563cd5d211f0, C4<1>, C4<1>;
L_0x563cd5d24ad0 .functor AND 1, L_0x563cd5d24a60, v0x563cd5d09040_0, C4<1>, C4<1>;
L_0x563cd5d24dc0 .functor BUFZ 32, v0x563cd5d00440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563cd5d25e90 .functor BUFZ 1, v0x563cd5d09040_0, C4<0>, C4<0>, C4<0>;
L_0x563cd5d260a0 .functor AND 1, v0x563cd5d0c010_0, v0x563cd5d09040_0, C4<1>, C4<1>;
v0x563cd5d03130_0 .net *"_ivl_100", 31 0, L_0x563cd5d1ee50;  1 drivers
L_0x7f58fec84498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d03230_0 .net *"_ivl_103", 25 0, L_0x7f58fec84498;  1 drivers
L_0x7f58fec844e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d03310_0 .net/2u *"_ivl_104", 31 0, L_0x7f58fec844e0;  1 drivers
v0x563cd5d033d0_0 .net *"_ivl_106", 0 0, L_0x563cd5d1f050;  1 drivers
v0x563cd5d03490_0 .net *"_ivl_109", 5 0, L_0x563cd5d1f260;  1 drivers
L_0x7f58fec84528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x563cd5d03570_0 .net/2u *"_ivl_110", 5 0, L_0x7f58fec84528;  1 drivers
v0x563cd5d03650_0 .net *"_ivl_112", 0 0, L_0x563cd5d1f300;  1 drivers
v0x563cd5d03710_0 .net *"_ivl_116", 31 0, L_0x563cd5d1f680;  1 drivers
L_0x7f58fec84570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d037f0_0 .net *"_ivl_119", 25 0, L_0x7f58fec84570;  1 drivers
L_0x7f58fec840a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x563cd5d038d0_0 .net/2u *"_ivl_12", 5 0, L_0x7f58fec840a8;  1 drivers
L_0x7f58fec845b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x563cd5d039b0_0 .net/2u *"_ivl_120", 31 0, L_0x7f58fec845b8;  1 drivers
v0x563cd5d03a90_0 .net *"_ivl_122", 0 0, L_0x563cd5d1f770;  1 drivers
v0x563cd5d03b50_0 .net *"_ivl_124", 31 0, L_0x563cd5d1f9a0;  1 drivers
L_0x7f58fec84600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d03c30_0 .net *"_ivl_127", 25 0, L_0x7f58fec84600;  1 drivers
L_0x7f58fec84648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x563cd5d03d10_0 .net/2u *"_ivl_128", 31 0, L_0x7f58fec84648;  1 drivers
v0x563cd5d03df0_0 .net *"_ivl_130", 0 0, L_0x563cd5d1fa90;  1 drivers
v0x563cd5d03eb0_0 .net *"_ivl_134", 31 0, L_0x563cd5d1fe60;  1 drivers
L_0x7f58fec84690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d040a0_0 .net *"_ivl_137", 25 0, L_0x7f58fec84690;  1 drivers
L_0x7f58fec846d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d04180_0 .net/2u *"_ivl_138", 31 0, L_0x7f58fec846d8;  1 drivers
v0x563cd5d04260_0 .net *"_ivl_140", 0 0, L_0x563cd5d1ff50;  1 drivers
v0x563cd5d04320_0 .net *"_ivl_143", 5 0, L_0x563cd5d201a0;  1 drivers
L_0x7f58fec84720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x563cd5d04400_0 .net/2u *"_ivl_144", 5 0, L_0x7f58fec84720;  1 drivers
v0x563cd5d044e0_0 .net *"_ivl_146", 0 0, L_0x563cd5d20240;  1 drivers
v0x563cd5d045a0_0 .net *"_ivl_149", 5 0, L_0x563cd5d204a0;  1 drivers
L_0x7f58fec84768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d04680_0 .net/2u *"_ivl_150", 5 0, L_0x7f58fec84768;  1 drivers
v0x563cd5d04760_0 .net *"_ivl_152", 0 0, L_0x563cd5d20540;  1 drivers
v0x563cd5d04820_0 .net *"_ivl_155", 0 0, L_0x563cd5d1ede0;  1 drivers
v0x563cd5d048e0_0 .net *"_ivl_159", 1 0, L_0x563cd5d208e0;  1 drivers
L_0x7f58fec840f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x563cd5d049c0_0 .net/2u *"_ivl_16", 5 0, L_0x7f58fec840f0;  1 drivers
L_0x7f58fec847b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x563cd5d04aa0_0 .net/2u *"_ivl_160", 1 0, L_0x7f58fec847b0;  1 drivers
v0x563cd5d04b80_0 .net *"_ivl_162", 0 0, L_0x563cd5d209d0;  1 drivers
L_0x7f58fec847f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x563cd5d04c40_0 .net/2u *"_ivl_164", 5 0, L_0x7f58fec847f8;  1 drivers
v0x563cd5d04d20_0 .net *"_ivl_166", 0 0, L_0x563cd5d20c50;  1 drivers
v0x563cd5d04ff0_0 .net *"_ivl_169", 0 0, L_0x563cd5d20d40;  1 drivers
L_0x7f58fec84840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x563cd5d050b0_0 .net/2u *"_ivl_170", 5 0, L_0x7f58fec84840;  1 drivers
v0x563cd5d05190_0 .net *"_ivl_172", 0 0, L_0x563cd5d20e50;  1 drivers
v0x563cd5d05250_0 .net *"_ivl_175", 0 0, L_0x563cd5d21040;  1 drivers
L_0x7f58fec84888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d05310_0 .net/2u *"_ivl_178", 5 0, L_0x7f58fec84888;  1 drivers
v0x563cd5d053f0_0 .net *"_ivl_180", 0 0, L_0x563cd5d212b0;  1 drivers
L_0x7f58fec848d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x563cd5d054b0_0 .net/2u *"_ivl_184", 5 0, L_0x7f58fec848d0;  1 drivers
v0x563cd5d05590_0 .net *"_ivl_186", 0 0, L_0x563cd5d21150;  1 drivers
L_0x7f58fec84918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563cd5d05650_0 .net/2u *"_ivl_190", 0 0, L_0x7f58fec84918;  1 drivers
v0x563cd5d05730_0 .net *"_ivl_20", 31 0, L_0x563cd5d1d020;  1 drivers
L_0x7f58fec84960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x563cd5d05810_0 .net/2u *"_ivl_200", 4 0, L_0x7f58fec84960;  1 drivers
v0x563cd5d058f0_0 .net *"_ivl_203", 4 0, L_0x563cd5d21e80;  1 drivers
v0x563cd5d059d0_0 .net *"_ivl_205", 4 0, L_0x563cd5d220a0;  1 drivers
v0x563cd5d05ab0_0 .net *"_ivl_206", 4 0, L_0x563cd5d22140;  1 drivers
v0x563cd5d05b90_0 .net *"_ivl_213", 0 0, L_0x563cd5d22700;  1 drivers
L_0x7f58fec849a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563cd5d05c50_0 .net/2u *"_ivl_214", 31 0, L_0x7f58fec849a8;  1 drivers
v0x563cd5d05d30_0 .net *"_ivl_216", 31 0, L_0x563cd5d22840;  1 drivers
v0x563cd5d05e10_0 .net *"_ivl_218", 31 0, L_0x563cd5d22af0;  1 drivers
v0x563cd5d05ef0_0 .net *"_ivl_220", 31 0, L_0x563cd5d22c80;  1 drivers
v0x563cd5d05fd0_0 .net *"_ivl_222", 31 0, L_0x563cd5d22fc0;  1 drivers
L_0x7f58fec84138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d060b0_0 .net *"_ivl_23", 25 0, L_0x7f58fec84138;  1 drivers
v0x563cd5d06190_0 .net *"_ivl_235", 0 0, L_0x563cd5d24a60;  1 drivers
L_0x7f58fec84b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563cd5d06250_0 .net/2u *"_ivl_238", 31 0, L_0x7f58fec84b58;  1 drivers
L_0x7f58fec84180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563cd5d06330_0 .net/2u *"_ivl_24", 31 0, L_0x7f58fec84180;  1 drivers
v0x563cd5d06410_0 .net *"_ivl_243", 15 0, L_0x563cd5d24f20;  1 drivers
v0x563cd5d064f0_0 .net *"_ivl_244", 17 0, L_0x563cd5d25190;  1 drivers
L_0x7f58fec84ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563cd5d065d0_0 .net *"_ivl_247", 1 0, L_0x7f58fec84ba0;  1 drivers
v0x563cd5d066b0_0 .net *"_ivl_250", 15 0, L_0x563cd5d252d0;  1 drivers
L_0x7f58fec84be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563cd5d06790_0 .net *"_ivl_252", 1 0, L_0x7f58fec84be8;  1 drivers
v0x563cd5d06870_0 .net *"_ivl_255", 0 0, L_0x563cd5d256e0;  1 drivers
L_0x7f58fec84c30 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x563cd5d06950_0 .net/2u *"_ivl_256", 13 0, L_0x7f58fec84c30;  1 drivers
L_0x7f58fec84c78 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d06a30_0 .net/2u *"_ivl_258", 13 0, L_0x7f58fec84c78;  1 drivers
v0x563cd5d06f20_0 .net *"_ivl_26", 0 0, L_0x563cd5d1d160;  1 drivers
v0x563cd5d06fe0_0 .net *"_ivl_260", 13 0, L_0x563cd5d259c0;  1 drivers
v0x563cd5d070c0_0 .net *"_ivl_28", 31 0, L_0x563cd5d1d2f0;  1 drivers
L_0x7f58fec841c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d071a0_0 .net *"_ivl_31", 25 0, L_0x7f58fec841c8;  1 drivers
L_0x7f58fec84210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x563cd5d07280_0 .net/2u *"_ivl_32", 31 0, L_0x7f58fec84210;  1 drivers
v0x563cd5d07360_0 .net *"_ivl_34", 0 0, L_0x563cd5d1d3e0;  1 drivers
v0x563cd5d07420_0 .net *"_ivl_4", 31 0, L_0x563cd5d0ca60;  1 drivers
v0x563cd5d07500_0 .net *"_ivl_45", 2 0, L_0x563cd5d1d6d0;  1 drivers
L_0x7f58fec84258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x563cd5d075e0_0 .net/2u *"_ivl_46", 2 0, L_0x7f58fec84258;  1 drivers
v0x563cd5d076c0_0 .net *"_ivl_51", 2 0, L_0x563cd5d1d990;  1 drivers
L_0x7f58fec842a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x563cd5d077a0_0 .net/2u *"_ivl_52", 2 0, L_0x7f58fec842a0;  1 drivers
v0x563cd5d07880_0 .net *"_ivl_57", 0 0, L_0x563cd5d1dc20;  1 drivers
v0x563cd5d07940_0 .net *"_ivl_59", 0 0, L_0x563cd5d1d920;  1 drivers
v0x563cd5d07a00_0 .net *"_ivl_61", 0 0, L_0x563cd5ce6af0;  1 drivers
v0x563cd5d07ac0_0 .net *"_ivl_63", 0 0, L_0x563cd5c889f0;  1 drivers
v0x563cd5d07b80_0 .net *"_ivl_65", 0 0, L_0x563cd5d1dec0;  1 drivers
L_0x7f58fec84018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d07c40_0 .net *"_ivl_7", 25 0, L_0x7f58fec84018;  1 drivers
v0x563cd5d07d20_0 .net *"_ivl_70", 31 0, L_0x563cd5d1e1b0;  1 drivers
L_0x7f58fec842e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d07e00_0 .net *"_ivl_73", 25 0, L_0x7f58fec842e8;  1 drivers
L_0x7f58fec84330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x563cd5d07ee0_0 .net/2u *"_ivl_74", 31 0, L_0x7f58fec84330;  1 drivers
v0x563cd5d07fc0_0 .net *"_ivl_76", 0 0, L_0x563cd5d1e2e0;  1 drivers
v0x563cd5d08080_0 .net *"_ivl_78", 31 0, L_0x563cd5d1e450;  1 drivers
L_0x7f58fec84060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d08160_0 .net/2u *"_ivl_8", 31 0, L_0x7f58fec84060;  1 drivers
L_0x7f58fec84378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d08240_0 .net *"_ivl_81", 25 0, L_0x7f58fec84378;  1 drivers
L_0x7f58fec843c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563cd5d08320_0 .net/2u *"_ivl_82", 31 0, L_0x7f58fec843c0;  1 drivers
v0x563cd5d08400_0 .net *"_ivl_84", 0 0, L_0x563cd5d1e5e0;  1 drivers
v0x563cd5d084c0_0 .net *"_ivl_87", 0 0, L_0x563cd5d1e750;  1 drivers
v0x563cd5d085a0_0 .net *"_ivl_88", 31 0, L_0x563cd5d1e4f0;  1 drivers
L_0x7f58fec84408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5d08680_0 .net *"_ivl_91", 30 0, L_0x7f58fec84408;  1 drivers
L_0x7f58fec84450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x563cd5d08760_0 .net/2u *"_ivl_92", 31 0, L_0x7f58fec84450;  1 drivers
v0x563cd5d08840_0 .net *"_ivl_94", 0 0, L_0x563cd5d1e940;  1 drivers
v0x563cd5d08900_0 .net *"_ivl_97", 0 0, L_0x563cd5d1eb70;  1 drivers
v0x563cd5d089c0_0 .net "active", 0 0, L_0x563cd5d25e90;  alias, 1 drivers
v0x563cd5d08a80_0 .net "alu_op1", 31 0, L_0x563cd5d23b90;  1 drivers
v0x563cd5d08b40_0 .net "alu_op2", 31 0, L_0x563cd5d23ce0;  1 drivers
v0x563cd5d08c00_0 .net "alui_instr", 0 0, L_0x563cd5d1d800;  1 drivers
v0x563cd5d08cc0_0 .net "b_flag", 0 0, v0x563cd5cff0c0_0;  1 drivers
v0x563cd5d08d60_0 .net "b_imm", 17 0, L_0x563cd5d255a0;  1 drivers
v0x563cd5d08e20_0 .net "b_offset", 31 0, L_0x563cd5d25b50;  1 drivers
v0x563cd5d08f00_0 .net "clk", 0 0, v0x563cd5d0bf70_0;  1 drivers
v0x563cd5d08fa0_0 .net "clk_enable", 0 0, v0x563cd5d0c010_0;  1 drivers
v0x563cd5d09040_0 .var "cpu_active", 0 0;
v0x563cd5d090e0_0 .net "curr_addr", 31 0, v0x563cd5d00440_0;  1 drivers
v0x563cd5d091d0_0 .net "curr_addr_p4", 31 0, L_0x563cd5d24d20;  1 drivers
v0x563cd5d09290_0 .net "data_address", 31 0, L_0x563cd5d23de0;  alias, 1 drivers
v0x563cd5d09370_0 .net "data_read", 0 0, L_0x563cd5d21960;  alias, 1 drivers
v0x563cd5d09430_0 .net "data_readdata", 31 0, v0x563cd5d0c290_0;  1 drivers
v0x563cd5d09510_0 .net "data_write", 0 0, L_0x563cd5d21780;  alias, 1 drivers
v0x563cd5d095d0_0 .net "data_writedata", 31 0, L_0x563cd5d23ad0;  alias, 1 drivers
v0x563cd5d096b0_0 .net "funct_code", 5 0, L_0x563cd5d0c930;  1 drivers
v0x563cd5d09790_0 .net "hi_out", 31 0, v0x563cd5d00ad0_0;  1 drivers
v0x563cd5d09880_0 .net "hl_reg_enable", 0 0, L_0x563cd5d24ad0;  1 drivers
v0x563cd5d09920_0 .net "instr_address", 31 0, L_0x563cd5d24dc0;  alias, 1 drivers
v0x563cd5d099e0_0 .net "instr_opcode", 5 0, L_0x563cd5d0c890;  1 drivers
v0x563cd5d09ac0_0 .net "instr_readdata", 31 0, v0x563cd5d0c660_0;  1 drivers
v0x563cd5d09b80_0 .net "j_imm", 0 0, L_0x563cd5d1fcd0;  1 drivers
v0x563cd5d09c20_0 .net "j_reg", 0 0, L_0x563cd5d20420;  1 drivers
v0x563cd5d09ce0_0 .net "l_type", 0 0, L_0x563cd5d1da30;  1 drivers
v0x563cd5d09da0_0 .net "link_const", 0 0, L_0x563cd5d1ec80;  1 drivers
v0x563cd5d09e60_0 .net "link_reg", 0 0, L_0x563cd5d1f520;  1 drivers
v0x563cd5d09f20_0 .net "lo_out", 31 0, v0x563cd5d01320_0;  1 drivers
v0x563cd5d0a010_0 .net "lw", 0 0, L_0x563cd5d1cd60;  1 drivers
v0x563cd5d0a0b0_0 .net "mem_read", 0 0, L_0x563cd5ce3960;  1 drivers
v0x563cd5d0a170_0 .net "mem_to_reg", 0 0, L_0x563cd5ce49f0;  1 drivers
v0x563cd5d0aa40_0 .net "mem_write", 0 0, L_0x563cd5d1e090;  1 drivers
v0x563cd5d0ab00_0 .net "memaddroffset", 31 0, v0x563cd5cff590_0;  1 drivers
v0x563cd5d0abf0_0 .net "mfhi", 0 0, L_0x563cd5d213a0;  1 drivers
v0x563cd5d0ac90_0 .net "mflo", 0 0, L_0x563cd5d216c0;  1 drivers
v0x563cd5d0ad50_0 .net "movefrom", 0 0, L_0x563cd5cd9c40;  1 drivers
v0x563cd5d0ae10_0 .net "muldiv", 0 0, L_0x563cd5d211f0;  1 drivers
v0x563cd5d0aed0_0 .var "next_instr_addr", 31 0;
v0x563cd5d0afc0_0 .net "pc_enable", 0 0, L_0x563cd5d260a0;  1 drivers
v0x563cd5d0b090_0 .net "r_format", 0 0, L_0x563cd5d1cbc0;  1 drivers
v0x563cd5d0b130_0 .net "reg_a_read_data", 31 0, L_0x563cd5d228e0;  1 drivers
v0x563cd5d0b200_0 .net "reg_a_read_index", 4 0, L_0x563cd5d21b30;  1 drivers
v0x563cd5d0b2d0_0 .net "reg_b_read_data", 31 0, L_0x563cd5d23950;  1 drivers
v0x563cd5d0b3a0_0 .net "reg_b_read_index", 4 0, L_0x563cd5d21d90;  1 drivers
v0x563cd5d0b470_0 .net "reg_dst", 0 0, L_0x563cd5c459a0;  1 drivers
v0x563cd5d0b510_0 .net "reg_write", 0 0, L_0x563cd5d1dfd0;  1 drivers
v0x563cd5d0b5d0_0 .net "reg_write_data", 31 0, L_0x563cd5d23150;  1 drivers
v0x563cd5d0b6c0_0 .net "reg_write_enable", 0 0, L_0x563cd5d225f0;  1 drivers
v0x563cd5d0b790_0 .net "reg_write_index", 4 0, L_0x563cd5d22460;  1 drivers
v0x563cd5d0b860_0 .net "register_v0", 31 0, L_0x563cd5d23a60;  alias, 1 drivers
v0x563cd5d0b930_0 .net "reset", 0 0, v0x563cd5d0c7f0_0;  1 drivers
v0x563cd5d0ba60_0 .net "result", 31 0, v0x563cd5cff9f0_0;  1 drivers
v0x563cd5d0bb30_0 .net "result_hi", 31 0, v0x563cd5cff2f0_0;  1 drivers
v0x563cd5d0bbd0_0 .net "result_lo", 31 0, v0x563cd5cff4b0_0;  1 drivers
v0x563cd5d0bc70_0 .net "sw", 0 0, L_0x563cd5d1ce80;  1 drivers
E_0x563cd5c5acd0/0 .event anyedge, v0x563cd5cff0c0_0, v0x563cd5d091d0_0, v0x563cd5d08e20_0, v0x563cd5d09b80_0;
E_0x563cd5c5acd0/1 .event anyedge, v0x563cd5cff3d0_0, v0x563cd5d09c20_0, v0x563cd5d02110_0;
E_0x563cd5c5acd0 .event/or E_0x563cd5c5acd0/0, E_0x563cd5c5acd0/1;
L_0x563cd5d0c890 .part v0x563cd5d0c660_0, 26, 6;
L_0x563cd5d0c930 .part v0x563cd5d0c660_0, 0, 6;
L_0x563cd5d0ca60 .concat [ 6 26 0 0], L_0x563cd5d0c890, L_0x7f58fec84018;
L_0x563cd5d1cbc0 .cmp/eq 32, L_0x563cd5d0ca60, L_0x7f58fec84060;
L_0x563cd5d1cd60 .cmp/eq 6, L_0x563cd5d0c890, L_0x7f58fec840a8;
L_0x563cd5d1ce80 .cmp/eq 6, L_0x563cd5d0c890, L_0x7f58fec840f0;
L_0x563cd5d1d020 .concat [ 6 26 0 0], L_0x563cd5d0c890, L_0x7f58fec84138;
L_0x563cd5d1d160 .cmp/eq 32, L_0x563cd5d1d020, L_0x7f58fec84180;
L_0x563cd5d1d2f0 .concat [ 6 26 0 0], L_0x563cd5d0c890, L_0x7f58fec841c8;
L_0x563cd5d1d3e0 .cmp/eq 32, L_0x563cd5d1d2f0, L_0x7f58fec84210;
L_0x563cd5d1d6d0 .part L_0x563cd5d0c890, 3, 3;
L_0x563cd5d1d800 .cmp/eq 3, L_0x563cd5d1d6d0, L_0x7f58fec84258;
L_0x563cd5d1d990 .part L_0x563cd5d0c890, 3, 3;
L_0x563cd5d1da30 .cmp/eq 3, L_0x563cd5d1d990, L_0x7f58fec842a0;
L_0x563cd5d1dc20 .reduce/nor L_0x563cd5d211f0;
L_0x563cd5d1e1b0 .concat [ 6 26 0 0], L_0x563cd5d0c890, L_0x7f58fec842e8;
L_0x563cd5d1e2e0 .cmp/eq 32, L_0x563cd5d1e1b0, L_0x7f58fec84330;
L_0x563cd5d1e450 .concat [ 6 26 0 0], L_0x563cd5d0c890, L_0x7f58fec84378;
L_0x563cd5d1e5e0 .cmp/eq 32, L_0x563cd5d1e450, L_0x7f58fec843c0;
L_0x563cd5d1e750 .part v0x563cd5d0c660_0, 20, 1;
L_0x563cd5d1e4f0 .concat [ 1 31 0 0], L_0x563cd5d1e750, L_0x7f58fec84408;
L_0x563cd5d1e940 .cmp/eq 32, L_0x563cd5d1e4f0, L_0x7f58fec84450;
L_0x563cd5d1ee50 .concat [ 6 26 0 0], L_0x563cd5d0c890, L_0x7f58fec84498;
L_0x563cd5d1f050 .cmp/eq 32, L_0x563cd5d1ee50, L_0x7f58fec844e0;
L_0x563cd5d1f260 .part v0x563cd5d0c660_0, 0, 6;
L_0x563cd5d1f300 .cmp/eq 6, L_0x563cd5d1f260, L_0x7f58fec84528;
L_0x563cd5d1f680 .concat [ 6 26 0 0], L_0x563cd5d0c890, L_0x7f58fec84570;
L_0x563cd5d1f770 .cmp/eq 32, L_0x563cd5d1f680, L_0x7f58fec845b8;
L_0x563cd5d1f9a0 .concat [ 6 26 0 0], L_0x563cd5d0c890, L_0x7f58fec84600;
L_0x563cd5d1fa90 .cmp/eq 32, L_0x563cd5d1f9a0, L_0x7f58fec84648;
L_0x563cd5d1fe60 .concat [ 6 26 0 0], L_0x563cd5d0c890, L_0x7f58fec84690;
L_0x563cd5d1ff50 .cmp/eq 32, L_0x563cd5d1fe60, L_0x7f58fec846d8;
L_0x563cd5d201a0 .part v0x563cd5d0c660_0, 0, 6;
L_0x563cd5d20240 .cmp/eq 6, L_0x563cd5d201a0, L_0x7f58fec84720;
L_0x563cd5d204a0 .part v0x563cd5d0c660_0, 0, 6;
L_0x563cd5d20540 .cmp/eq 6, L_0x563cd5d204a0, L_0x7f58fec84768;
L_0x563cd5d208e0 .part L_0x563cd5d0c930, 3, 2;
L_0x563cd5d209d0 .cmp/eq 2, L_0x563cd5d208e0, L_0x7f58fec847b0;
L_0x563cd5d20c50 .cmp/eq 6, L_0x563cd5d0c930, L_0x7f58fec847f8;
L_0x563cd5d20e50 .cmp/eq 6, L_0x563cd5d0c930, L_0x7f58fec84840;
L_0x563cd5d212b0 .cmp/eq 6, L_0x563cd5d0c930, L_0x7f58fec84888;
L_0x563cd5d21150 .cmp/eq 6, L_0x563cd5d0c930, L_0x7f58fec848d0;
L_0x563cd5d21780 .functor MUXZ 1, L_0x7f58fec84918, L_0x563cd5d1e090, L_0x563cd5d25e90, C4<>;
L_0x563cd5d21b30 .part v0x563cd5d0c660_0, 21, 5;
L_0x563cd5d21d90 .part v0x563cd5d0c660_0, 16, 5;
L_0x563cd5d21e80 .part v0x563cd5d0c660_0, 11, 5;
L_0x563cd5d220a0 .part v0x563cd5d0c660_0, 16, 5;
L_0x563cd5d22140 .functor MUXZ 5, L_0x563cd5d220a0, L_0x563cd5d21e80, L_0x563cd5c459a0, C4<>;
L_0x563cd5d22460 .functor MUXZ 5, L_0x563cd5d22140, L_0x7f58fec84960, L_0x563cd5d1ec80, C4<>;
L_0x563cd5d22840 .arith/sum 32, L_0x563cd5d24d20, L_0x7f58fec849a8;
L_0x563cd5d22af0 .functor MUXZ 32, v0x563cd5cff9f0_0, v0x563cd5d0c290_0, L_0x563cd5ce49f0, C4<>;
L_0x563cd5d22c80 .functor MUXZ 32, L_0x563cd5d22af0, v0x563cd5d01320_0, L_0x563cd5d216c0, C4<>;
L_0x563cd5d22fc0 .functor MUXZ 32, L_0x563cd5d22c80, v0x563cd5d00ad0_0, L_0x563cd5d213a0, C4<>;
L_0x563cd5d23150 .functor MUXZ 32, L_0x563cd5d22fc0, L_0x563cd5d22840, L_0x563cd5d22700, C4<>;
L_0x563cd5d24d20 .arith/sum 32, v0x563cd5d00440_0, L_0x7f58fec84b58;
L_0x563cd5d24f20 .part v0x563cd5d0c660_0, 0, 16;
L_0x563cd5d25190 .concat [ 16 2 0 0], L_0x563cd5d24f20, L_0x7f58fec84ba0;
L_0x563cd5d252d0 .part L_0x563cd5d25190, 0, 16;
L_0x563cd5d255a0 .concat [ 2 16 0 0], L_0x7f58fec84be8, L_0x563cd5d252d0;
L_0x563cd5d256e0 .part L_0x563cd5d255a0, 17, 1;
L_0x563cd5d259c0 .functor MUXZ 14, L_0x7f58fec84c78, L_0x7f58fec84c30, L_0x563cd5d256e0, C4<>;
L_0x563cd5d25b50 .concat [ 18 14 0 0], L_0x563cd5d255a0, L_0x563cd5d259c0;
S_0x563cd5cdd340 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x563cd5ccb140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x563cd5cfe970_0 .net *"_ivl_10", 15 0, L_0x563cd5d24120;  1 drivers
v0x563cd5cfea70_0 .net *"_ivl_13", 15 0, L_0x563cd5d24260;  1 drivers
L_0x7f58fec84b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5cfeb50_0 .net/2u *"_ivl_16", 15 0, L_0x7f58fec84b10;  1 drivers
v0x563cd5cfec10_0 .net *"_ivl_19", 15 0, L_0x563cd5d24690;  1 drivers
v0x563cd5cfecf0_0 .net *"_ivl_5", 0 0, L_0x563cd5d24080;  1 drivers
L_0x7f58fec84a80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x563cd5cfee20_0 .net/2u *"_ivl_6", 15 0, L_0x7f58fec84a80;  1 drivers
L_0x7f58fec84ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563cd5cfef00_0 .net/2u *"_ivl_8", 15 0, L_0x7f58fec84ac8;  1 drivers
v0x563cd5cfefe0_0 .net "addr_rt", 4 0, L_0x563cd5d24960;  1 drivers
v0x563cd5cff0c0_0 .var "b_flag", 0 0;
v0x563cd5cff210_0 .net "funct", 5 0, L_0x563cd5d23fe0;  1 drivers
v0x563cd5cff2f0_0 .var "hi", 31 0;
v0x563cd5cff3d0_0 .net "instructionword", 31 0, v0x563cd5d0c660_0;  alias, 1 drivers
v0x563cd5cff4b0_0 .var "lo", 31 0;
v0x563cd5cff590_0 .var "memaddroffset", 31 0;
v0x563cd5cff670_0 .var "multresult", 63 0;
v0x563cd5cff750_0 .net "op1", 31 0, L_0x563cd5d23b90;  alias, 1 drivers
v0x563cd5cff830_0 .net "op2", 31 0, L_0x563cd5d23ce0;  alias, 1 drivers
v0x563cd5cff910_0 .net "opcode", 5 0, L_0x563cd5d23f40;  1 drivers
v0x563cd5cff9f0_0 .var "result", 31 0;
v0x563cd5cffad0_0 .net "shamt", 4 0, L_0x563cd5d248c0;  1 drivers
v0x563cd5cffbb0_0 .net/s "sign_op1", 31 0, L_0x563cd5d23b90;  alias, 1 drivers
v0x563cd5cffc70_0 .net/s "sign_op2", 31 0, L_0x563cd5d23ce0;  alias, 1 drivers
v0x563cd5cffd10_0 .net "simmediatedata", 31 0, L_0x563cd5d24510;  1 drivers
v0x563cd5cffdd0_0 .net "uimmediatedata", 31 0, L_0x563cd5d24730;  1 drivers
v0x563cd5cffeb0_0 .net "unsign_op1", 31 0, L_0x563cd5d23b90;  alias, 1 drivers
v0x563cd5cfff70_0 .net "unsign_op2", 31 0, L_0x563cd5d23ce0;  alias, 1 drivers
E_0x563cd5c327b0/0 .event anyedge, v0x563cd5cff910_0, v0x563cd5cff210_0, v0x563cd5cff830_0, v0x563cd5cffad0_0;
E_0x563cd5c327b0/1 .event anyedge, v0x563cd5cff750_0, v0x563cd5cff670_0, v0x563cd5cfefe0_0, v0x563cd5cffd10_0;
E_0x563cd5c327b0/2 .event anyedge, v0x563cd5cffdd0_0;
E_0x563cd5c327b0 .event/or E_0x563cd5c327b0/0, E_0x563cd5c327b0/1, E_0x563cd5c327b0/2;
L_0x563cd5d23f40 .part v0x563cd5d0c660_0, 26, 6;
L_0x563cd5d23fe0 .part v0x563cd5d0c660_0, 0, 6;
L_0x563cd5d24080 .part v0x563cd5d0c660_0, 15, 1;
L_0x563cd5d24120 .functor MUXZ 16, L_0x7f58fec84ac8, L_0x7f58fec84a80, L_0x563cd5d24080, C4<>;
L_0x563cd5d24260 .part v0x563cd5d0c660_0, 0, 16;
L_0x563cd5d24510 .concat [ 16 16 0 0], L_0x563cd5d24260, L_0x563cd5d24120;
L_0x563cd5d24690 .part v0x563cd5d0c660_0, 0, 16;
L_0x563cd5d24730 .concat [ 16 16 0 0], L_0x563cd5d24690, L_0x7f58fec84b10;
L_0x563cd5d248c0 .part v0x563cd5d0c660_0, 6, 5;
L_0x563cd5d24960 .part v0x563cd5d0c660_0, 16, 5;
S_0x563cd5d001d0 .scope module, "cpu_pc" "pc" 6 234, 8 1 0, S_0x563cd5ccb140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x563cd5d00380_0 .net "clk", 0 0, v0x563cd5d0bf70_0;  alias, 1 drivers
v0x563cd5d00440_0 .var "curr_addr", 31 0;
v0x563cd5d00520_0 .net "enable", 0 0, L_0x563cd5d260a0;  alias, 1 drivers
v0x563cd5d005c0_0 .net "next_addr", 31 0, v0x563cd5d0aed0_0;  1 drivers
v0x563cd5d006a0_0 .net "reset", 0 0, v0x563cd5d0c7f0_0;  alias, 1 drivers
S_0x563cd5d00850 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x563cd5ccb140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x563cd5d00a30_0 .net "clk", 0 0, v0x563cd5d0bf70_0;  alias, 1 drivers
v0x563cd5d00ad0_0 .var "data", 31 0;
v0x563cd5d00b90_0 .net "data_in", 31 0, v0x563cd5cff2f0_0;  alias, 1 drivers
v0x563cd5d00c90_0 .net "data_out", 31 0, v0x563cd5d00ad0_0;  alias, 1 drivers
v0x563cd5d00d50_0 .net "enable", 0 0, L_0x563cd5d24ad0;  alias, 1 drivers
v0x563cd5d00e60_0 .net "reset", 0 0, v0x563cd5d0c7f0_0;  alias, 1 drivers
S_0x563cd5d00fb0 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x563cd5ccb140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x563cd5d01210_0 .net "clk", 0 0, v0x563cd5d0bf70_0;  alias, 1 drivers
v0x563cd5d01320_0 .var "data", 31 0;
v0x563cd5d01400_0 .net "data_in", 31 0, v0x563cd5cff4b0_0;  alias, 1 drivers
v0x563cd5d014d0_0 .net "data_out", 31 0, v0x563cd5d01320_0;  alias, 1 drivers
v0x563cd5d01590_0 .net "enable", 0 0, L_0x563cd5d24ad0;  alias, 1 drivers
v0x563cd5d01680_0 .net "reset", 0 0, v0x563cd5d0c7f0_0;  alias, 1 drivers
S_0x563cd5d017f0 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x563cd5ccb140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x563cd5d228e0 .functor BUFZ 32, L_0x563cd5d234f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x563cd5d23950 .functor BUFZ 32, L_0x563cd5d23770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563cd5d02570_2 .array/port v0x563cd5d02570, 2;
L_0x563cd5d23a60 .functor BUFZ 32, v0x563cd5d02570_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563cd5d01a20_0 .net *"_ivl_0", 31 0, L_0x563cd5d234f0;  1 drivers
v0x563cd5d01b20_0 .net *"_ivl_10", 6 0, L_0x563cd5d23810;  1 drivers
L_0x7f58fec84a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563cd5d01c00_0 .net *"_ivl_13", 1 0, L_0x7f58fec84a38;  1 drivers
v0x563cd5d01cc0_0 .net *"_ivl_2", 6 0, L_0x563cd5d23590;  1 drivers
L_0x7f58fec849f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563cd5d01da0_0 .net *"_ivl_5", 1 0, L_0x7f58fec849f0;  1 drivers
v0x563cd5d01ed0_0 .net *"_ivl_8", 31 0, L_0x563cd5d23770;  1 drivers
v0x563cd5d01fb0_0 .net "r_clk", 0 0, v0x563cd5d0bf70_0;  alias, 1 drivers
v0x563cd5d02050_0 .net "r_clk_enable", 0 0, v0x563cd5d0c010_0;  alias, 1 drivers
v0x563cd5d02110_0 .net "read_data1", 31 0, L_0x563cd5d228e0;  alias, 1 drivers
v0x563cd5d021f0_0 .net "read_data2", 31 0, L_0x563cd5d23950;  alias, 1 drivers
v0x563cd5d022d0_0 .net "read_reg1", 4 0, L_0x563cd5d21b30;  alias, 1 drivers
v0x563cd5d023b0_0 .net "read_reg2", 4 0, L_0x563cd5d21d90;  alias, 1 drivers
v0x563cd5d02490_0 .net "register_v0", 31 0, L_0x563cd5d23a60;  alias, 1 drivers
v0x563cd5d02570 .array "registers", 0 31, 31 0;
v0x563cd5d02b40_0 .net "reset", 0 0, v0x563cd5d0c7f0_0;  alias, 1 drivers
v0x563cd5d02be0_0 .net "write_control", 0 0, L_0x563cd5d225f0;  alias, 1 drivers
v0x563cd5d02ca0_0 .net "write_data", 31 0, L_0x563cd5d23150;  alias, 1 drivers
v0x563cd5d02e90_0 .net "write_reg", 4 0, L_0x563cd5d22460;  alias, 1 drivers
L_0x563cd5d234f0 .array/port v0x563cd5d02570, L_0x563cd5d23590;
L_0x563cd5d23590 .concat [ 5 2 0 0], L_0x563cd5d21b30, L_0x7f58fec849f0;
L_0x563cd5d23770 .array/port v0x563cd5d02570, L_0x563cd5d23810;
L_0x563cd5d23810 .concat [ 5 2 0 0], L_0x563cd5d21d90, L_0x7f58fec84a38;
    .scope S_0x563cd5d017f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563cd5d02570, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x563cd5d017f0;
T_1 ;
    %wait E_0x563cd5c58150;
    %load/vec4 v0x563cd5d02b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x563cd5d02050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x563cd5d02be0_0;
    %load/vec4 v0x563cd5d02e90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x563cd5d02ca0_0;
    %load/vec4 v0x563cd5d02e90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563cd5d02570, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563cd5cdd340;
T_2 ;
    %wait E_0x563cd5c327b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
    %load/vec4 v0x563cd5cff910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x563cd5cff210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x563cd5cfff70_0;
    %ix/getv 4, v0x563cd5cffad0_0;
    %shiftl 4;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x563cd5cfff70_0;
    %ix/getv 4, v0x563cd5cffad0_0;
    %shiftr 4;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x563cd5cfff70_0;
    %ix/getv 4, v0x563cd5cffad0_0;
    %shiftr 4;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x563cd5cfff70_0;
    %ix/getv 4, v0x563cd5cffeb0_0;
    %shiftl 4;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x563cd5cfff70_0;
    %ix/getv 4, v0x563cd5cffeb0_0;
    %shiftr 4;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x563cd5cfff70_0;
    %ix/getv 4, v0x563cd5cffeb0_0;
    %shiftr 4;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x563cd5cffbb0_0;
    %pad/s 64;
    %load/vec4 v0x563cd5cffc70_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x563cd5cff670_0, 0, 64;
    %load/vec4 v0x563cd5cff670_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x563cd5cff2f0_0, 0, 32;
    %load/vec4 v0x563cd5cff670_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x563cd5cff4b0_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %pad/u 64;
    %load/vec4 v0x563cd5cfff70_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x563cd5cff670_0, 0, 64;
    %load/vec4 v0x563cd5cff670_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x563cd5cff2f0_0, 0, 32;
    %load/vec4 v0x563cd5cff670_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x563cd5cff4b0_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x563cd5cffbb0_0;
    %load/vec4 v0x563cd5cffc70_0;
    %mod/s;
    %store/vec4 v0x563cd5cff2f0_0, 0, 32;
    %load/vec4 v0x563cd5cffbb0_0;
    %load/vec4 v0x563cd5cffc70_0;
    %div/s;
    %store/vec4 v0x563cd5cff4b0_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cfff70_0;
    %mod;
    %store/vec4 v0x563cd5cff2f0_0, 0, 32;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cfff70_0;
    %div;
    %store/vec4 v0x563cd5cff4b0_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x563cd5cff750_0;
    %store/vec4 v0x563cd5cff2f0_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x563cd5cff750_0;
    %store/vec4 v0x563cd5cff4b0_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x563cd5cffbb0_0;
    %load/vec4 v0x563cd5cffc70_0;
    %add;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cfff70_0;
    %add;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x563cd5cffbb0_0;
    %load/vec4 v0x563cd5cffc70_0;
    %sub;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cfff70_0;
    %sub;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cfff70_0;
    %and;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cfff70_0;
    %or;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cfff70_0;
    %xor;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cfff70_0;
    %or;
    %inv;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x563cd5cffbb0_0;
    %load/vec4 v0x563cd5cffc70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cfff70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x563cd5cfefe0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x563cd5cff750_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x563cd5cff750_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x563cd5cff750_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x563cd5cff750_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x563cd5cff750_0;
    %load/vec4 v0x563cd5cff830_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x563cd5cff750_0;
    %load/vec4 v0x563cd5cff830_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x563cd5cff750_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x563cd5cff750_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563cd5cff0c0_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x563cd5cffbb0_0;
    %load/vec4 v0x563cd5cffd10_0;
    %add;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cffd10_0;
    %add;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x563cd5cffbb0_0;
    %load/vec4 v0x563cd5cffd10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cffdd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cffdd0_0;
    %and;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cffdd0_0;
    %or;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cffdd0_0;
    %xor;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x563cd5cffdd0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x563cd5cff9f0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cffd10_0;
    %add;
    %store/vec4 v0x563cd5cff590_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cffd10_0;
    %add;
    %store/vec4 v0x563cd5cff590_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cffd10_0;
    %add;
    %store/vec4 v0x563cd5cff590_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cffd10_0;
    %add;
    %store/vec4 v0x563cd5cff590_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cffd10_0;
    %add;
    %store/vec4 v0x563cd5cff590_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cffd10_0;
    %add;
    %store/vec4 v0x563cd5cff590_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cffd10_0;
    %add;
    %store/vec4 v0x563cd5cff590_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x563cd5cffeb0_0;
    %load/vec4 v0x563cd5cffd10_0;
    %add;
    %store/vec4 v0x563cd5cff590_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x563cd5d00fb0;
T_3 ;
    %wait E_0x563cd5c58150;
    %load/vec4 v0x563cd5d01680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563cd5d01320_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x563cd5d01590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x563cd5d01400_0;
    %assign/vec4 v0x563cd5d01320_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x563cd5d00850;
T_4 ;
    %wait E_0x563cd5c58150;
    %load/vec4 v0x563cd5d00e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563cd5d00ad0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x563cd5d00d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x563cd5d00b90_0;
    %assign/vec4 v0x563cd5d00ad0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563cd5d001d0;
T_5 ;
    %wait E_0x563cd5c58150;
    %load/vec4 v0x563cd5d006a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x563cd5d00440_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x563cd5d00520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x563cd5d005c0_0;
    %assign/vec4 v0x563cd5d00440_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x563cd5ccb140;
T_6 ;
    %wait E_0x563cd5c58150;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x563cd5d0b930_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x563cd5d09ac0_0, v0x563cd5d089c0_0, v0x563cd5d0b510_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x563cd5d0b200_0, v0x563cd5d0b3a0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x563cd5d0b130_0, v0x563cd5d0b2d0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x563cd5d0b5d0_0, v0x563cd5d0ba60_0, v0x563cd5d0b790_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x563cd5d0ae10_0, v0x563cd5d0bbd0_0, v0x563cd5d0bb30_0, v0x563cd5d09f20_0, v0x563cd5d09790_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x563cd5d090e0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x563cd5ccb140;
T_7 ;
    %wait E_0x563cd5c5acd0;
    %load/vec4 v0x563cd5d08cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x563cd5d091d0_0;
    %load/vec4 v0x563cd5d08e20_0;
    %add;
    %store/vec4 v0x563cd5d0aed0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x563cd5d09b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x563cd5d091d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x563cd5d09ac0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x563cd5d0aed0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x563cd5d09c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x563cd5d0b130_0;
    %store/vec4 v0x563cd5d0aed0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x563cd5d091d0_0;
    %store/vec4 v0x563cd5d0aed0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x563cd5ccb140;
T_8 ;
    %wait E_0x563cd5c58150;
    %load/vec4 v0x563cd5d0b930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563cd5d09040_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x563cd5d090e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x563cd5d09040_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563cd5cca940;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563cd5d0bf70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x563cd5d0bf70_0;
    %inv;
    %store/vec4 v0x563cd5d0bf70_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x563cd5cca940;
T_10 ;
    %fork t_1, S_0x563cd5ccad10;
    %jmp t_0;
    .scope S_0x563cd5ccad10;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563cd5d0c7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563cd5d0c010_0, 0, 1;
    %wait E_0x563cd5c58150;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563cd5d0c7f0_0, 0, 1;
    %wait E_0x563cd5c58150;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x563cd5cfdcf0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x563cd5d0c290_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x563cd5cfdfc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x563cd5cfe260_0, 0, 5;
    %load/vec4 v0x563cd5cfdcf0_0;
    %store/vec4 v0x563cd5cfe340_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563cd5cfddb0_0, 0, 16;
    %load/vec4 v0x563cd5cfdfc0_0;
    %load/vec4 v0x563cd5cfe260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563cd5cfe340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563cd5cfddb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563cd5cfde90_0, 0, 32;
    %load/vec4 v0x563cd5cfde90_0;
    %store/vec4 v0x563cd5d0c660_0, 0, 32;
    %load/vec4 v0x563cd5d0c290_0;
    %load/vec4 v0x563cd5cfdcf0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x563cd5d0c290_0, 0, 32;
    %wait E_0x563cd5c58150;
    %delay 2, 0;
    %load/vec4 v0x563cd5d0c360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x563cd5d0c1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x563cd5cfdcf0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x563cd5cfdcf0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x563cd5cfdcf0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x563cd5cfdfc0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x563cd5cfdc10_0, 0, 6;
    %pushi/vec4 33, 0, 7;
    %load/vec4 v0x563cd5cfdcf0_0;
    %pad/u 7;
    %sub;
    %pad/u 5;
    %store/vec4 v0x563cd5cfe420_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x563cd5cfe260_0, 0, 5;
    %load/vec4 v0x563cd5cfdcf0_0;
    %store/vec4 v0x563cd5cfe340_0, 0, 5;
    %load/vec4 v0x563cd5cfdcf0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x563cd5cfe180_0, 0, 5;
    %load/vec4 v0x563cd5cfdfc0_0;
    %load/vec4 v0x563cd5cfe260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563cd5cfe340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563cd5cfe180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563cd5cfe420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563cd5cfdc10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563cd5cfe0a0_0, 0, 32;
    %load/vec4 v0x563cd5cfe0a0_0;
    %store/vec4 v0x563cd5d0c660_0, 0, 32;
    %wait E_0x563cd5c58150;
    %delay 2, 0;
    %load/vec4 v0x563cd5cfdcf0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x563cd5cfdcf0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x563cd5cfdcf0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x563cd5cfe500_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x563cd5cfdfc0_0, 0, 6;
    %load/vec4 v0x563cd5cfdcf0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x563cd5cfe260_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x563cd5cfe340_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x563cd5cfddb0_0, 0, 16;
    %load/vec4 v0x563cd5cfdfc0_0;
    %load/vec4 v0x563cd5cfe260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563cd5cfe340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x563cd5cfddb0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563cd5cfde90_0, 0, 32;
    %load/vec4 v0x563cd5cfde90_0;
    %store/vec4 v0x563cd5d0c660_0, 0, 32;
    %wait E_0x563cd5c58150;
    %delay 2, 0;
    %load/vec4 v0x563cd5cfe500_0;
    %load/vec4 v0x563cd5cfdcf0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x563cd5cfe500_0, 0, 32;
    %load/vec4 v0x563cd5cfe500_0;
    %pushi/vec4 33, 0, 32;
    %load/vec4 v0x563cd5cfdcf0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x563cd5cfdb10_0, 0, 32;
    %load/vec4 v0x563cd5d0c700_0;
    %load/vec4 v0x563cd5cfdb10_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x563cd5cfdb10_0, v0x563cd5d0c700_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x563cd5cfdcf0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x563cd5cfdcf0_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x563cd5cca940;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/sll_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
