<profile>

<section name = "Vivado HLS Report for 'Filter2D102'" level="0">
<item name = "Date">Fri Jul 12 17:42:46 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">edge_detector</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z015clg485-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67, 5.827, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2086097, 2086097, 2086097, 2086097, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">2086096, 2086096, 1928, -, -, 1082, no</column>
<column name=" + loop_width">1925, 1925, 5, 1, 1, 1922, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 340</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 78</column>
<column name="Memory">3, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 34</column>
<column name="Register">0, -, 371, 64</column>
<specialColumn name="Available">200, 160, 93600, 46800</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="edge_detector_muxhbi_U34">edge_detector_muxhbi, 0, 0, 0, 13</column>
<column name="edge_detector_muxhbi_U35">edge_detector_muxhbi, 0, 0, 0, 13</column>
<column name="edge_detector_muxhbi_U36">edge_detector_muxhbi, 0, 0, 0, 13</column>
<column name="edge_detector_muxhbi_U37">edge_detector_muxhbi, 0, 0, 0, 13</column>
<column name="edge_detector_muxhbi_U38">edge_detector_muxhbi, 0, 0, 0, 13</column>
<column name="edge_detector_muxhbi_U39">edge_detector_muxhbi, 0, 0, 0, 13</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="k_buf_0_val_3_U">Filter2D102_k_bufeOg, 1, 0, 0, 1920, 8, 1, 15360</column>
<column name="k_buf_0_val_4_U">Filter2D102_k_bufeOg, 1, 0, 0, 1920, 8, 1, 15360</column>
<column name="k_buf_0_val_5_U">Filter2D102_k_bufeOg, 1, 0, 0, 1920, 8, 1, 15360</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ImagLoc_x_fu_388_p2">+, 0, 0, 12, 2, 12</column>
<column name="i_V_fu_288_p2">+, 0, 0, 11, 11, 1</column>
<column name="j_V_fu_366_p2">+, 0, 0, 11, 11, 1</column>
<column name="p_Val2_1_fu_830_p2">+, 0, 0, 8, 8, 8</column>
<column name="p_Val2_s_fu_798_p2">+, 0, 0, 8, 11, 11</column>
<column name="tmp19_fu_776_p2">+, 0, 0, 11, 11, 11</column>
<column name="tmp20_fu_792_p2">+, 0, 0, 8, 11, 11</column>
<column name="tmp21_fu_782_p2">+, 0, 0, 10, 10, 10</column>
<column name="tmp22_fu_812_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp23_fu_824_p2">+, 0, 0, 8, 8, 8</column>
<column name="tmp24_fu_818_p2">+, 0, 0, 8, 8, 8</column>
<column name="p_assign_1_fu_428_p2">-, 0, 0, 12, 1, 12</column>
<column name="p_assign_2_fu_448_p2">-, 0, 0, 12, 10, 12</column>
<column name="r_V_10_1_2_fu_741_p2">-, 0, 0, 10, 1, 10</column>
<column name="r_V_10_2_2_fu_762_p2">-, 0, 0, 9, 1, 9</column>
<column name="row_assign_8_2_t_fu_350_p2">-, 0, 0, 4, 3, 2</column>
<column name="sum_V_0_2_fu_698_p2">-, 0, 0, 9, 9, 9</column>
<column name="ap_block_pp0">and, 0, 0, 1, 1, 1</column>
<column name="ap_block_state7_pp0_stage0_iter4">and, 0, 0, 1, 1, 1</column>
<column name="ap_condition_768">and, 0, 0, 1, 1, 1</column>
<column name="ap_enable_state4_pp0_iter1_stage0">and, 0, 0, 1, 1, 1</column>
<column name="ap_enable_state5_pp0_iter2_stage0">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op103_load_state5">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op106_read_state5">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op107_store_state5">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op109_store_state5">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op115_store_state5">and, 0, 0, 1, 1, 1</column>
<column name="ap_predicate_op88_load_state4">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_i_fu_497_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_i_i_fu_414_p2">and, 0, 0, 1, 1, 1</column>
<column name="overflow_fu_892_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp8_fu_474_p2">and, 0, 0, 1, 1, 1</column>
<column name="exitcond460_i_fu_360_p2">icmp, 0, 0, 5, 11, 8</column>
<column name="exitcond461_i_fu_282_p2">icmp, 0, 0, 5, 11, 11</column>
<column name="icmp1_fu_382_p2">icmp, 0, 0, 5, 10, 1</column>
<column name="icmp_fu_316_p2">icmp, 0, 0, 5, 10, 1</column>
<column name="not_i_i_fu_887_p2">icmp, 0, 0, 2, 3, 1</column>
<column name="tmp_142_1_fu_328_p2">icmp, 0, 0, 5, 11, 1</column>
<column name="tmp_1_fu_408_p2">icmp, 0, 0, 5, 12, 11</column>
<column name="tmp_2_fu_442_p2">icmp, 0, 0, 5, 12, 11</column>
<column name="tmp_3_fu_322_p2">icmp, 0, 0, 5, 11, 1</column>
<column name="tmp_5_fu_334_p2">icmp, 0, 0, 5, 11, 11</column>
<column name="tmp_s_fu_294_p2">icmp, 0, 0, 5, 11, 11</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter2">or, 0, 0, 1, 1, 1</column>
<column name="brmerge_fu_492_p2">or, 0, 0, 1, 1, 1</column>
<column name="sel_tmp7_fu_468_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp_8_i_i_fu_906_p2">or, 0, 0, 1, 1, 1</column>
<column name="col_buf_0_val_0_0_fu_547_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_0_val_1_0_fu_566_p3">select, 0, 0, 8, 1, 8</column>
<column name="col_buf_0_val_2_0_fu_585_p3">select, 0, 0, 8, 1, 8</column>
<column name="p_assign_3_fu_454_p3">select, 0, 0, 12, 1, 12</column>
<column name="p_dst_data_stream_V_din">select, 0, 0, 8, 1, 8</column>
<column name="p_mux_i_i_cast_fu_898_p3">select, 0, 0, 2, 1, 2</column>
<column name="p_p2_i_i_fu_434_p3">select, 0, 0, 12, 1, 12</column>
<column name="src_kernel_win_0_va_6_fu_639_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_0_va_7_fu_657_p3">select, 0, 0, 8, 1, 8</column>
<column name="src_kernel_win_0_va_8_fu_675_p3">select, 0, 0, 8, 1, 8</column>
<column name="x_fu_480_p3">select, 0, 0, 12, 1, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="col_assign_1_fu_530_p2">xor, 0, 0, 2, 2, 2</column>
<column name="rev_fu_402_p2">xor, 0, 0, 2, 1, 2</column>
<column name="row_assign_8_1_t_fu_344_p2">xor, 0, 0, 2, 2, 1</column>
<column name="tmp_11_not_fu_462_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_98_0_not_fu_300_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_i_i_fu_882_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">4, 5, 1, 5</column>
<column name="ap_done">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">3, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">3, 2, 1, 2</column>
<column name="k_buf_0_val_4_d1">3, 3, 8, 24</column>
<column name="k_buf_0_val_5_d1">3, 3, 8, 24</column>
<column name="p_dst_data_stream_V_blk_n">3, 2, 1, 2</column>
<column name="p_src_data_stream_V_blk_n">3, 2, 1, 2</column>
<column name="real_start">3, 2, 1, 2</column>
<column name="t_V_2_reg_271">3, 2, 11, 22</column>
<column name="t_V_reg_260">3, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="brmerge_reg_1069">1, 0, 1, 0</column>
<column name="brmerge_reg_1069_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="exitcond460_i_reg_1046">1, 0, 1, 0</column>
<column name="i_V_reg_997">11, 0, 11, 0</column>
<column name="icmp_reg_1011">1, 0, 1, 0</column>
<column name="k_buf_0_val_3_addr_reg_1080">11, 0, 11, 0</column>
<column name="k_buf_0_val_4_addr_reg_1086">11, 0, 11, 0</column>
<column name="k_buf_0_val_5_addr_reg_1092">11, 0, 11, 0</column>
<column name="or_cond_i_i_reg_1055">1, 0, 1, 0</column>
<column name="or_cond_i_i_reg_1055_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="or_cond_i_reg_1076">1, 0, 1, 0</column>
<column name="p_Result_s_reg_1116">1, 0, 1, 0</column>
<column name="p_Val2_1_reg_1122">8, 0, 8, 0</column>
<column name="right_border_buf_0_1_fu_162">8, 0, 8, 0</column>
<column name="right_border_buf_0_2_fu_166">8, 0, 8, 0</column>
<column name="right_border_buf_0_3_fu_170">8, 0, 8, 0</column>
<column name="right_border_buf_0_4_fu_174">8, 0, 8, 0</column>
<column name="right_border_buf_0_5_fu_178">8, 0, 8, 0</column>
<column name="right_border_buf_0_s_fu_158">8, 0, 8, 0</column>
<column name="row_assign_8_1_t_reg_1036">2, 0, 2, 0</column>
<column name="row_assign_8_2_t_reg_1041">2, 0, 2, 0</column>
<column name="src_kernel_win_0_va_1_fu_138">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_2_fu_142">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_3_fu_146">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_4_fu_150">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_5_fu_154">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_6_reg_1098">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_7_reg_1104">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_8_reg_1110">8, 0, 8, 0</column>
<column name="src_kernel_win_0_va_fu_134">8, 0, 8, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="t_V_2_reg_271">11, 0, 11, 0</column>
<column name="t_V_reg_260">11, 0, 11, 0</column>
<column name="tmp_12_reg_1064">2, 0, 2, 0</column>
<column name="tmp_12_reg_1064_pp0_iter1_reg">2, 0, 2, 0</column>
<column name="tmp_142_1_reg_1020">1, 0, 1, 0</column>
<column name="tmp_24_reg_1127">3, 0, 3, 0</column>
<column name="tmp_3_reg_1016">1, 0, 1, 0</column>
<column name="tmp_5_reg_1024">1, 0, 1, 0</column>
<column name="tmp_8_reg_1031">2, 0, 2, 0</column>
<column name="tmp_98_0_not_reg_1006">1, 0, 1, 0</column>
<column name="tmp_s_reg_1002">1, 0, 1, 0</column>
<column name="x_reg_1059">12, 0, 12, 0</column>
<column name="exitcond460_i_reg_1046">64, 32, 1, 0</column>
<column name="or_cond_i_reg_1076">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Filter2D102, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Filter2D102, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Filter2D102, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Filter2D102, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Filter2D102, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Filter2D102, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Filter2D102, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Filter2D102, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Filter2D102, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Filter2D102, return value</column>
<column name="p_src_data_stream_V_dout">in, 8, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_src_data_stream_V_empty_n">in, 1, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_src_data_stream_V_read">out, 1, ap_fifo, p_src_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_din">out, 8, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_full_n">in, 1, ap_fifo, p_dst_data_stream_V, pointer</column>
<column name="p_dst_data_stream_V_write">out, 1, ap_fifo, p_dst_data_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
