###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        96991   # Number of WRITE/WRITEP commands
num_reads_done                 =      1059659   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       838599   # Number of read row buffer hits
num_read_cmds                  =      1059659   # Number of READ/READP commands
num_writes_done                =        96993   # Number of read requests issued
num_write_row_hits             =        59772   # Number of write row buffer hits
num_act_cmds                   =       259620   # Number of ACT commands
num_pre_cmds                   =       259589   # Number of PRE commands
num_ondemand_pres              =       235559   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9499438   # Cyles of rank active rank.0
rank_active_cycles.1           =      9231862   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       500562   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       768138   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1085415   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22264   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9550   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3712   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3790   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4391   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1860   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1445   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1988   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1011   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21233   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =           32   # Write cmd latency (cycles)
write_latency[40-59]           =           33   # Write cmd latency (cycles)
write_latency[60-79]           =           90   # Write cmd latency (cycles)
write_latency[80-99]           =          155   # Write cmd latency (cycles)
write_latency[100-119]         =          248   # Write cmd latency (cycles)
write_latency[120-139]         =          412   # Write cmd latency (cycles)
write_latency[140-159]         =          589   # Write cmd latency (cycles)
write_latency[160-179]         =          986   # Write cmd latency (cycles)
write_latency[180-199]         =         1356   # Write cmd latency (cycles)
write_latency[200-]            =        93083   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       341221   # Read request latency (cycles)
read_latency[40-59]            =       118663   # Read request latency (cycles)
read_latency[60-79]            =       128388   # Read request latency (cycles)
read_latency[80-99]            =        68467   # Read request latency (cycles)
read_latency[100-119]          =        54757   # Read request latency (cycles)
read_latency[120-139]          =        47699   # Read request latency (cycles)
read_latency[140-159]          =        35614   # Read request latency (cycles)
read_latency[160-179]          =        29657   # Read request latency (cycles)
read_latency[180-199]          =        24513   # Read request latency (cycles)
read_latency[200-]             =       210679   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.84179e+08   # Write energy
read_energy                    =  4.27255e+09   # Read energy
act_energy                     =   7.1032e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.4027e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.68706e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92765e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.76068e+09   # Active standby energy rank.1
average_read_latency           =      151.749   # Average read request latency (cycles)
average_interarrival           =      8.64556   # Average request interarrival latency (cycles)
total_energy                   =   1.8469e+10   # Total energy (pJ)
average_power                  =       1846.9   # Average power (mW)
average_bandwidth              =       9.8701   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       111322   # Number of WRITE/WRITEP commands
num_reads_done                 =      1166884   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       920398   # Number of read row buffer hits
num_read_cmds                  =      1166887   # Number of READ/READP commands
num_writes_done                =       111330   # Number of read requests issued
num_write_row_hits             =        67161   # Number of write row buffer hits
num_act_cmds                   =       292263   # Number of ACT commands
num_pre_cmds                   =       292233   # Number of PRE commands
num_ondemand_pres              =       267028   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9393871   # Cyles of rank active rank.0
rank_active_cycles.1           =      9326361   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       606129   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       673639   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1210276   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19853   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9228   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3500   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3721   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4400   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1714   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1447   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2034   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          908   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21146   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           24   # Write cmd latency (cycles)
write_latency[40-59]           =           27   # Write cmd latency (cycles)
write_latency[60-79]           =           78   # Write cmd latency (cycles)
write_latency[80-99]           =          165   # Write cmd latency (cycles)
write_latency[100-119]         =          221   # Write cmd latency (cycles)
write_latency[120-139]         =          399   # Write cmd latency (cycles)
write_latency[140-159]         =          607   # Write cmd latency (cycles)
write_latency[160-179]         =          932   # Write cmd latency (cycles)
write_latency[180-199]         =         1437   # Write cmd latency (cycles)
write_latency[200-]            =       107428   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       336263   # Read request latency (cycles)
read_latency[40-59]            =       127584   # Read request latency (cycles)
read_latency[60-79]            =       137179   # Read request latency (cycles)
read_latency[80-99]            =        78020   # Read request latency (cycles)
read_latency[100-119]          =        62328   # Read request latency (cycles)
read_latency[120-139]          =        54905   # Read request latency (cycles)
read_latency[140-159]          =        43255   # Read request latency (cycles)
read_latency[160-179]          =        35690   # Read request latency (cycles)
read_latency[180-199]          =        29914   # Read request latency (cycles)
read_latency[200-]             =       261743   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.55719e+08   # Write energy
read_energy                    =  4.70489e+09   # Read energy
act_energy                     =  7.99632e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.90942e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.23347e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86178e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81965e+09   # Active standby energy rank.1
average_read_latency           =      165.483   # Average read request latency (cycles)
average_interarrival           =      7.82332   # Average request interarrival latency (cycles)
total_energy                   =  1.90606e+10   # Total energy (pJ)
average_power                  =      1906.06   # Average power (mW)
average_bandwidth              =      10.9074   # Average bandwidth
