library ieee;
use ieee.std_logic_1164.all;

entity fulladd is
	port( Cin, x, y : in std_logic;
			s, Cout : out std_logic);
end fulladd;

architecture func of fulladd is
begin
	s <= x xor y xor Bin;
	Cout <= (not x and y) or (not x and Bin) or (y and Bin);
end func;