Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Dec 18 16:43:27 2019
| Host         : LAPTOP-T495 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: BallPos/CLKCOLOR_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Timings/CLKAUD_set_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: Timings/CLKSET1_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: Timings/CLKSET2_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: Timings/CLKSET3_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 273 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.814        0.000                      0                   97        0.211        0.000                      0                   97        4.500        0.000                       0                    52  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.814        0.000                      0                   97        0.211        0.000                      0                   97        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 Timings/counter4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.066%)  route 2.804ns (79.934%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.688     5.290    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  Timings/counter4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  Timings/counter4_reg[6]/Q
                         net (fo=6, routed)           1.171     6.917    Timings/counter4_reg[6]
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  Timings/counter4[10]_i_3/O
                         net (fo=2, routed)           0.731     7.772    Timings/counter4[10]_i_3_n_0
    SLICE_X4Y125         LUT5 (Prop_lut5_I1_O)        0.124     7.896 r  Timings/counter4[10]_i_1/O
                         net (fo=11, routed)          0.903     8.799    Timings/counter4[10]_i_1_n_0
    SLICE_X14Y125        FDRE                                         r  Timings/counter4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.491    14.913    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y125        FDRE                                         r  Timings/counter4_reg[3]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X14Y125        FDRE (Setup_fdre_C_R)       -0.524    14.613    Timings/counter4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 Timings/counter4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter4_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.066%)  route 2.804ns (79.934%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.688     5.290    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  Timings/counter4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  Timings/counter4_reg[6]/Q
                         net (fo=6, routed)           1.171     6.917    Timings/counter4_reg[6]
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  Timings/counter4[10]_i_3/O
                         net (fo=2, routed)           0.731     7.772    Timings/counter4[10]_i_3_n_0
    SLICE_X4Y125         LUT5 (Prop_lut5_I1_O)        0.124     7.896 r  Timings/counter4[10]_i_1/O
                         net (fo=11, routed)          0.903     8.799    Timings/counter4[10]_i_1_n_0
    SLICE_X14Y125        FDRE                                         r  Timings/counter4_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.491    14.913    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y125        FDRE                                         r  Timings/counter4_reg[4]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X14Y125        FDRE (Setup_fdre_C_R)       -0.524    14.613    Timings/counter4_reg[4]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 Timings/counter4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter4_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 0.704ns (20.066%)  route 2.804ns (79.934%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.688     5.290    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  Timings/counter4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  Timings/counter4_reg[6]/Q
                         net (fo=6, routed)           1.171     6.917    Timings/counter4_reg[6]
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  Timings/counter4[10]_i_3/O
                         net (fo=2, routed)           0.731     7.772    Timings/counter4[10]_i_3_n_0
    SLICE_X4Y125         LUT5 (Prop_lut5_I1_O)        0.124     7.896 r  Timings/counter4[10]_i_1/O
                         net (fo=11, routed)          0.903     8.799    Timings/counter4[10]_i_1_n_0
    SLICE_X14Y125        FDRE                                         r  Timings/counter4_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.491    14.913    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y125        FDRE                                         r  Timings/counter4_reg[5]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X14Y125        FDRE (Setup_fdre_C_R)       -0.524    14.613    Timings/counter4_reg[5]
  -------------------------------------------------------------------
                         required time                         14.613    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 Timings/counter4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.704ns (20.490%)  route 2.732ns (79.510%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.688     5.290    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  Timings/counter4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  Timings/counter4_reg[6]/Q
                         net (fo=6, routed)           1.171     6.917    Timings/counter4_reg[6]
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  Timings/counter4[10]_i_3/O
                         net (fo=2, routed)           0.731     7.772    Timings/counter4[10]_i_3_n_0
    SLICE_X4Y125         LUT5 (Prop_lut5_I1_O)        0.124     7.896 r  Timings/counter4[10]_i_1/O
                         net (fo=11, routed)          0.830     8.726    Timings/counter4[10]_i_1_n_0
    SLICE_X13Y125        FDRE                                         r  Timings/counter4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.491    14.913    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y125        FDRE                                         r  Timings/counter4_reg[0]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X13Y125        FDRE (Setup_fdre_C_R)       -0.429    14.708    Timings/counter4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 Timings/counter4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.704ns (20.490%)  route 2.732ns (79.510%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.688     5.290    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  Timings/counter4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  Timings/counter4_reg[6]/Q
                         net (fo=6, routed)           1.171     6.917    Timings/counter4_reg[6]
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  Timings/counter4[10]_i_3/O
                         net (fo=2, routed)           0.731     7.772    Timings/counter4[10]_i_3_n_0
    SLICE_X4Y125         LUT5 (Prop_lut5_I1_O)        0.124     7.896 r  Timings/counter4[10]_i_1/O
                         net (fo=11, routed)          0.830     8.726    Timings/counter4[10]_i_1_n_0
    SLICE_X13Y125        FDRE                                         r  Timings/counter4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.491    14.913    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y125        FDRE                                         r  Timings/counter4_reg[1]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X13Y125        FDRE (Setup_fdre_C_R)       -0.429    14.708    Timings/counter4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 Timings/counter4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.704ns (20.490%)  route 2.732ns (79.510%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.688     5.290    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  Timings/counter4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  Timings/counter4_reg[6]/Q
                         net (fo=6, routed)           1.171     6.917    Timings/counter4_reg[6]
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  Timings/counter4[10]_i_3/O
                         net (fo=2, routed)           0.731     7.772    Timings/counter4[10]_i_3_n_0
    SLICE_X4Y125         LUT5 (Prop_lut5_I1_O)        0.124     7.896 r  Timings/counter4[10]_i_1/O
                         net (fo=11, routed)          0.830     8.726    Timings/counter4[10]_i_1_n_0
    SLICE_X13Y125        FDRE                                         r  Timings/counter4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.491    14.913    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y125        FDRE                                         r  Timings/counter4_reg[2]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X13Y125        FDRE (Setup_fdre_C_R)       -0.429    14.708    Timings/counter4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.708    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 Timings/counter3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter3_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.704ns (21.822%)  route 2.522ns (78.178%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.632     5.235    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  Timings/counter3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  Timings/counter3_reg[9]/Q
                         net (fo=2, routed)           0.881     6.571    Timings/counter3_reg[9]
    SLICE_X50Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.695 r  Timings/counter3[0]_i_4/O
                         net (fo=1, routed)           0.661     7.357    Timings/counter3[0]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  Timings/counter3[0]_i_1/O
                         net (fo=19, routed)          0.980     8.461    Timings/counter3[0]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  Timings/counter3_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.512    14.935    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  Timings/counter3_reg[16]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429    14.746    Timings/counter3_reg[16]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 Timings/counter3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter3_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.704ns (21.822%)  route 2.522ns (78.178%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.632     5.235    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  Timings/counter3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  Timings/counter3_reg[9]/Q
                         net (fo=2, routed)           0.881     6.571    Timings/counter3_reg[9]
    SLICE_X50Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.695 r  Timings/counter3[0]_i_4/O
                         net (fo=1, routed)           0.661     7.357    Timings/counter3[0]_i_4_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  Timings/counter3[0]_i_1/O
                         net (fo=19, routed)          0.980     8.461    Timings/counter3[0]_i_1_n_0
    SLICE_X51Y98         FDRE                                         r  Timings/counter3_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.512    14.935    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  Timings/counter3_reg[17]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDRE (Setup_fdre_C_R)       -0.429    14.746    Timings/counter3_reg[17]
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 Timings/counter4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter4_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.704ns (22.331%)  route 2.449ns (77.669%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.688     5.290    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  Timings/counter4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  Timings/counter4_reg[6]/Q
                         net (fo=6, routed)           1.171     6.917    Timings/counter4_reg[6]
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  Timings/counter4[10]_i_3/O
                         net (fo=2, routed)           0.731     7.772    Timings/counter4[10]_i_3_n_0
    SLICE_X4Y125         LUT5 (Prop_lut5_I1_O)        0.124     7.896 r  Timings/counter4[10]_i_1/O
                         net (fo=11, routed)          0.547     8.443    Timings/counter4[10]_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  Timings/counter4_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.570    14.992    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  Timings/counter4_reg[10]/C
                         clock pessimism              0.298    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y125         FDRE (Setup_fdre_C_R)       -0.429    14.826    Timings/counter4_reg[10]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 Timings/counter4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter4_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.704ns (22.331%)  route 2.449ns (77.669%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.688     5.290    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  Timings/counter4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.456     5.746 r  Timings/counter4_reg[6]/Q
                         net (fo=6, routed)           1.171     6.917    Timings/counter4_reg[6]
    SLICE_X14Y125        LUT6 (Prop_lut6_I0_O)        0.124     7.041 r  Timings/counter4[10]_i_3/O
                         net (fo=2, routed)           0.731     7.772    Timings/counter4[10]_i_3_n_0
    SLICE_X4Y125         LUT5 (Prop_lut5_I1_O)        0.124     7.896 r  Timings/counter4[10]_i_1/O
                         net (fo=11, routed)          0.547     8.443    Timings/counter4[10]_i_1_n_0
    SLICE_X4Y125         FDRE                                         r  Timings/counter4_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          1.570    14.992    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  Timings/counter4_reg[6]/C
                         clock pessimism              0.298    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X4Y125         FDRE (Setup_fdre_C_R)       -0.429    14.826    Timings/counter4_reg[6]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                          -8.443    
  -------------------------------------------------------------------
                         slack                                  6.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Timings/counter4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.556     1.475    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y125        FDRE                                         r  Timings/counter4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.148     1.623 r  Timings/counter4_reg[4]/Q
                         net (fo=4, routed)           0.086     1.709    Timings/counter4_reg[4]
    SLICE_X14Y125        LUT6 (Prop_lut6_I4_O)        0.098     1.807 r  Timings/counter4[5]_i_1/O
                         net (fo=1, routed)           0.000     1.807    Timings/p_0_in__7[5]
    SLICE_X14Y125        FDRE                                         r  Timings/counter4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.824     1.989    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y125        FDRE                                         r  Timings/counter4_reg[5]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X14Y125        FDRE (Hold_fdre_C_D)         0.121     1.596    Timings/counter4_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Timings/counter4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.189ns (48.917%)  route 0.197ns (51.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.556     1.475    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y125        FDRE                                         r  Timings/counter4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Timings/counter4_reg[0]/Q
                         net (fo=7, routed)           0.197     1.814    Timings/counter4_reg_n_0_[0]
    SLICE_X14Y125        LUT5 (Prop_lut5_I1_O)        0.048     1.862 r  Timings/counter4[4]_i_1/O
                         net (fo=1, routed)           0.000     1.862    Timings/p_0_in__7[4]
    SLICE_X14Y125        FDRE                                         r  Timings/counter4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.824     1.989    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y125        FDRE                                         r  Timings/counter4_reg[4]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X14Y125        FDRE (Hold_fdre_C_D)         0.131     1.619    Timings/counter4_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Timings/counter4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.518%)  route 0.197ns (51.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.556     1.475    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y125        FDRE                                         r  Timings/counter4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  Timings/counter4_reg[0]/Q
                         net (fo=7, routed)           0.197     1.814    Timings/counter4_reg_n_0_[0]
    SLICE_X14Y125        LUT4 (Prop_lut4_I1_O)        0.045     1.859 r  Timings/counter4[3]_i_1/O
                         net (fo=1, routed)           0.000     1.859    Timings/p_0_in__7[3]
    SLICE_X14Y125        FDRE                                         r  Timings/counter4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.824     1.989    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y125        FDRE                                         r  Timings/counter4_reg[3]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X14Y125        FDRE (Hold_fdre_C_D)         0.120     1.608    Timings/counter4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Timings/counter2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.513    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  Timings/counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Timings/counter2_reg[3]/Q
                         net (fo=1, routed)           0.108     1.763    Timings/counter2_reg_n_0_[3]
    SLICE_X1Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  Timings/counter2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.871    Timings/counter2_reg[0]_i_2_n_4
    SLICE_X1Y114         FDRE                                         r  Timings/counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     2.031    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  Timings/counter2_reg[3]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.105     1.618    Timings/counter2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Timings/counter3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.565     1.484    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  Timings/counter3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Timings/counter3_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    Timings/counter3_reg_n_0_[3]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  Timings/counter3_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.842    Timings/counter3_reg[0]_i_2_n_4
    SLICE_X51Y94         FDRE                                         r  Timings/counter3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.835     2.000    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  Timings/counter3_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    Timings/counter3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Timings/counter2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.513    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  Timings/counter2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Timings/counter2_reg[4]/Q
                         net (fo=1, routed)           0.105     1.760    Timings/counter2_reg_n_0_[4]
    SLICE_X1Y115         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  Timings/counter2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    Timings/counter2_reg[4]_i_1_n_7
    SLICE_X1Y115         FDRE                                         r  Timings/counter2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.865     2.030    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  Timings/counter2_reg[4]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.105     1.618    Timings/counter2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Timings/counter3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.565     1.484    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  Timings/counter3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  Timings/counter3_reg[2]/Q
                         net (fo=1, routed)           0.109     1.735    Timings/counter3_reg_n_0_[2]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  Timings/counter3_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.846    Timings/counter3_reg[0]_i_2_n_5
    SLICE_X51Y94         FDRE                                         r  Timings/counter3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.835     2.000    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  Timings/counter3_reg[2]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    Timings/counter3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Timings/counter2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.594     1.513    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  Timings/counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  Timings/counter2_reg[2]/Q
                         net (fo=1, routed)           0.109     1.764    Timings/counter2_reg_n_0_[2]
    SLICE_X1Y114         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.875 r  Timings/counter2_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.875    Timings/counter2_reg[0]_i_2_n_5
    SLICE_X1Y114         FDRE                                         r  Timings/counter2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.866     2.031    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  Timings/counter2_reg[2]/C
                         clock pessimism             -0.517     1.513    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.105     1.618    Timings/counter2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Timings/counter4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/CLKAUD_set_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.226ns (58.775%)  route 0.159ns (41.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.584     1.503    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y125         FDRE                                         r  Timings/counter4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y125         FDRE (Prop_fdre_C_Q)         0.128     1.631 r  Timings/counter4_reg[9]/Q
                         net (fo=4, routed)           0.159     1.790    Timings/counter4_reg[9]
    SLICE_X3Y125         LUT6 (Prop_lut6_I4_O)        0.098     1.888 r  Timings/CLKAUD_set_i_1/O
                         net (fo=1, routed)           0.000     1.888    Timings/CLKAUD_set_i_1_n_0
    SLICE_X3Y125         FDRE                                         r  Timings/CLKAUD_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.855     2.020    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y125         FDRE                                         r  Timings/CLKAUD_set_reg/C
                         clock pessimism             -0.479     1.540    
    SLICE_X3Y125         FDRE (Hold_fdre_C_D)         0.091     1.631    Timings/CLKAUD_set_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Timings/counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Timings/counter2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.592     1.511    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  Timings/counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y117         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  Timings/counter2_reg[15]/Q
                         net (fo=2, routed)           0.117     1.770    Timings/counter2_reg[15]
    SLICE_X1Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  Timings/counter2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    Timings/counter2_reg[12]_i_1_n_4
    SLICE_X1Y117         FDRE                                         r  Timings/counter2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=51, routed)          0.863     2.028    Timings/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y117         FDRE                                         r  Timings/counter2_reg[15]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X1Y117         FDRE (Hold_fdre_C_D)         0.105     1.616    Timings/counter2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y115    Timings/counter2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y115    Timings/counter2_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y115    Timings/counter2_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y116    Timings/counter2_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y116    Timings/counter2_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y94    Timings/counter3_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    Timings/counter3_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y125   Timings/counter4_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y125    Timings/counter4_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y114    Timings/CLKSET2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Timings/counter2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Timings/counter2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Timings/counter2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114    Timings/counter2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    Timings/counter2_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    Timings/counter2_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125    Timings/counter4_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y94     Timings/CLKSET1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y125    Timings/counter4_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115    Timings/counter2_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115    Timings/counter2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115    Timings/counter2_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115    Timings/counter2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115    Timings/counter2_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115    Timings/counter2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    Timings/counter2_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    Timings/counter2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    Timings/counter2_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116    Timings/counter2_reg[9]/C



