// Seed: 2071103655
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    output wire id_2,
    output wire id_3
    , id_6,
    output wand id_4
);
  wire id_7 = id_6;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    inout tri1 id_1,
    output wand id_2,
    output logic id_3,
    input uwire id_4,
    output supply1 id_5,
    output tri id_6,
    output wor id_7,
    output uwire id_8,
    input logic id_9,
    output tri1 id_10,
    input supply1 id_11
);
  module_0(
      id_10, id_10, id_8, id_5, id_6
  );
  always_comb @(negedge id_1) begin
    id_3 <= id_9;
  end
  wire id_13;
endmodule
