/*
 * Copyright 2014 Toradex AG
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
		pwms = <&pwm0 0 5000000 0>;
 */

/ {
	bl: backlight {
		compatible = "pwm-backlight";
		pwms = <&pwm0 0 50000 0>;
		status = "disabled";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		sys_3v3_reg: regulator@100 {
			compatible = "regulator-fixed";
			reg = <100>;
			regulator-name = "3V3";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		sys_3v3_avdd_reg: regulator@101 {
			compatible = "regulator-fixed";
			reg = <101>;
			regulator-name = "AVDD";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
		};
	};
};

#if 1
&adc0 {
	status = "okay";
	vref-supply = <&sys_3v3_avdd_reg>;
};

&adc1 {
	status = "okay";
	vref-supply = <&sys_3v3_avdd_reg>;
};
#endif 
&can0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan0>;
	status = "disabled";
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "disabled";
};

&dspi1 {
	bus-num = <1>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_dspi1>;
};

&edma0 {
	status = "okay";
};

&esdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_esdhc1>;
	bus-width = <4>;
	cd-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
};

&fec1 {
	phy-mode = "rmii";
	phy-supply = <&sys_3v3_reg>;
	max-speed = <10>; /* PG */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
};

&i2c0 {
	clock-frequency = <400000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c0>;
};

&nfc {
	assigned-clocks = <&clks VF610_CLK_NFC>;
	assigned-clock-rates = <10000000>;
	/* assigned-clock-rates = <33000000>; origi */
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_nfc>;
	status = "okay";

	nand@0 {
		compatible = "fsl,vf610-nfc-nandcs";
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		nand-bus-width = <8>;
		nand-ecc-mode = "hw";
		nand-ecc-strength = <32>;
		nand-ecc-step-size = <2048>;
		nand-on-flash-bbt;
	};
};

&pwm0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm0_a &pinctrl_pwm0_c>;
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1_b &pinctrl_pwm1_d>;
};

&uart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart0>;
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
};

&usbdev0 {
	disable-over-current;
	dr_mode = "otg";
	status = "okay";
};

&usbh1 {
	disable-over-current;
	status = "okay";
};

&usbmisc0 {
	status = "okay";
};

&usbmisc1 {
	status = "okay";
};

&usbphy0 {
	status = "okay";
};

&usbphy1 {
	status = "okay";
};

&iomuxc {
	vf610-colibri {
		pinctrl_additionalgpio: additionalgpios {
			fsl,pins = <
				VF610_PAD_PTA12__GPIO_5		0x22ed
				VF610_PAD_PTA17__GPIO_7		0x22ed
				VF610_PAD_PTA20__GPIO_10	0x22ed
				VF610_PAD_PTA21__GPIO_11	0x22ed
				VF610_PAD_PTA30__GPIO_20	0x22ed
				VF610_PAD_PTA31__GPIO_21	0x22ed
				VF610_PAD_PTB6__GPIO_28		0x22ed
				VF610_PAD_PTB7__GPIO_29		0x22ed
				VF610_PAD_PTB12__GPIO_34	0x22ed
				VF610_PAD_PTB13__GPIO_35	0x22ed
				VF610_PAD_PTB16__GPIO_38	0x22ed
				VF610_PAD_PTB17__GPIO_39	0x22ed
				VF610_PAD_PTB18__GPIO_40	0x22ed
				VF610_PAD_PTB21__GPIO_43	0x22ed
				VF610_PAD_PTB22__GPIO_44	0x22ed
				VF610_PAD_PTC1__GPIO_46		0x22ed
				VF610_PAD_PTC2__GPIO_47		0x22ed
				VF610_PAD_PTC3__GPIO_48		0x22ed
				VF610_PAD_PTC4__GPIO_49		0x22ed
				VF610_PAD_PTC5__GPIO_50		0x22ed
				VF610_PAD_PTC6__GPIO_51		0x22ed
				VF610_PAD_PTC7__GPIO_52		0x22ed
				VF610_PAD_PTC8__GPIO_53		0x22ed
				VF610_PAD_PTD31__GPIO_63	0x22ed
				VF610_PAD_PTD30__GPIO_64	0x22ed
				VF610_PAD_PTD29__GPIO_65	0x22ed
				VF610_PAD_PTD28__GPIO_66	0x22ed
				VF610_PAD_PTD27__GPIO_67	0x22ed
				VF610_PAD_PTD26__GPIO_68	0x22ed
				VF610_PAD_PTD25__GPIO_69	0x22ed
				VF610_PAD_PTD24__GPIO_70	0x22ed
/*				VF610_PAD_PTD2__GPIO_81		0x22ed */ /* the RTS handshake for the uart */
				VF610_PAD_PTD9__GPIO_88		0x22ed /* assign to RTS - driver enable */
				VF610_PAD_PTD10__GPIO_89	0x22ed
				VF610_PAD_PTD11__GPIO_90	0x22ed
				VF610_PAD_PTD12__GPIO_91	0x22ed
				VF610_PAD_PTD13__GPIO_92	0x22ed
				VF610_PAD_PTB23__GPIO_93	0x22ed
				VF610_PAD_PTB26__GPIO_96	0x22ed
				/* Changed May 9th by Paul Grosshart to have stronger pull up and less drive */
				VF610_PAD_PTB28__GPIO_98	0x227d  /* AD select 'ADC-SEL1' */
				VF610_PAD_PTC30__GPIO_103	0x227d  /* AD select 'ADC-SEL2' */
				VF610_PAD_PTA7__GPIO_134	0x22ed
			>;
		};

		pinctrl_flexcan0: can0grp {
			fsl,pins = <
				VF610_PAD_PTB14__CAN0_RX	0x31F1
				VF610_PAD_PTB15__CAN0_TX	0x31F2
			>;
		};

		pinctrl_flexcan1: can1grp {
			fsl,pins = <
				VF610_PAD_PTB16__CAN1_RX	0x31F1
				VF610_PAD_PTB17__CAN1_TX	0x31F2
			>;
		};
#if 1		/* new values */
		pinctrl_dcu0_1: dcu0grp_1 {
			fsl,pins = <
				VF610_PAD_PTE0__DCU0_HSYNC	0x1042
				VF610_PAD_PTE1__DCU0_VSYNC	0x1042
				VF610_PAD_PTE2__DCU0_PCLK	0x1042  /* changed by PGrosshart 4-27-2017 */
				/*VF610_PAD_PTE2__DCU0_PCLK	0x1902 original value */
				VF610_PAD_PTE4__DCU0_DE		0x1042
				VF610_PAD_PTE5__DCU0_R0		0x1042  /* changed all SRE to 0 */
				VF610_PAD_PTE6__DCU0_R1		0x1042  /* then changed the drive to min */
				VF610_PAD_PTE7__DCU0_R2		0x1042  /* then changed all to SRE=0, DSE=001 */
				VF610_PAD_PTE8__DCU0_R3		0x1042
				VF610_PAD_PTE9__DCU0_R4		0x1042
				VF610_PAD_PTE10__DCU0_R5	0x1042
				VF610_PAD_PTE11__DCU0_R6	0x1042
				VF610_PAD_PTE12__DCU0_R7	0x1042
				VF610_PAD_PTE13__DCU0_G0	0x1042
				VF610_PAD_PTE14__DCU0_G1	0x1042
				VF610_PAD_PTE15__DCU0_G2	0x1042
				VF610_PAD_PTE16__DCU0_G3	0x1042
				VF610_PAD_PTE17__DCU0_G4	0x1042
				VF610_PAD_PTE18__DCU0_G5	0x1042
				VF610_PAD_PTE19__DCU0_G6	0x1042
				VF610_PAD_PTE20__DCU0_G7	0x1042
				VF610_PAD_PTE21__DCU0_B0	0x1042
				VF610_PAD_PTE22__DCU0_B1	0x1042
				VF610_PAD_PTE23__DCU0_B2	0x1042
				VF610_PAD_PTE24__DCU0_B3	0x1042
				VF610_PAD_PTE25__DCU0_B4	0x1042
				VF610_PAD_PTE26__DCU0_B5	0x1042
				VF610_PAD_PTE27__DCU0_B6	0x1042
				VF610_PAD_PTE28__DCU0_B7	0x1042
			>;
		};
#else		/* original values */
		pinctrl_dcu0_1: dcu0grp_1 {
			fsl,pins = <
				VF610_PAD_PTE0__DCU0_HSYNC	0x1902
				VF610_PAD_PTE1__DCU0_VSYNC	0x1902
				VF610_PAD_PTE2__DCU0_PCLK	0x1902
				VF610_PAD_PTE4__DCU0_DE		0x1902
				VF610_PAD_PTE5__DCU0_R0		0x1902
				VF610_PAD_PTE6__DCU0_R1		0x1902
				VF610_PAD_PTE7__DCU0_R2		0x1902
				VF610_PAD_PTE8__DCU0_R3		0x1902
				VF610_PAD_PTE9__DCU0_R4		0x1902
				VF610_PAD_PTE10__DCU0_R5	0x1902
				VF610_PAD_PTE11__DCU0_R6	0x1902
				VF610_PAD_PTE12__DCU0_R7	0x1902
				VF610_PAD_PTE13__DCU0_G0	0x1902
				VF610_PAD_PTE14__DCU0_G1	0x1902
				VF610_PAD_PTE15__DCU0_G2	0x1902
				VF610_PAD_PTE16__DCU0_G3	0x1902
				VF610_PAD_PTE17__DCU0_G4	0x1902
				VF610_PAD_PTE18__DCU0_G5	0x1902
				VF610_PAD_PTE19__DCU0_G6	0x1902
				VF610_PAD_PTE20__DCU0_G7	0x1902
				VF610_PAD_PTE21__DCU0_B0	0x1902
				VF610_PAD_PTE22__DCU0_B1	0x1902
				VF610_PAD_PTE23__DCU0_B2	0x1902
				VF610_PAD_PTE24__DCU0_B3	0x1902
				VF610_PAD_PTE25__DCU0_B4	0x1902
				VF610_PAD_PTE26__DCU0_B5	0x1902
				VF610_PAD_PTE27__DCU0_B6	0x1902
				VF610_PAD_PTE28__DCU0_B7	0x1902
			>;
		};
#endif

		pinctrl_dspi1: dspi1grp {
			fsl,pins = <
				VF610_PAD_PTD5__DSPI1_CS0		0x33e2
				VF610_PAD_PTD6__DSPI1_SIN		0x33e1
				VF610_PAD_PTD7__DSPI1_SOUT		0x33e2
				VF610_PAD_PTD8__DSPI1_SCK		0x33e2
			>;
		};

		pinctrl_esdhc1: esdhc1grp {
			fsl,pins = <
				VF610_PAD_PTA24__ESDHC1_CLK	0x31ef
				VF610_PAD_PTA25__ESDHC1_CMD	0x31ef
				VF610_PAD_PTA26__ESDHC1_DAT0	0x31ef
				VF610_PAD_PTA27__ESDHC1_DAT1	0x31ef
				VF610_PAD_PTA28__ESDHC1_DATA2	0x31ef
				VF610_PAD_PTA29__ESDHC1_DAT3	0x31ef
				VF610_PAD_PTB20__GPIO_42	0x219d
			>;
		};

		pinctrl_fec1: fec1grp {
			fsl,pins = <
				VF610_PAD_PTA6__RMII_CLKOUT		0x30d2
				VF610_PAD_PTC9__ENET_RMII1_MDC		0x30d2
				VF610_PAD_PTC10__ENET_RMII1_MDIO	0x30d3
				VF610_PAD_PTC11__ENET_RMII1_CRS		0x30d1
				VF610_PAD_PTC12__ENET_RMII1_RXD1	0x30d1
				VF610_PAD_PTC13__ENET_RMII1_RXD0	0x30d1
				VF610_PAD_PTC14__ENET_RMII1_RXER	0x30d1
				VF610_PAD_PTC15__ENET_RMII1_TXD1	0x30d2
				VF610_PAD_PTC16__ENET_RMII1_TXD0	0x30d2
				VF610_PAD_PTC17__ENET_RMII1_TXEN	0x30d2
			>;
		};

		pinctrl_gpio_bl_on: gpio_bl_on {
			fsl,pins = <
				VF610_PAD_PTC0__GPIO_45		0x22ef
			>;
		};

		pinctrl_i2c0: i2c0grp {
			fsl,pins = <
				VF610_PAD_PTB14__I2C0_SCL		0x37ff
				VF610_PAD_PTB15__I2C0_SDA		0x37ff
			>;
			bias-pull-up;
		};

		pinctrl_nfc: nfcgrp {
			fsl,pins = <
				VF610_PAD_PTD23__NF_IO7		0x28df
				VF610_PAD_PTD22__NF_IO6		0x28df
				VF610_PAD_PTD21__NF_IO5		0x28df
				VF610_PAD_PTD20__NF_IO4		0x28df
				VF610_PAD_PTD19__NF_IO3		0x28df
				VF610_PAD_PTD18__NF_IO2		0x28df
				VF610_PAD_PTD17__NF_IO1		0x28df
				VF610_PAD_PTD16__NF_IO0		0x28df
				VF610_PAD_PTB24__NF_WE_B	0x28c2
				VF610_PAD_PTB25__NF_CE0_B	0x28c2
				VF610_PAD_PTB27__NF_RE_B	0x28c2
				VF610_PAD_PTC26__NF_RB_B	0x283d
				VF610_PAD_PTC27__NF_ALE		0x28c2
				VF610_PAD_PTC28__NF_CLE		0x28c2
			>;
		};

		pinctrl_pwm0_a: pwm0agrp {
			fsl,pins = <
				VF610_PAD_PTB0__FTM0_CH0		0x1182
			>;
		};

		pinctrl_pwm0_c: pwm0cgrp {
			fsl,pins = <
				VF610_PAD_PTB1__FTM0_CH1		0x1182
			>;
		};

		pinctrl_pwm1_b: pwm1bgrp {
			fsl,pins = <
				VF610_PAD_PTB8__FTM1_CH0		0x1182
			>;
		};

		pinctrl_pwm1_d: pwm1dgrp {
			fsl,pins = <
				VF610_PAD_PTB9__FTM1_CH1		0x1182
			>;
		};

		/* UART A in vf50, TX, RX pins 35, 33 */
		/* this is the console port for the SOM */
		pinctrl_uart0: uart0grp {
			fsl,pins = <
				VF610_PAD_PTB10__UART0_TX		0x21a2
				VF610_PAD_PTB11__UART0_RX		0x21a1
				VF610_PAD_PTB12__UART0_RTS		0x21a2
				VF610_PAD_PTB13__UART0_CTS		0x21a1
			>;
		};

		/* UART C in vf50, TX, RX pins 21, 19 */
		/* this is the IO Module / Cal Port */
		pinctrl_uart1: uart1grp {
			fsl,pins = <
				VF610_PAD_PTB4__UART1_TX		0x21a2
				VF610_PAD_PTB5__UART1_RX		0x21a1
			>;
		};

		/* UART B in vf50, TX RX pins 38, 36  */
		/* this is the MS/TP RS485 for BACnet */
		pinctrl_uart2: uart2grp {
			fsl,pins = <
				VF610_PAD_PTD0__UART2_TX		0x21a2
				VF610_PAD_PTD1__UART2_RX		0x21a1
				VF610_PAD_PTD2__UART2_RTS		0x21a2
			/*	VF610_PAD_PTD3__UART2_CTS		0x21a1 */
			>;
		};

		pinctrl_usbc_det: gpio_usbc_det {
			fsl,pins = <
			/*	VF610_PAD_PTC29__GPIO_102		0x22ed*/
				VF610_PAD_PTD9__GPIO_88		0x22ed
			>;
		};

		pinctrl_usbh1_reg: gpio_usb_vbus {
			fsl,pins = <
				VF610_PAD_PTD4__GPIO_83			0x22ed
			>;
		};
	};
};
