Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Sat Nov 30 05:58:08 2024
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_RS232_control_sets_placed.rpt
| Design       : UART_RS232
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              24 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------+------------------+------------------+----------------+--------------+
|         Clock Signal        |  Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+----------------+------------------+------------------+----------------+--------------+
|  u1/u1/code_out_reg_i_1_n_0 |                |                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG              | u1/u1/s_next   | Reset_IBUF       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG              | u0/u1/s_next   | Reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG              | u1/u1/E[0]     | Reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG              | u0/u1/b_next_0 | Reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG              |                | Reset_IBUF       |                8 |             24 |         3.00 |
+-----------------------------+----------------+------------------+------------------+----------------+--------------+


