

================================================================
== Vitis HLS Report for 'conv_Pipeline_VITIS_LOOP_330_1'
================================================================
* Date:           Thu Apr 18 02:58:06 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        mixed_conv_w4a8
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.443 ns|        0 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_330_1  |        5|        5|         1|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%inputMapLineAddr = alloca i32 1"   --->   Operation 5 'alloca' 'inputMapLineAddr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%inputMapLineAddr_1 = alloca i32 1"   --->   Operation 6 'alloca' 'inputMapLineAddr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%inputMapLineAddr_2 = alloca i32 1"   --->   Operation 7 'alloca' 'inputMapLineAddr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inputMapLineAddr_5 = alloca i32 1"   --->   Operation 8 'alloca' 'inputMapLineAddr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%inputMapLineAddr_3 = alloca i32 1"   --->   Operation 9 'alloca' 'inputMapLineAddr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inputMapLineAddr_4 = alloca i32 1"   --->   Operation 10 'alloca' 'inputMapLineAddr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%streamsPerInputLine_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %streamsPerInputLine"   --->   Operation 11 'read' 'streamsPerInputLine_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %inputMapLineAddr_5"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.44>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [sources/mixed_conv_w4/mixed_conv.cpp:330]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%inputMapLineAddr_6 = load i32 %inputMapLineAddr_5" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 16 'load' 'inputMapLineAddr_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.58ns)   --->   "%icmp_ln330 = icmp_eq  i3 %i_1, i3 5" [sources/mixed_conv_w4/mixed_conv.cpp:330]   --->   Operation 17 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.67ns)   --->   "%add_ln330 = add i3 %i_1, i3 1" [sources/mixed_conv_w4/mixed_conv.cpp:330]   --->   Operation 19 'add' 'add_ln330' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln330 = br i1 %icmp_ln330, void %for.inc.split, void %while.end.exitStub" [sources/mixed_conv_w4/mixed_conv.cpp:330]   --->   Operation 20 'br' 'br_ln330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln331 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [sources/mixed_conv_w4/mixed_conv.cpp:331]   --->   Operation 21 'specpipeline' 'specpipeline_ln331' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln286 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [sources/mixed_conv_w4/mixed_conv.cpp:286]   --->   Operation 22 'specloopname' 'specloopname_ln286' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.01ns)   --->   "%add_ln332 = add i32 %inputMapLineAddr_6, i32 %streamsPerInputLine_read" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 23 'add' 'add_ln332' <Predicate = (!icmp_ln330)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.44ns)   --->   "%switch_ln332 = switch i3 %i_1, void %arrayidx.case.4, i3 0, void %for.inc.split.arrayidx.exit_crit_edge2, i3 1, void %arrayidx.case.1, i3 2, void %arrayidx.case.2, i3 3, void %for.inc.split.arrayidx.exit_crit_edge" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 24 'switch' 'switch_ln332' <Predicate = (!icmp_ln330)> <Delay = 0.44>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln332 = store i32 %inputMapLineAddr_6, i32 %inputMapLineAddr_3" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 25 'store' 'store_ln332' <Predicate = (!icmp_ln330 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln332 = br void %arrayidx.exit" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 26 'br' 'br_ln332' <Predicate = (!icmp_ln330 & i_1 == 3)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln332 = store i32 %inputMapLineAddr_6, i32 %inputMapLineAddr_2" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 27 'store' 'store_ln332' <Predicate = (!icmp_ln330 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln332 = br void %arrayidx.exit" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 28 'br' 'br_ln332' <Predicate = (!icmp_ln330 & i_1 == 2)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln332 = store i32 %inputMapLineAddr_6, i32 %inputMapLineAddr_1" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 29 'store' 'store_ln332' <Predicate = (!icmp_ln330 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln332 = br void %arrayidx.exit" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 30 'br' 'br_ln332' <Predicate = (!icmp_ln330 & i_1 == 1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln332 = store i32 %inputMapLineAddr_6, i32 %inputMapLineAddr" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 31 'store' 'store_ln332' <Predicate = (!icmp_ln330 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln332 = br void %arrayidx.exit" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 32 'br' 'br_ln332' <Predicate = (!icmp_ln330 & i_1 == 0)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln332 = store i32 %inputMapLineAddr_6, i32 %inputMapLineAddr_4" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 33 'store' 'store_ln332' <Predicate = (!icmp_ln330 & i_1 != 0 & i_1 != 1 & i_1 != 2 & i_1 != 3)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln332 = br void %arrayidx.exit" [sources/mixed_conv_w4/mixed_conv.cpp:332]   --->   Operation 34 'br' 'br_ln332' <Predicate = (!icmp_ln330 & i_1 != 0 & i_1 != 1 & i_1 != 2 & i_1 != 3)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln330 = store i32 %add_ln332, i32 %inputMapLineAddr_5" [sources/mixed_conv_w4/mixed_conv.cpp:330]   --->   Operation 35 'store' 'store_ln330' <Predicate = (!icmp_ln330)> <Delay = 0.42>
ST_2 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln330 = store i3 %add_ln330, i3 %i" [sources/mixed_conv_w4/mixed_conv.cpp:330]   --->   Operation 36 'store' 'store_ln330' <Predicate = (!icmp_ln330)> <Delay = 0.42>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln330 = br void %for.inc" [sources/mixed_conv_w4/mixed_conv.cpp:330]   --->   Operation 37 'br' 'br_ln330' <Predicate = (!icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%inputMapLineAddr_load = load i32 %inputMapLineAddr"   --->   Operation 38 'load' 'inputMapLineAddr_load' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%inputMapLineAddr_1_load = load i32 %inputMapLineAddr_1"   --->   Operation 39 'load' 'inputMapLineAddr_1_load' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%inputMapLineAddr_2_load = load i32 %inputMapLineAddr_2"   --->   Operation 40 'load' 'inputMapLineAddr_2_load' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%inputMapLineAddr_3_load = load i32 %inputMapLineAddr_3"   --->   Operation 41 'load' 'inputMapLineAddr_3_load' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%inputMapLineAddr_4_load = load i32 %inputMapLineAddr_4"   --->   Operation 42 'load' 'inputMapLineAddr_4_load' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %inputMapLineAddr_4_out, i32 %inputMapLineAddr_4_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %inputMapLineAddr_3_out, i32 %inputMapLineAddr_3_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %inputMapLineAddr_2_out, i32 %inputMapLineAddr_2_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %inputMapLineAddr_1_out, i32 %inputMapLineAddr_1_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %inputMapLineAddr_out, i32 %inputMapLineAddr_load"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln330)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('inputMapLineAddr') [11]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'inputMapLineAddr' [15]  (0.427 ns)

 <State 2>: 1.44ns
The critical path consists of the following:
	'load' operation ('inputMapLineAddr', sources/mixed_conv_w4/mixed_conv.cpp:332) on local variable 'inputMapLineAddr' [20]  (0 ns)
	'add' operation ('add_ln332', sources/mixed_conv_w4/mixed_conv.cpp:332) [28]  (1.02 ns)
	'store' operation ('store_ln330', sources/mixed_conv_w4/mixed_conv.cpp:330) of variable 'add_ln332', sources/mixed_conv_w4/mixed_conv.cpp:332 on local variable 'inputMapLineAddr' [46]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
