// Seed: 1843770001
module module_0 (
    input  wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output tri0  id_3
);
  uwire id_5;
  assign id_3 = id_2;
  assign id_3 = id_5;
  logic [7:0] id_6;
  wire id_7 = id_6[1];
  tri0 id_8 = id_5 - 1;
endmodule
module module_1 (
    input  tri1  id_0,
    output logic id_1
    , id_20,
    input  tri   id_2,
    input  tri   id_3,
    input  wire  id_4,
    output uwire id_5,
    input  wire  id_6
    , id_21,
    input  tri0  id_7,
    input  wire  id_8,
    inout  tri   id_9,
    input  tri0  id_10,
    input  tri   id_11,
    input  uwire id_12,
    inout  tri1  id_13,
    output wand  id_14,
    output wor   id_15,
    input  wor   id_16,
    output tri   id_17,
    output uwire id_18
);
  assign id_18 = id_16;
  module_0(
      id_21, id_13, id_7, id_5
  );
  assign id_9 = 1 + 1;
  always #1 begin
    begin
      id_21 = id_9;
    end
  end
  xnor (
      id_5,
      id_2,
      id_9,
      id_16,
      id_13,
      id_4,
      id_11,
      id_3,
      id_6,
      id_10,
      id_0,
      id_20,
      id_21,
      id_12,
      id_7
  );
  assign id_15 = id_13;
  wire id_22;
  assign id_15 = ~1;
  tri0 id_23;
  always @(negedge 1) begin
    id_1 <= 1'b0;
  end
  assign id_23 = id_11;
endmodule
