
#Circuit Summary:
#---------------
#number of inputs = 50
#number of outputs = 22
#number of gates = 2082
#number of wires = 2132
#atpg: cputime for reading in circuit ./sample_circuits/c3540.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ./sample_circuits/c3540.ckt: 0.1s 0.1s
#atpg: cputime for rearranging gate inputs ./sample_circuits/c3540.ckt: 0.0s 0.1s
#atpg: cputime for creating dummy nodes ./sample_circuits/c3540.ckt: 0.0s 0.1s
#atpg: cputime for generating fault list ./sample_circuits/c3540.ckt: 0.0s 0.1s
T'11011110100010010111010111001111111101000010101001 1'
T'11010000111111101011001011101111111111100000100000 1'
T'11111011100101110000010111111111111100100011011100 1'
T'11010001000000010011000000101110011101001000000100 1'
T'11011000000010011011000000101111111101101011111110 0'
T'10000000010000100010011110001111111100011000010000 1'
T'01111010000011010010000101111111111111100010101101 1'
T'11010100000011101110100011111111111110010011101100 1'
T'11110000111111010101010111111111111110100000110110 1'
T'10111000000001000010100100011101100110100000001100 1'
T'10110101111111111100111111011110011111110001100101 1'
T'11111011111110011001110111111111111100111101001110 1'
T'10111000000011011110010100100110001010110110011011 1'
T'11011110100011111111010111001101101010101010001000 1'
T'11111011111111001000110001101110000111111100111101 1'
T'11111001000011011110100001110111100111010111001110 0'
T'11101111101111101001100101111111111110101111111100 0'
T'11110110010110001001111111101111111111011010111111 1'
T'11011111111111100110001111001111111110101001001000 1'
T'11010000101101100010001101011111111111011011011000 1'
T'11000000011011011000001111111111111010110001111100 1'
T'11111110111011001111100111111011111101100110001101 1'
T'00111000000011001001000100101110111010101010110110 1'
T'11101111111101110110001111101111111111000111011100 1'
T'11110101111010101001010101111111101100011100011111 1'
T'11110011011111010110011111011111111110111110000000 1'
T'01101000000011010101000001011111111111101001111000 0'
T'00101111111111011011110000011111011111110001101011 0'
T'11111111011101101101010101110111100101111110101111 1'
T'11111011101111101011110111100001100111000011100100 1'
T'11010000011101010000100101111111111110110010110110 1'
T'11111011100011001111100101101111111111101111101111 1'
T'11110111101011001111110111111111111111001011101100 1'
T'10001100000000100111010111111111111111000000001000 0'
T'11111111011110110010100001111110111101010101110110 1'
T'11110100101011010011011111100111111110111101110100 1'
T'11111000000001111101111111111101111111010011001100 0'
T'11111111011111000111110111100111010110101000101111 1'
T'11111000000101010000100001111111111101111000111110 0'
T'10011111111011011011110010000111111111011001010001 0'
T'01111010111111000001001111000111010110111011010001 1'
T'01010000000001110010101011011111111111011010010010 1'
T'11111101110111010111110101100111101001100101011100 1'
T'10110000000011101001100001110001100110001000001100 0'
T'01111000000011100000010110010101100001101011010011 1'
T'11110111001001011111110011101111111101001010010100 1'
T'11001011111111101111001111011111100011101101110001 1'
T'11011111000011001100100101001100111001010000111101 1'
T'11101110111111111100100111111111111111011101111100 1'
T'11010000101100011011100100111111111110101100011000 1'
T'10111000000010110010110101001111111100010101101010 1'
T'11111000000011011111010111111111111110001101001110 0'
T'11110000100011110011000111101111111110110110101101 1'
T'11110000111111100001010110110101010101101101111111 1'
T'11111011100011010111101101111111110001010010011100 1'
T'11110010000011101011000001101111111110011001101100 0'
T'11110100111101100000110100110111011101111101011110 1'
T'10010000001001100000000010011111111111111011001111 1'
T'11110100101111100100110111111111111111111111011111 1'
T'11111000001011100101000001111111111111000101011110 0'
T'11101100011001110000110111101111111111000100111101 1'
T'11111111111110001011011101101001011010001110001001 0'
T'10101011111111010111001101011111110110000101110111 1'
T'11110000010011000111100001101111111111100101010100 0'
T'10111000000010000101011111011111111110111010000010 1'
T'11110110111111011111000001111111111111010111011100 1'
T'11011111110111110001010011100111101010111001101110 1'
T'11000010000001001000001111001111111110111011010000 1'
T'11110101111110101100010101101111111101101000011101 1'
T'11101110111110000010010100101111111110001111000111 0'
T'11111100000011101110000001011111111111101100111100 0'
T'11010000010111000001001001001111111100111010101010 1'
T'01001000000001100101010111111111111111011110001000 1'
T'11110101000011010011001101111111111111111010011000 1'
T'11011000000010101100001011001111111110101100111010 1'
T'11101110010000000100110111011111111110010110001101 1'

#number of aborted faults = 0

#number of redundant faults = 0

#number of calling podem1 = 101

#total number of backtracks = 215326
#atpg: cputime for test pattern generation ./sample_circuits/c3540.ckt: 46.8s 46.8s
