;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	CMP -207, <-126
	CMP -207, <126
	SPL 117, 1
	ADD 11, 61
	SPL -0, #-22
	MOV -11, <-20
	DJN -1, @-20
	MOV @-127, 100
	JMP -207, @-126
	SPL -0, #-22
	DJN -2, <-40
	SUB #270, <1
	MOV -1, <-90
	SPL 0, <402
	SUB -207, <-126
	SUB @-127, 100
	MOV -1, <-20
	ADD 30, 4
	SUB -207, <-126
	SLT 20, @12
	SUB -11, <-20
	SLT -1, <-20
	SUB #121, 986
	MOV @-127, 100
	ADD @190, 109
	SUB -1, <-90
	MOV -1, <-20
	SPL @300, 90
	MOV -1, <-20
	MOV -71, <-90
	SUB -207, <-126
	MOV -1, <-20
	SUB -207, <-126
	MOV -11, <-20
	MOV @-127, 100
	CMP -207, <-126
	CMP -207, <-126
	MOV @-127, 100
	JMP <-301, -93
	SUB #121, 986
	MOV -19, <-20
	ADD #-12, @900
	MOV -11, <-20
	SUB #121, 986
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
	SPL -0, #-22
