Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan  8 00:44:36 2022
| Host         : DESKTOP-RDUCD48 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_div_2/count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_div_22/count_reg[21]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.021       -2.021                      1                  120        0.232        0.000                      0                  120        4.500        0.000                       0                    61  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.021       -2.021                      1                  120        0.232        0.000                      0                  120        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -2.021ns,  Total Violation       -2.021ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.021ns  (required time - arrival time)
  Source:                 jp/height1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jp/black_dino_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 7.145ns (60.035%)  route 4.756ns (39.965%))
  Logic Levels:           7  (CARRY4=1 DSP48E1=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.179ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.658     5.179    jp/clk_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  jp/height1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      4.009     9.188 r  jp/height1/P[11]
                         net (fo=1, routed)           0.438     9.626    jp/height1_n_94
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_C[11]_P[1])
                                                      1.820    11.446 f  jp/height0/P[1]
                         net (fo=22, routed)          1.004    12.450    jp/P[0]
    SLICE_X11Y4          LUT3 (Prop_lut3_I0_O)        0.124    12.574 r  jp/i__carry_i_12/O
                         net (fo=6, routed)           0.488    13.062    jp/i__carry_i_12_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I2_O)        0.124    13.186 r  jp/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.484    13.671    vga_inst/black_dino4_inferred__1/i__carry__0
    SLICE_X10Y7          LUT6 (Prop_lut6_I2_O)        0.124    13.795 r  vga_inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.643    14.438    jp/black_dino_i_6_0[0]
    SLICE_X10Y6          CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488    14.926 r  jp/black_dino4_inferred__1/i__carry__0/CO[1]
                         net (fo=1, routed)           0.602    15.527    jp/black_dino43_in
    SLICE_X11Y9          LUT4 (Prop_lut4_I0_O)        0.332    15.859 r  jp/black_dino_i_6/O
                         net (fo=1, routed)           1.097    16.956    vga_inst/black_dino_reg
    SLICE_X11Y5          LUT6 (Prop_lut6_I1_O)        0.124    17.080 r  vga_inst/black_dino_i_1_comp/O
                         net (fo=1, routed)           0.000    17.080    jp/black_dino1_out
    SLICE_X11Y5          FDRE                                         r  jp/black_dino_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.451    14.792    jp/clk_IBUF_BUFG
    SLICE_X11Y5          FDRE                                         r  jp/black_dino_reg/C
                         clock pessimism              0.273    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X11Y5          FDRE (Setup_fdre_C_D)        0.029    15.059    jp/black_dino_reg
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -17.080    
  -------------------------------------------------------------------
                         slack                                 -2.021    

Slack (MET) :             2.387ns  (required time - arrival time)
  Source:                 gr/ground_position_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gr/black_ground_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 2.491ns (32.921%)  route 5.076ns (67.079%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.638     5.159    gr/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  gr/ground_position_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.419     5.578 r  gr/ground_position_reg[2]/Q
                         net (fo=18, routed)          1.103     6.681    vga_inst/black_ground_reg_i_10_0[1]
    SLICE_X2Y1           LUT5 (Prop_lut5_I4_O)        0.299     6.980 r  vga_inst/black_ground_i_49/O
                         net (fo=1, routed)           0.000     6.980    vga_inst/black_ground_i_49_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.513 r  vga_inst/black_ground_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.513    vga_inst/black_ground_reg_i_11_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.732 r  vga_inst/black_ground_reg_i_10/O[0]
                         net (fo=19, routed)          1.667     9.399    gr/O[0]
    SLICE_X7Y2           LUT3 (Prop_lut3_I0_O)        0.323     9.722 r  gr/black_ground_i_63/O
                         net (fo=2, routed)           0.448    10.170    vga_inst/black_ground_i_19_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I1_O)        0.326    10.496 r  vga_inst/black_ground_i_55/O
                         net (fo=1, routed)           0.729    11.225    vga_inst/black_ground_i_55_n_0
    SLICE_X6Y2           LUT6 (Prop_lut6_I0_O)        0.124    11.349 r  vga_inst/black_ground_i_19/O
                         net (fo=1, routed)           0.427    11.777    vga_inst/black_ground_i_19_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I4_O)        0.124    11.901 r  vga_inst/black_ground_i_4/O
                         net (fo=1, routed)           0.701    12.602    vga_inst/black_ground_i_4_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I2_O)        0.124    12.726 r  vga_inst/black_ground_i_1/O
                         net (fo=1, routed)           0.000    12.726    gr/black_ground_reg_0
    SLICE_X5Y2           FDRE                                         r  gr/black_ground_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.518    14.859    gr/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  gr/black_ground_reg/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X5Y2           FDRE (Setup_fdre_C_D)        0.029    15.113    gr/black_ground_reg
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 gr/ground_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gr/ground_position_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.573ns  (logic 2.818ns (37.209%)  route 4.755ns (62.791%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.638     5.159    gr/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  gr/ground_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  gr/ground_position_reg[1]/Q
                         net (fo=26, routed)          1.830     7.445    gr/Q[0]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     7.569 r  gr/ground_position[4]_i_9/O
                         net (fo=6, routed)           0.691     8.260    gr/ground_position[4]_i_9_n_0
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     8.384 r  gr/ground_position[4]_i_10/O
                         net (fo=3, routed)           0.590     8.974    gr/ground_position[4]_i_15_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I5_O)        0.124     9.098 r  gr/ground_position[4]_i_21/O
                         net (fo=1, routed)           0.000     9.098    gr/ground_position[4]_i_21_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.496 r  gr/ground_position_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.496    gr/ground_position_reg[4]_i_12_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.718 r  gr/ground_position_reg[4]_i_11/O[0]
                         net (fo=3, routed)           0.834    10.552    gr/ground_position_reg[4]_i_11_n_7
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.299    10.851 r  gr/ground_position[4]_i_7/O
                         net (fo=1, routed)           0.000    10.851    gr/ground_position[4]_i_7_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.401 r  gr/ground_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.401    gr/ground_position_reg[4]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.623 r  gr/ground_position_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.811    12.434    gr/ground_position_reg[7]_i_2_n_7
    SLICE_X1Y3           LUT4 (Prop_lut4_I2_O)        0.299    12.733 r  gr/ground_position[5]_i_1/O
                         net (fo=1, routed)           0.000    12.733    gr/ground_position[5]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  gr/ground_position_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.519    14.860    gr/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  gr/ground_position_reg[5]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)        0.031    15.155    gr/ground_position_reg[5]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 gr/ground_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gr/ground_position_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.564ns  (logic 2.818ns (37.253%)  route 4.746ns (62.747%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.638     5.159    gr/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  gr/ground_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  gr/ground_position_reg[1]/Q
                         net (fo=26, routed)          1.830     7.445    gr/Q[0]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     7.569 r  gr/ground_position[4]_i_9/O
                         net (fo=6, routed)           0.691     8.260    gr/ground_position[4]_i_9_n_0
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     8.384 r  gr/ground_position[4]_i_10/O
                         net (fo=3, routed)           0.590     8.974    gr/ground_position[4]_i_15_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I5_O)        0.124     9.098 r  gr/ground_position[4]_i_21/O
                         net (fo=1, routed)           0.000     9.098    gr/ground_position[4]_i_21_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.496 r  gr/ground_position_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.496    gr/ground_position_reg[4]_i_12_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.718 r  gr/ground_position_reg[4]_i_11/O[0]
                         net (fo=3, routed)           0.834    10.552    gr/ground_position_reg[4]_i_11_n_7
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.299    10.851 r  gr/ground_position[4]_i_7/O
                         net (fo=1, routed)           0.000    10.851    gr/ground_position[4]_i_7_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.401 r  gr/ground_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.401    gr/ground_position_reg[4]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.623 r  gr/ground_position_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.802    12.425    gr/ground_position_reg[7]_i_2_n_7
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.299    12.724 r  gr/ground_position[6]_i_1/O
                         net (fo=1, routed)           0.000    12.724    gr/ground_position[6]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  gr/ground_position_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.519    14.860    gr/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  gr/ground_position_reg[6]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)        0.031    15.155    gr/ground_position_reg[6]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -12.724    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 gr/ground_position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gr/ground_position_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.592ns  (logic 2.846ns (37.484%)  route 4.746ns (62.516%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.638     5.159    gr/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  gr/ground_position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  gr/ground_position_reg[1]/Q
                         net (fo=26, routed)          1.830     7.445    gr/Q[0]
    SLICE_X1Y2           LUT6 (Prop_lut6_I2_O)        0.124     7.569 r  gr/ground_position[4]_i_9/O
                         net (fo=6, routed)           0.691     8.260    gr/ground_position[4]_i_9_n_0
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     8.384 r  gr/ground_position[4]_i_10/O
                         net (fo=3, routed)           0.590     8.974    gr/ground_position[4]_i_15_n_0
    SLICE_X0Y1           LUT6 (Prop_lut6_I5_O)        0.124     9.098 r  gr/ground_position[4]_i_21/O
                         net (fo=1, routed)           0.000     9.098    gr/ground_position[4]_i_21_n_0
    SLICE_X0Y1           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.496 r  gr/ground_position_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000     9.496    gr/ground_position_reg[4]_i_12_n_0
    SLICE_X0Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.718 r  gr/ground_position_reg[4]_i_11/O[0]
                         net (fo=3, routed)           0.834    10.552    gr/ground_position_reg[4]_i_11_n_7
    SLICE_X0Y3           LUT6 (Prop_lut6_I5_O)        0.299    10.851 r  gr/ground_position[4]_i_7/O
                         net (fo=1, routed)           0.000    10.851    gr/ground_position[4]_i_7_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.401 r  gr/ground_position_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.401    gr/ground_position_reg[4]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.623 r  gr/ground_position_reg[7]_i_2/O[0]
                         net (fo=3, routed)           0.802    12.425    gr/ground_position_reg[7]_i_2_n_7
    SLICE_X1Y3           LUT4 (Prop_lut4_I0_O)        0.327    12.752 r  gr/ground_position[7]_i_1/O
                         net (fo=1, routed)           0.000    12.752    gr/ground_position[7]_i_1_n_0
    SLICE_X1Y3           FDRE                                         r  gr/ground_position_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.519    14.860    gr/clk_IBUF_BUFG
    SLICE_X1Y3           FDRE                                         r  gr/ground_position_reg[7]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X1Y3           FDRE (Setup_fdre_C_D)        0.075    15.199    gr/ground_position_reg[7]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -12.752    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 jp/jump_time_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jp/height0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.840ns (44.080%)  route 2.334ns (55.920%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.568     5.089    jp/clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  jp/jump_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     5.607 r  jp/jump_time_reg[1]/Q
                         net (fo=1, routed)           0.602     6.209    jp/jump_time[1]
    SLICE_X8Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.846 r  jp/jump_time0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.846    jp/jump_time0_carry_n_0
    SLICE_X8Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  jp/jump_time0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.963    jp/jump_time0_carry__0_n_0
    SLICE_X8Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.202 r  jp/jump_time0_carry__1/O[2]
                         net (fo=1, routed)           0.802     8.004    jp/jump_time0[11]
    SLICE_X9Y9           LUT2 (Prop_lut2_I1_O)        0.329     8.333 r  jp/jump_time[11]_i_2/O
                         net (fo=4, routed)           0.931     9.264    jp/A[11]
    DSP48_X0Y2           DSP48E1                                      r  jp/height0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.541    14.882    jp/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  jp/height0/CLK
                         clock pessimism              0.273    15.155    
                         clock uncertainty           -0.035    15.119    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.679    14.440    jp/height0
  -------------------------------------------------------------------
                         required time                         14.440    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jp/height0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.734ns (17.974%)  route 3.350ns (82.026%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  state_reg[0]/Q
                         net (fo=10, routed)          1.564     7.175    jp/led_OBUF[1]
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.299 r  jp/jumping_i_3/O
                         net (fo=13, routed)          1.087     8.385    jp/jumping_i_3_n_0
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.154     8.539 r  jp/jump_time[6]_i_1/O
                         net (fo=4, routed)           0.699     9.239    jp/A[6]
    DSP48_X0Y2           DSP48E1                                      r  jp/height0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.541    14.882    jp/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  jp/height0/CLK
                         clock pessimism              0.260    15.142    
                         clock uncertainty           -0.035    15.106    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.653    14.453    jp/height0
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jp/height1/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.734ns (17.974%)  route 3.350ns (82.026%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  state_reg[0]/Q
                         net (fo=10, routed)          1.564     7.175    jp/led_OBUF[1]
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.299 r  jp/jumping_i_3/O
                         net (fo=13, routed)          1.087     8.385    jp/jumping_i_3_n_0
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.154     8.539 r  jp/jump_time[6]_i_1/O
                         net (fo=4, routed)           0.699     9.239    jp/A[6]
    DSP48_X0Y3           DSP48E1                                      r  jp/height1/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.540    14.881    jp/clk_IBUF_BUFG
    DSP48_X0Y3           DSP48E1                                      r  jp/height1/CLK
                         clock pessimism              0.260    15.141    
                         clock uncertainty           -0.035    15.105    
    DSP48_X0Y3           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.565    14.540    jp/height1
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jp/height0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.734ns (17.974%)  route 3.350ns (82.026%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  state_reg[0]/Q
                         net (fo=10, routed)          1.564     7.175    jp/led_OBUF[1]
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.299 r  jp/jumping_i_3/O
                         net (fo=13, routed)          1.087     8.385    jp/jumping_i_3_n_0
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.154     8.539 r  jp/jump_time[6]_i_1/O
                         net (fo=4, routed)           0.699     9.239    jp/A[6]
    DSP48_X0Y2           DSP48E1                                      r  jp/height0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.541    14.882    jp/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  jp/height0/CLK
                         clock pessimism              0.260    15.142    
                         clock uncertainty           -0.035    15.106    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.565    14.541    jp/height0
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jp/height0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.729ns (18.505%)  route 3.210ns (81.495%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 14.882 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X4Y7           FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  state_reg[0]/Q
                         net (fo=10, routed)          1.564     7.175    jp/led_OBUF[1]
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124     7.299 r  jp/jumping_i_3/O
                         net (fo=13, routed)          1.092     8.390    jp/jumping_i_3_n_0
    SLICE_X9Y8           LUT2 (Prop_lut2_I0_O)        0.149     8.539 r  jp/jump_time[9]_i_1/O
                         net (fo=4, routed)           0.555     9.095    jp/A[9]
    DSP48_X0Y2           DSP48E1                                      r  jp/height0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.541    14.882    jp/clk_IBUF_BUFG
    DSP48_X0Y2           DSP48E1                                      r  jp/height0/CLK
                         clock pessimism              0.260    15.142    
                         clock uncertainty           -0.035    15.106    
    DSP48_X0Y2           DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.658    14.448    jp/height0
  -------------------------------------------------------------------
                         required time                         14.448    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 db2/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.840%)  route 0.167ns (54.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.475    db2/clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  db2/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  db2/DFF_reg[0]/Q
                         net (fo=3, routed)           0.167     1.783    db2/DFF[0]
    SLICE_X2Y10          FDRE                                         r  db2/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.864     1.991    db2/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  db2/DFF_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.059     1.551    db2/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 db2/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.165%)  route 0.163ns (49.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.593     1.476    db2/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  db2/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  db2/DFF_reg[2]/Q
                         net (fo=3, routed)           0.163     1.803    db2/DFF[2]
    SLICE_X1Y9           FDRE                                         r  db2/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.865     1.992    db2/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  db2/DFF_reg[3]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.070     1.563    db2/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 db/DFF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/DFF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.594     1.477    db/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  db/DFF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.128     1.605 r  db/DFF_reg[0]/Q
                         net (fo=3, routed)           0.135     1.740    db/DFF[0]
    SLICE_X3Y9           FDRE                                         r  db/DFF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.865     1.992    db/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  db/DFF_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.017     1.494    db/DFF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 jp/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jp/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.475    jp/clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  jp/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.141     1.616 r  jp/counter_reg[0]/Q
                         net (fo=4, routed)           0.174     1.790    jp/counter_reg_n_0_[0]
    SLICE_X4Y8           LUT4 (Prop_lut4_I1_O)        0.043     1.833 r  jp/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.833    jp/p_0_in__1[3]
    SLICE_X4Y8           FDRE                                         r  jp/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.863     1.990    jp/clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  jp/counter_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X4Y8           FDRE (Hold_fdre_C_D)         0.107     1.582    jp/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_22/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_22/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.594     1.477    clk_div_22/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  clk_div_22/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk_div_22/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.726    clk_div_22/count_reg_n_0_[11]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clk_div_22/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    clk_div_22/count_reg[8]_i_1_n_4
    SLICE_X3Y8           FDRE                                         r  clk_div_22/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.865     1.992    clk_div_22/clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  clk_div_22/count_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    clk_div_22/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_22/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_22/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.594     1.477    clk_div_22/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  clk_div_22/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk_div_22/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.726    clk_div_22/count_reg_n_0_[15]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clk_div_22/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    clk_div_22/count_reg[12]_i_1_n_4
    SLICE_X3Y9           FDRE                                         r  clk_div_22/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.865     1.992    clk_div_22/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  clk_div_22/count_reg[15]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    clk_div_22/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_22/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_22/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.593     1.476    clk_div_22/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  clk_div_22/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_div_22/count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.725    clk_div_22/count_reg_n_0_[19]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  clk_div_22/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    clk_div_22/count_reg[16]_i_1_n_4
    SLICE_X3Y10          FDRE                                         r  clk_div_22/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.864     1.991    clk_div_22/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  clk_div_22/count_reg[19]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    clk_div_22/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_22/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_22/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.595     1.478    clk_div_22/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  clk_div_22/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  clk_div_22/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.727    clk_div_22/count_reg_n_0_[3]
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  clk_div_22/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    clk_div_22/count_reg[0]_i_1_n_4
    SLICE_X3Y6           FDRE                                         r  clk_div_22/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.866     1.993    clk_div_22/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  clk_div_22/count_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    clk_div_22/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 clk_div_22/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_22/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.594     1.477    clk_div_22/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  clk_div_22/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk_div_22/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.726    clk_div_22/count_reg_n_0_[7]
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  clk_div_22/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    clk_div_22/count_reg[4]_i_1_n_4
    SLICE_X3Y7           FDRE                                         r  clk_div_22/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.865     1.992    clk_div_22/clk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  clk_div_22/count_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    clk_div_22/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 clk_div_22/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_22/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.593     1.476    clk_div_22/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  clk_div_22/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_div_22/count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.722    clk_div_22/count_reg_n_0_[16]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.837 r  clk_div_22/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.837    clk_div_22/count_reg[16]_i_1_n_7
    SLICE_X3Y10          FDRE                                         r  clk_div_22/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.864     1.991    clk_div_22/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  clk_div_22/count_reg[16]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    clk_div_22/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y3     clk_div_2/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y3     clk_div_2/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y6     clk_div_22/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y8     clk_div_22/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y8     clk_div_22/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     clk_div_22/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     clk_div_22/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     clk_div_22/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     clk_div_22/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y3     clk_div_2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y3     clk_div_2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     clk_div_22/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y8     clk_div_22/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    clk_div_22/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    clk_div_22/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    clk_div_22/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    clk_div_22/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    clk_div_22/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y11    clk_div_22/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     clk_div_22/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     clk_div_22/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     clk_div_22/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     clk_div_22/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y8     jp/jump_time_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y8     jp/jump_time_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y8    jp/jump_time_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y8    jp/jump_time_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y8     jp/jump_time_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y8     jp/jump_time_reg[9]/C



