
Wireless_Transmission.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000002  00800100  00000262  000002f6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000262  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000002  00800102  00800102  000002f8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000002f8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000328  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000048  00000000  00000000  00000368  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000007f2  00000000  00000000  000003b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000006b7  00000000  00000000  00000ba2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000030e  00000000  00000000  00001259  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000000dc  00000000  00000000  00001568  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000044d  00000000  00000000  00001644  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000001ce  00000000  00000000  00001a91  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000038  00000000  00000000  00001c5f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 e2 00 	jmp	0x1c4	; 0x1c4 <__vector_1>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e2 e6       	ldi	r30, 0x62	; 98
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	a2 30       	cpi	r26, 0x02	; 2
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	a2 e0       	ldi	r26, 0x02	; 2
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a4 30       	cpi	r26, 0x04	; 4
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 65 00 	call	0xca	; 0xca <main>
  9e:	0c 94 2f 01 	jmp	0x25e	; 0x25e <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <_Z16initialize_usartv>:
}

// Function to transmit the data
void initialize_usart(void) // function to set up USART
{
	UCSR0B = (1<<TXEN0); // enable serial transmission
  a6:	88 e0       	ldi	r24, 0x08	; 8
  a8:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7e00c1>
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00) ; // Asynchronous mode, 8-bit data; no parity; 1 stop bit
  ac:	86 e0       	ldi	r24, 0x06	; 6
  ae:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7e00c2>
	UBRR0L = 0x67; // 9,600 baud if Fosc = 16MHz
  b2:	87 e6       	ldi	r24, 0x67	; 103
  b4:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7e00c4>
  b8:	08 95       	ret

000000ba <_Z19transmit_data_usarth>:
}

void transmit_data_usart(unsigned char x) // Function to transmit a character
{
	while (!(UCSR0A & (1<<UDRE0))); // Poll to make sure transmit buffer is ready,
  ba:	e0 ec       	ldi	r30, 0xC0	; 192
  bc:	f0 e0       	ldi	r31, 0x00	; 0
  be:	90 81       	ld	r25, Z
  c0:	95 ff       	sbrs	r25, 5
  c2:	fd cf       	rjmp	.-6      	; 0xbe <_Z19transmit_data_usarth+0x4>
	// then send data
	UDR0 = x;
  c4:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7e00c6>
  c8:	08 95       	ret

000000ca <main>:
unsigned char send = 0;

int main(void)
{
	
	DDRD = 0b11110011;
  ca:	83 ef       	ldi	r24, 0xF3	; 243
  cc:	8a b9       	out	0x0a, r24	; 10
	DDRB = 0b11111111;
  ce:	8f ef       	ldi	r24, 0xFF	; 255
  d0:	84 b9       	out	0x04, r24	; 4
	//DDRC = 0b00000000;
	PORTB = 0b11111111;
  d2:	85 b9       	out	0x05, r24	; 5
	//PORTD = 0b00000000;
	PRR = 0x00; // clear Power Reduction ADC bit (0) in PRR register
  d4:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
	ADCSRA = 1<<ADEN | 1<<ADPS2 | 1<<ADPS1 | 1<<ADPS0; // 0x87 // 0b10000111 // Set ADC Enable bit (7) in ADCSRA register, and set ADC prescaler to 128 (bits 2?0 of ADCSRA = ADPS2?ADPS0 = 111)
  d8:	87 e8       	ldi	r24, 0x87	; 135
  da:	80 93 7a 00 	sts	0x007A, r24	; 0x80007a <__TEXT_REGION_LENGTH__+0x7e007a>
	ADMUX = 0<<REFS1 | 1<<REFS0 | 1<<ADLAR; //0x60; // 0b01100000 // select Analog Reference voltage to be AVcc (bits7?6 of ADMUX = 01), //left justification (bit 5 of ADMUX = ADLAR = 1);
  de:	80 e6       	ldi	r24, 0x60	; 96
  e0:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
	//and select channel 0 (bits 3?0 of ADMUX = MUX3?MUX0 = 000)
	EICRA = 0b00001010;
  e4:	8a e0       	ldi	r24, 0x0A	; 10
  e6:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x7e0069>
	EIMSK = 1<<INT0;
  ea:	81 e0       	ldi	r24, 0x01	; 1
  ec:	8d bb       	out	0x1d, r24	; 29
	
	TCCR0A = 1<<COM0A1 | 0<<COM0A0 | 1<<WGM01 | 1<<WGM00;      // Set non-inverting mode on OC0A pin (COMA1:0 = 10; Fast PWM (WGM1:0 bits = bits 1:0 = 11) (Note that we are not affecting OC0B because COMB0:1 bits stay at default = 00)
  ee:	83 e8       	ldi	r24, 0x83	; 131
  f0:	84 bd       	out	0x24, r24	; 36
	TCCR0B = 0<<CS02 | 1<<CS01 | 1<<CS00; // Set base PWM frequency (CS02:0 - bits 2-0 = 011 for prescaler of 64, for approximately 1kHz base frequency)
  f2:	83 e0       	ldi	r24, 0x03	; 3
  f4:	85 bd       	out	0x25, r24	; 37
	// PWM is now running on selected pin at selected base frequency.  Duty cycle is set by loading/changing value in OCR0A register.

	
	sei();
  f6:	78 94       	sei
	initialize_usart(); // Initialize the USART with desired parameters
  f8:	0e 94 53 00 	call	0xa6	; 0xa6 <_Z16initialize_usartv>
	
	while(1)  {
		transmit_data_usart(send);
  fc:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <__data_end>
 100:	0e 94 5d 00 	call	0xba	; 0xba <_Z19transmit_data_usarth>
		//PORTB = (temp<<PORTB0);
		PORTB = temp;
 104:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 108:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__data_start+0x1>
 10c:	85 b9       	out	0x05, r24	; 5
 10e:	f6 cf       	rjmp	.-20     	; 0xfc <main+0x32>

00000110 <_Z19delay_T_msec_timer1c>:
		delay_T_msec_timer1(time_choice);
		multiple--;
	}
}

void delay_T_msec_timer1(volatile char choice) {
 110:	cf 93       	push	r28
 112:	df 93       	push	r29
 114:	1f 92       	push	r1
 116:	cd b7       	in	r28, 0x3d	; 61
 118:	de b7       	in	r29, 0x3e	; 62
 11a:	89 83       	std	Y+1, r24	; 0x01
	//Default: T = .0156 msec for no prescaler and count of 250 (preload counter with 65,535-5)

	//Inputs: None
	//Outputs: None

	TCCR1A = 0x00; // clears WGM00 and WGM01 (bits 0 and 1) to ensure Timer/Counter is in normal mode.
 11c:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
	TCNT1 = 0;  // preload load TIMER1 with 5 if counting to 255 (count must reach 65,535-5 = 250)
 120:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
 124:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	// or preload with 0 and count to 250

	switch ( choice ) { // choose prescaler
 128:	89 81       	ldd	r24, Y+1	; 0x01
 12a:	82 30       	cpi	r24, 0x02	; 2
 12c:	69 f0       	breq	.+26     	; 0x148 <_Z19delay_T_msec_timer1c+0x38>
 12e:	18 f4       	brcc	.+6      	; 0x136 <_Z19delay_T_msec_timer1c+0x26>
 130:	81 30       	cpi	r24, 0x01	; 1
 132:	31 f0       	breq	.+12     	; 0x140 <_Z19delay_T_msec_timer1c+0x30>
 134:	17 c0       	rjmp	.+46     	; 0x164 <_Z19delay_T_msec_timer1c+0x54>
 136:	83 30       	cpi	r24, 0x03	; 3
 138:	59 f0       	breq	.+22     	; 0x150 <_Z19delay_T_msec_timer1c+0x40>
 13a:	84 30       	cpi	r24, 0x04	; 4
 13c:	79 f0       	breq	.+30     	; 0x15c <_Z19delay_T_msec_timer1c+0x4c>
 13e:	12 c0       	rjmp	.+36     	; 0x164 <_Z19delay_T_msec_timer1c+0x54>
		case 1:
		TCCR1B = 1<<CS11;//TCCR1B = 0x02; // Start TIMER1, Normal mode, crystal clock, prescaler = 8
 140:	82 e0       	ldi	r24, 0x02	; 2
 142:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
		break;
 146:	07 c0       	rjmp	.+14     	; 0x156 <_Z19delay_T_msec_timer1c+0x46>
		case 2:
		TCCR1B =  1<<CS11 | 1<<CS10;//TCCR1B = 0x03;  // Start TIMER1, Normal mode, crystal clock, prescaler = 64
 148:	83 e0       	ldi	r24, 0x03	; 3
 14a:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
		break;
 14e:	03 c0       	rjmp	.+6      	; 0x156 <_Z19delay_T_msec_timer1c+0x46>
		case 3:
		TCCR1B = 1<<CS12;//TCCR1B = 0x04; // Start TIMER1, Normal mode, crystal clock, prescaler = 256
 150:	84 e0       	ldi	r24, 0x04	; 4
 152:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
		break;
	}

	//while ((TIFR1 & (0x1<<TOV1)) == 0); // wait for TOV1 to roll over at 255 (requires preload of 65,535-5 to make count = 250)
	// How does this while loop work?? See notes
	while (TCNT1 < 0xfa); // exits when count = 250 (requires preload of 0 to make count = 250)
 156:	e4 e8       	ldi	r30, 0x84	; 132
 158:	f0 e0       	ldi	r31, 0x00	; 0
 15a:	08 c0       	rjmp	.+16     	; 0x16c <_Z19delay_T_msec_timer1c+0x5c>
		break;
		case 3:
		TCCR1B = 1<<CS12;//TCCR1B = 0x04; // Start TIMER1, Normal mode, crystal clock, prescaler = 256
		break;
		case 4:
		TCCR1B = 1<<CS12 | 1<<CS10;//TCCR1B = 0x05; // Start TIMER1, Normal mode, crystal clock, prescaler = 1024
 15c:	85 e0       	ldi	r24, 0x05	; 5
 15e:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
		break;
 162:	f9 cf       	rjmp	.-14     	; 0x156 <_Z19delay_T_msec_timer1c+0x46>
		default:
		TCCR1A = 1<<CS10;//TCCR1B = 0x01; Start TIMER1, Normal mode, crystal clock, no prescaler
 164:	81 e0       	ldi	r24, 0x01	; 1
 166:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
		break;
 16a:	f5 cf       	rjmp	.-22     	; 0x156 <_Z19delay_T_msec_timer1c+0x46>
	}

	//while ((TIFR1 & (0x1<<TOV1)) == 0); // wait for TOV1 to roll over at 255 (requires preload of 65,535-5 to make count = 250)
	// How does this while loop work?? See notes
	while (TCNT1 < 0xfa); // exits when count = 250 (requires preload of 0 to make count = 250)
 16c:	80 81       	ld	r24, Z
 16e:	91 81       	ldd	r25, Z+1	; 0x01
 170:	8a 3f       	cpi	r24, 0xFA	; 250
 172:	91 05       	cpc	r25, r1
 174:	d8 f3       	brcs	.-10     	; 0x16c <_Z19delay_T_msec_timer1c+0x5c>

	TCCR1B = 0x00; // Stop TIMER1
 176:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
	//TIFR1 = 0x1<<TOV1;  // Clear TOV1 (note that this is an odd bit in that it
	//is cleared by writing a 1 to it)

 17a:	0f 90       	pop	r0
 17c:	df 91       	pop	r29
 17e:	cf 91       	pop	r28
 180:	08 95       	ret

00000182 <_Z4waitic>:
	while (!(UCSR0A & (1<<UDRE0))); // Poll to make sure transmit buffer is ready,
	// then send data
	UDR0 = x;
}

void wait(volatile int multiple, volatile char time_choice) {
 182:	cf 93       	push	r28
 184:	df 93       	push	r29
 186:	00 d0       	rcall	.+0      	; 0x188 <_Z4waitic+0x6>
 188:	1f 92       	push	r1
 18a:	cd b7       	in	r28, 0x3d	; 61
 18c:	de b7       	in	r29, 0x3e	; 62
 18e:	9a 83       	std	Y+2, r25	; 0x02
 190:	89 83       	std	Y+1, r24	; 0x01
 192:	6b 83       	std	Y+3, r22	; 0x03
	while (multiple > 0) {
 194:	89 81       	ldd	r24, Y+1	; 0x01
 196:	9a 81       	ldd	r25, Y+2	; 0x02
 198:	18 16       	cp	r1, r24
 19a:	19 06       	cpc	r1, r25
 19c:	6c f4       	brge	.+26     	; 0x1b8 <_Z4waitic+0x36>
		delay_T_msec_timer1(time_choice);
 19e:	8b 81       	ldd	r24, Y+3	; 0x03
 1a0:	0e 94 88 00 	call	0x110	; 0x110 <_Z19delay_T_msec_timer1c>
		multiple--;
 1a4:	89 81       	ldd	r24, Y+1	; 0x01
 1a6:	9a 81       	ldd	r25, Y+2	; 0x02
 1a8:	01 97       	sbiw	r24, 0x01	; 1
 1aa:	9a 83       	std	Y+2, r25	; 0x02
 1ac:	89 83       	std	Y+1, r24	; 0x01
	// then send data
	UDR0 = x;
}

void wait(volatile int multiple, volatile char time_choice) {
	while (multiple > 0) {
 1ae:	89 81       	ldd	r24, Y+1	; 0x01
 1b0:	9a 81       	ldd	r25, Y+2	; 0x02
 1b2:	18 16       	cp	r1, r24
 1b4:	19 06       	cpc	r1, r25
 1b6:	9c f3       	brlt	.-26     	; 0x19e <_Z4waitic+0x1c>
		delay_T_msec_timer1(time_choice);
		multiple--;
	}
}
 1b8:	0f 90       	pop	r0
 1ba:	0f 90       	pop	r0
 1bc:	0f 90       	pop	r0
 1be:	df 91       	pop	r29
 1c0:	cf 91       	pop	r28
 1c2:	08 95       	ret

000001c4 <__vector_1>:
		PORTB = temp;
	}
	return 0;
}

ISR(INT0_vect) {
 1c4:	1f 92       	push	r1
 1c6:	0f 92       	push	r0
 1c8:	0f b6       	in	r0, 0x3f	; 63
 1ca:	0f 92       	push	r0
 1cc:	11 24       	eor	r1, r1
 1ce:	2f 93       	push	r18
 1d0:	3f 93       	push	r19
 1d2:	4f 93       	push	r20
 1d4:	5f 93       	push	r21
 1d6:	6f 93       	push	r22
 1d8:	7f 93       	push	r23
 1da:	8f 93       	push	r24
 1dc:	9f 93       	push	r25
 1de:	af 93       	push	r26
 1e0:	bf 93       	push	r27
 1e2:	ef 93       	push	r30
 1e4:	ff 93       	push	r31
	//PORTB = temp;
	wait(250,2);
 1e6:	62 e0       	ldi	r22, 0x02	; 2
 1e8:	8a ef       	ldi	r24, 0xFA	; 250
 1ea:	90 e0       	ldi	r25, 0x00	; 0
 1ec:	0e 94 c1 00 	call	0x182	; 0x182 <_Z4waitic>
	counter=counter+1;
 1f0:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <counter>
 1f4:	8f 5f       	subi	r24, 0xFF	; 255
 1f6:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <counter>
	if(counter>=2)
 1fa:	82 30       	cpi	r24, 0x02	; 2
 1fc:	28 f0       	brcs	.+10     	; 0x208 <__vector_1+0x44>
	{
		counter=0;	
 1fe:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <counter>
		send = 0;
 202:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <__data_end>
 206:	0c c0       	rjmp	.+24     	; 0x220 <__vector_1+0x5c>
	}
	if (counter == 1) 
 208:	81 30       	cpi	r24, 0x01	; 1
 20a:	51 f4       	brne	.+20     	; 0x220 <__vector_1+0x5c>
	{
		send = 220;
 20c:	8c ed       	ldi	r24, 0xDC	; 220
 20e:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <__data_end>
		PORTB = 0b00000000;
 212:	15 b8       	out	0x05, r1	; 5
		wait(250,2);
 214:	62 e0       	ldi	r22, 0x02	; 2
 216:	8a ef       	ldi	r24, 0xFA	; 250
 218:	90 e0       	ldi	r25, 0x00	; 0
 21a:	0e 94 c1 00 	call	0x182	; 0x182 <_Z4waitic>
 21e:	07 c0       	rjmp	.+14     	; 0x22e <__vector_1+0x6a>
	}
	else
	{
		PORTB = 0b11111111;
 220:	8f ef       	ldi	r24, 0xFF	; 255
 222:	85 b9       	out	0x05, r24	; 5
		wait(250,2);
 224:	62 e0       	ldi	r22, 0x02	; 2
 226:	8a ef       	ldi	r24, 0xFA	; 250
 228:	90 e0       	ldi	r25, 0x00	; 0
 22a:	0e 94 c1 00 	call	0x182	; 0x182 <_Z4waitic>
	}
	//transmit_data_usart(counter); // Transmit desired character repeatedly – which is
	temp = PORTB;
 22e:	85 b1       	in	r24, 0x05	; 5
 230:	90 e0       	ldi	r25, 0x00	; 0
 232:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
 236:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
	
	EIFR = EIFR | 1<<INTF0;
 23a:	e0 9a       	sbi	0x1c, 0	; 28
	
}
 23c:	ff 91       	pop	r31
 23e:	ef 91       	pop	r30
 240:	bf 91       	pop	r27
 242:	af 91       	pop	r26
 244:	9f 91       	pop	r25
 246:	8f 91       	pop	r24
 248:	7f 91       	pop	r23
 24a:	6f 91       	pop	r22
 24c:	5f 91       	pop	r21
 24e:	4f 91       	pop	r20
 250:	3f 91       	pop	r19
 252:	2f 91       	pop	r18
 254:	0f 90       	pop	r0
 256:	0f be       	out	0x3f, r0	; 63
 258:	0f 90       	pop	r0
 25a:	1f 90       	pop	r1
 25c:	18 95       	reti

0000025e <_exit>:
 25e:	f8 94       	cli

00000260 <__stop_program>:
 260:	ff cf       	rjmp	.-2      	; 0x260 <__stop_program>
