INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Learning/FPGA-projects/Harvard_Central_Processing_Unit/Harvard_Central_Processing_Unit.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
