#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* P1_6 */
#define P1_6__0__DM__MASK 0x1C0000u
#define P1_6__0__DM__SHIFT 18
#define P1_6__0__DR CYREG_PRT1_DR
#define P1_6__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1_6__0__HSIOM_MASK 0x0F000000u
#define P1_6__0__HSIOM_SHIFT 24u
#define P1_6__0__INTCFG CYREG_PRT1_INTCFG
#define P1_6__0__INTSTAT CYREG_PRT1_INTSTAT
#define P1_6__0__MASK 0x40u
#define P1_6__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define P1_6__0__OUT_SEL_SHIFT 12u
#define P1_6__0__OUT_SEL_VAL 0u
#define P1_6__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_6__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_6__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_6__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_6__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_6__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_6__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_6__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_6__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_6__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_6__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_6__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_6__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_6__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_6__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_6__0__PC CYREG_PRT1_PC
#define P1_6__0__PC2 CYREG_PRT1_PC2
#define P1_6__0__PORT 1u
#define P1_6__0__PS CYREG_PRT1_PS
#define P1_6__0__SHIFT 6
#define P1_6__DR CYREG_PRT1_DR
#define P1_6__INTCFG CYREG_PRT1_INTCFG
#define P1_6__INTSTAT CYREG_PRT1_INTSTAT
#define P1_6__MASK 0x40u
#define P1_6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1_6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1_6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1_6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1_6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1_6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1_6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1_6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1_6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1_6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1_6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1_6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1_6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1_6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1_6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1_6__PC CYREG_PRT1_PC
#define P1_6__PC2 CYREG_PRT1_PC2
#define P1_6__PORT 1u
#define P1_6__PS CYREG_PRT1_PS
#define P1_6__SHIFT 6

/* SW_1 */
#define SW_1__0__DM__MASK 0xE00000u
#define SW_1__0__DM__SHIFT 21
#define SW_1__0__DR CYREG_PRT0_DR
#define SW_1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SW_1__0__HSIOM_MASK 0xF0000000u
#define SW_1__0__HSIOM_SHIFT 28u
#define SW_1__0__INTCFG CYREG_PRT0_INTCFG
#define SW_1__0__INTSTAT CYREG_PRT0_INTSTAT
#define SW_1__0__MASK 0x80u
#define SW_1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW_1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW_1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW_1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW_1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW_1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW_1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW_1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW_1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW_1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW_1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW_1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW_1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW_1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW_1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW_1__0__PC CYREG_PRT0_PC
#define SW_1__0__PC2 CYREG_PRT0_PC2
#define SW_1__0__PORT 0u
#define SW_1__0__PS CYREG_PRT0_PS
#define SW_1__0__SHIFT 7
#define SW_1__DR CYREG_PRT0_DR
#define SW_1__INTCFG CYREG_PRT0_INTCFG
#define SW_1__INTSTAT CYREG_PRT0_INTSTAT
#define SW_1__MASK 0x80u
#define SW_1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW_1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW_1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW_1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW_1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW_1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW_1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW_1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW_1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW_1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW_1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW_1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW_1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW_1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW_1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW_1__PC CYREG_PRT0_PC
#define SW_1__PC2 CYREG_PRT0_PC2
#define SW_1__PORT 0u
#define SW_1__PS CYREG_PRT0_PS
#define SW_1__SHIFT 7

/* UART_rx */
#define UART_rx__0__DM__MASK 0x07u
#define UART_rx__0__DM__SHIFT 0
#define UART_rx__0__DR CYREG_PRT4_DR
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_rx__0__HSIOM_MASK 0x0000000Fu
#define UART_rx__0__HSIOM_SHIFT 0u
#define UART_rx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_rx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_rx__0__MASK 0x01u
#define UART_rx__0__PC CYREG_PRT4_PC
#define UART_rx__0__PC2 CYREG_PRT4_PC2
#define UART_rx__0__PORT 4u
#define UART_rx__0__PS CYREG_PRT4_PS
#define UART_rx__0__SHIFT 0
#define UART_rx__DR CYREG_PRT4_DR
#define UART_rx__INTCFG CYREG_PRT4_INTCFG
#define UART_rx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_rx__MASK 0x01u
#define UART_rx__PC CYREG_PRT4_PC
#define UART_rx__PC2 CYREG_PRT4_PC2
#define UART_rx__PORT 4u
#define UART_rx__PS CYREG_PRT4_PS
#define UART_rx__SHIFT 0

/* UART_SCB */
#define UART_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define UART_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define UART_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define UART_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define UART_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define UART_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define UART_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define UART_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define UART_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define UART_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define UART_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
#define UART_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define UART_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define UART_SCBCLK__ENABLE_MASK 0x80000000u
#define UART_SCBCLK__MASK 0x80000000u
#define UART_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* UART_tx */
#define UART_tx__0__DM__MASK 0x38u
#define UART_tx__0__DM__SHIFT 3
#define UART_tx__0__DR CYREG_PRT4_DR
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define UART_tx__0__HSIOM_MASK 0x000000F0u
#define UART_tx__0__HSIOM_SHIFT 4u
#define UART_tx__0__INTCFG CYREG_PRT4_INTCFG
#define UART_tx__0__INTSTAT CYREG_PRT4_INTSTAT
#define UART_tx__0__MASK 0x02u
#define UART_tx__0__PC CYREG_PRT4_PC
#define UART_tx__0__PC2 CYREG_PRT4_PC2
#define UART_tx__0__PORT 4u
#define UART_tx__0__PS CYREG_PRT4_PS
#define UART_tx__0__SHIFT 1
#define UART_tx__DR CYREG_PRT4_DR
#define UART_tx__INTCFG CYREG_PRT4_INTCFG
#define UART_tx__INTSTAT CYREG_PRT4_INTSTAT
#define UART_tx__MASK 0x02u
#define UART_tx__PC CYREG_PRT4_PC
#define UART_tx__PC2 CYREG_PRT4_PC2
#define UART_tx__PORT 4u
#define UART_tx__PS CYREG_PRT4_PS
#define UART_tx__SHIFT 1

/* Barna */
#define Barna__0__DM__MASK 0xE00u
#define Barna__0__DM__SHIFT 9
#define Barna__0__DR CYREG_PRT2_DR
#define Barna__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Barna__0__HSIOM_MASK 0x0000F000u
#define Barna__0__HSIOM_SHIFT 12u
#define Barna__0__INTCFG CYREG_PRT2_INTCFG
#define Barna__0__INTSTAT CYREG_PRT2_INTSTAT
#define Barna__0__MASK 0x08u
#define Barna__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Barna__0__OUT_SEL_SHIFT 6u
#define Barna__0__OUT_SEL_VAL 3u
#define Barna__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Barna__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Barna__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Barna__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Barna__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Barna__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Barna__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Barna__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Barna__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Barna__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Barna__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Barna__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Barna__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Barna__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Barna__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Barna__0__PC CYREG_PRT2_PC
#define Barna__0__PC2 CYREG_PRT2_PC2
#define Barna__0__PORT 2u
#define Barna__0__PS CYREG_PRT2_PS
#define Barna__0__SHIFT 3
#define Barna__DR CYREG_PRT2_DR
#define Barna__INTCFG CYREG_PRT2_INTCFG
#define Barna__INTSTAT CYREG_PRT2_INTSTAT
#define Barna__MASK 0x08u
#define Barna__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Barna__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Barna__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Barna__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Barna__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Barna__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Barna__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Barna__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Barna__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Barna__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Barna__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Barna__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Barna__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Barna__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Barna__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Barna__PC CYREG_PRT2_PC
#define Barna__PC2 CYREG_PRT2_PC2
#define Barna__PORT 2u
#define Barna__PS CYREG_PRT2_PS
#define Barna__SHIFT 3

/* Piros */
#define Piros__0__DM__MASK 0x1C0u
#define Piros__0__DM__SHIFT 6
#define Piros__0__DR CYREG_PRT2_DR
#define Piros__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Piros__0__HSIOM_MASK 0x00000F00u
#define Piros__0__HSIOM_SHIFT 8u
#define Piros__0__INTCFG CYREG_PRT2_INTCFG
#define Piros__0__INTSTAT CYREG_PRT2_INTSTAT
#define Piros__0__MASK 0x04u
#define Piros__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Piros__0__OUT_SEL_SHIFT 4u
#define Piros__0__OUT_SEL_VAL 1u
#define Piros__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Piros__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Piros__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Piros__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Piros__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Piros__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Piros__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Piros__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Piros__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Piros__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Piros__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Piros__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Piros__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Piros__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Piros__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Piros__0__PC CYREG_PRT2_PC
#define Piros__0__PC2 CYREG_PRT2_PC2
#define Piros__0__PORT 2u
#define Piros__0__PS CYREG_PRT2_PS
#define Piros__0__SHIFT 2
#define Piros__DR CYREG_PRT2_DR
#define Piros__INTCFG CYREG_PRT2_INTCFG
#define Piros__INTSTAT CYREG_PRT2_INTSTAT
#define Piros__MASK 0x04u
#define Piros__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Piros__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Piros__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Piros__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Piros__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Piros__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Piros__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Piros__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Piros__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Piros__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Piros__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Piros__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Piros__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Piros__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Piros__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Piros__PC CYREG_PRT2_PC
#define Piros__PC2 CYREG_PRT2_PC2
#define Piros__PORT 2u
#define Piros__PS CYREG_PRT2_PS
#define Piros__SHIFT 2

/* Sarga */
#define Sarga__0__DM__MASK 0x38u
#define Sarga__0__DM__SHIFT 3
#define Sarga__0__DR CYREG_PRT2_DR
#define Sarga__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Sarga__0__HSIOM_MASK 0x000000F0u
#define Sarga__0__HSIOM_SHIFT 4u
#define Sarga__0__INTCFG CYREG_PRT2_INTCFG
#define Sarga__0__INTSTAT CYREG_PRT2_INTSTAT
#define Sarga__0__MASK 0x02u
#define Sarga__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Sarga__0__OUT_SEL_SHIFT 2u
#define Sarga__0__OUT_SEL_VAL 0u
#define Sarga__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Sarga__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Sarga__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Sarga__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Sarga__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Sarga__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Sarga__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Sarga__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Sarga__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Sarga__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Sarga__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Sarga__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Sarga__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Sarga__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Sarga__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Sarga__0__PC CYREG_PRT2_PC
#define Sarga__0__PC2 CYREG_PRT2_PC2
#define Sarga__0__PORT 2u
#define Sarga__0__PS CYREG_PRT2_PS
#define Sarga__0__SHIFT 1
#define Sarga__DR CYREG_PRT2_DR
#define Sarga__INTCFG CYREG_PRT2_INTCFG
#define Sarga__INTSTAT CYREG_PRT2_INTSTAT
#define Sarga__MASK 0x02u
#define Sarga__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Sarga__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Sarga__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Sarga__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Sarga__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Sarga__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Sarga__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Sarga__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Sarga__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Sarga__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Sarga__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Sarga__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Sarga__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Sarga__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Sarga__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Sarga__PC CYREG_PRT2_PC
#define Sarga__PC2 CYREG_PRT2_PC2
#define Sarga__PORT 2u
#define Sarga__PS CYREG_PRT2_PS
#define Sarga__SHIFT 1

/* Narancs */
#define Narancs__0__DM__MASK 0x07u
#define Narancs__0__DM__SHIFT 0
#define Narancs__0__DR CYREG_PRT2_DR
#define Narancs__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Narancs__0__HSIOM_MASK 0x0000000Fu
#define Narancs__0__HSIOM_SHIFT 0u
#define Narancs__0__INTCFG CYREG_PRT2_INTCFG
#define Narancs__0__INTSTAT CYREG_PRT2_INTSTAT
#define Narancs__0__MASK 0x01u
#define Narancs__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Narancs__0__OUT_SEL_SHIFT 0u
#define Narancs__0__OUT_SEL_VAL 2u
#define Narancs__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Narancs__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Narancs__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Narancs__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Narancs__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Narancs__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Narancs__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Narancs__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Narancs__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Narancs__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Narancs__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Narancs__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Narancs__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Narancs__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Narancs__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Narancs__0__PC CYREG_PRT2_PC
#define Narancs__0__PC2 CYREG_PRT2_PC2
#define Narancs__0__PORT 2u
#define Narancs__0__PS CYREG_PRT2_PS
#define Narancs__0__SHIFT 0
#define Narancs__DR CYREG_PRT2_DR
#define Narancs__INTCFG CYREG_PRT2_INTCFG
#define Narancs__INTSTAT CYREG_PRT2_INTSTAT
#define Narancs__MASK 0x01u
#define Narancs__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Narancs__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Narancs__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Narancs__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Narancs__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Narancs__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Narancs__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Narancs__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Narancs__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Narancs__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Narancs__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Narancs__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Narancs__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Narancs__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Narancs__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Narancs__PC CYREG_PRT2_PC
#define Narancs__PC2 CYREG_PRT2_PC2
#define Narancs__PORT 2u
#define Narancs__PS CYREG_PRT2_PS
#define Narancs__SHIFT 0

/* RFID_RX */
#define RFID_RX__0__DM__MASK 0x38000u
#define RFID_RX__0__DM__SHIFT 15
#define RFID_RX__0__DR CYREG_PRT1_DR
#define RFID_RX__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define RFID_RX__0__HSIOM_MASK 0x00F00000u
#define RFID_RX__0__HSIOM_SHIFT 20u
#define RFID_RX__0__INTCFG CYREG_PRT1_INTCFG
#define RFID_RX__0__INTSTAT CYREG_PRT1_INTSTAT
#define RFID_RX__0__MASK 0x20u
#define RFID_RX__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define RFID_RX__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define RFID_RX__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define RFID_RX__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define RFID_RX__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define RFID_RX__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define RFID_RX__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define RFID_RX__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define RFID_RX__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define RFID_RX__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define RFID_RX__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define RFID_RX__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define RFID_RX__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define RFID_RX__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define RFID_RX__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define RFID_RX__0__PC CYREG_PRT1_PC
#define RFID_RX__0__PC2 CYREG_PRT1_PC2
#define RFID_RX__0__PORT 1u
#define RFID_RX__0__PS CYREG_PRT1_PS
#define RFID_RX__0__SHIFT 5
#define RFID_RX__DR CYREG_PRT1_DR
#define RFID_RX__INTCFG CYREG_PRT1_INTCFG
#define RFID_RX__INTSTAT CYREG_PRT1_INTSTAT
#define RFID_RX__MASK 0x20u
#define RFID_RX__PA__CFG0 CYREG_UDB_PA1_CFG0
#define RFID_RX__PA__CFG1 CYREG_UDB_PA1_CFG1
#define RFID_RX__PA__CFG10 CYREG_UDB_PA1_CFG10
#define RFID_RX__PA__CFG11 CYREG_UDB_PA1_CFG11
#define RFID_RX__PA__CFG12 CYREG_UDB_PA1_CFG12
#define RFID_RX__PA__CFG13 CYREG_UDB_PA1_CFG13
#define RFID_RX__PA__CFG14 CYREG_UDB_PA1_CFG14
#define RFID_RX__PA__CFG2 CYREG_UDB_PA1_CFG2
#define RFID_RX__PA__CFG3 CYREG_UDB_PA1_CFG3
#define RFID_RX__PA__CFG4 CYREG_UDB_PA1_CFG4
#define RFID_RX__PA__CFG5 CYREG_UDB_PA1_CFG5
#define RFID_RX__PA__CFG6 CYREG_UDB_PA1_CFG6
#define RFID_RX__PA__CFG7 CYREG_UDB_PA1_CFG7
#define RFID_RX__PA__CFG8 CYREG_UDB_PA1_CFG8
#define RFID_RX__PA__CFG9 CYREG_UDB_PA1_CFG9
#define RFID_RX__PC CYREG_PRT1_PC
#define RFID_RX__PC2 CYREG_PRT1_PC2
#define RFID_RX__PORT 1u
#define RFID_RX__PS CYREG_PRT1_PS
#define RFID_RX__SHIFT 5

/* Timer_1_TimerUDB */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_UDB_W8_MSK_03
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_03
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_03
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_UDB_W8_ST_03
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK 0x10u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS 4
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL_03
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL_03
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x90u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK_03
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_UDB_W8_A0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_UDB_W8_A1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_UDB_W8_D0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_UDB_W8_D1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_UDB_W8_F0_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_UDB_W8_F1_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_UDB_CAT16_A_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_UDB_W8_A0_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_UDB_W8_A1_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_UDB_CAT16_D_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_UDB_W8_D0_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_UDB_W8_D1_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_UDB_CAT16_F_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_UDB_W8_F0_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_UDB_W8_F1_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03

/* RFID_ISR */
#define RFID_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define RFID_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define RFID_ISR__INTC_MASK 0x01u
#define RFID_ISR__INTC_NUMBER 0u
#define RFID_ISR__INTC_PRIOR_MASK 0xC0u
#define RFID_ISR__INTC_PRIOR_NUM 3u
#define RFID_ISR__INTC_PRIOR_REG CYREG_CM0_IPR0
#define RFID_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define RFID_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* RFID_REG_bSR */
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__A0_REG CYREG_UDB_W8_A0_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__A1_REG CYREG_UDB_W8_A1_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__D0_REG CYREG_UDB_W8_D0_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__D1_REG CYREG_UDB_W8_D1_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__F0_REG CYREG_UDB_W8_F0_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__F1_REG CYREG_UDB_W8_F1_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__16BIT_A0_REG CYREG_UDB_W16_A0_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__16BIT_A1_REG CYREG_UDB_W16_A1_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__16BIT_D0_REG CYREG_UDB_W16_D0_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__16BIT_D1_REG CYREG_UDB_W16_D1_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__16BIT_F0_REG CYREG_UDB_W16_F0_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__16BIT_F1_REG CYREG_UDB_W16_F1_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__A0_A1_REG CYREG_UDB_CAT16_A_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__A0_REG CYREG_UDB_W8_A0_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__A1_REG CYREG_UDB_W8_A1_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__D0_D1_REG CYREG_UDB_CAT16_D_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__D0_REG CYREG_UDB_W8_D0_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__D1_REG CYREG_UDB_W8_D1_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__F0_F1_REG CYREG_UDB_CAT16_F_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__F0_REG CYREG_UDB_W8_F0_01
#define RFID_REG_bSR_sC16_BShiftRegDp_u1__F1_REG CYREG_UDB_W8_F1_01
#define RFID_REG_bSR_StsReg__1__MASK 0x02u
#define RFID_REG_bSR_StsReg__1__POS 1
#define RFID_REG_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define RFID_REG_bSR_StsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define RFID_REG_bSR_StsReg__3__MASK 0x08u
#define RFID_REG_bSR_StsReg__3__POS 3
#define RFID_REG_bSR_StsReg__4__MASK 0x10u
#define RFID_REG_bSR_StsReg__4__POS 4
#define RFID_REG_bSR_StsReg__5__MASK 0x20u
#define RFID_REG_bSR_StsReg__5__POS 5
#define RFID_REG_bSR_StsReg__6__MASK 0x40u
#define RFID_REG_bSR_StsReg__6__POS 6
#define RFID_REG_bSR_StsReg__MASK 0x7Au
#define RFID_REG_bSR_StsReg__MASK_REG CYREG_UDB_W8_MSK_01
#define RFID_REG_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define RFID_REG_bSR_StsReg__STATUS_REG CYREG_UDB_W8_ST_01
#define RFID_REG_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define RFID_REG_bSR_SyncCtl_CtrlReg__0__POS 0
#define RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__32BIT_COUNT_REG CYREG_UDB_W32_CTL_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_UDB_W8_CTL_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_UDB_W8_CTL_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define RFID_REG_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_00
#define RFID_REG_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_UDB_W8_MSK_00

/* Reset_ISR */
#define Reset_ISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Reset_ISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Reset_ISR__INTC_MASK 0x10000u
#define Reset_ISR__INTC_NUMBER 16u
#define Reset_ISR__INTC_PRIOR_MASK 0xC0u
#define Reset_ISR__INTC_PRIOR_NUM 3u
#define Reset_ISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define Reset_ISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define Reset_ISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Count_Bits */
#define Count_Bits_Counter7__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define Count_Bits_Counter7__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Count_Bits_Counter7__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_02
#define Count_Bits_Counter7__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_02
#define Count_Bits_Counter7__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_02
#define Count_Bits_Counter7__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_02
#define Count_Bits_Counter7__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Count_Bits_Counter7__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_02
#define Count_Bits_Counter7__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_02
#define Count_Bits_Counter7__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define Count_Bits_Counter7__CONTROL_REG CYREG_UDB_W8_CTL_02
#define Count_Bits_Counter7__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Count_Bits_Counter7__COUNT_REG CYREG_UDB_W8_CTL_02
#define Count_Bits_Counter7__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_02
#define Count_Bits_Counter7__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Count_Bits_Counter7__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_02
#define Count_Bits_Counter7__PERIOD_REG CYREG_UDB_W8_MSK_02

/* Clock_12KHz */
#define Clock_12KHz__DIVIDER_MASK 0x0000FFFFu
#define Clock_12KHz__ENABLE CYREG_CLK_DIVIDER_B00
#define Clock_12KHz__ENABLE_MASK 0x80000000u
#define Clock_12KHz__MASK 0x80000000u
#define Clock_12KHz__REGISTER CYREG_CLK_DIVIDER_B00

/* Reset_Timer_cy_m0s8_tcpwm_1 */
#define Reset_Timer_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Reset_Timer_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Reset_Timer_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Reset_Timer_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Reset_Timer_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Reset_Timer_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Reset_Timer_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Reset_Timer_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Reset_Timer_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Reset_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Reset_Timer_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define Reset_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Reset_Timer_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Reset_Timer_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Reset_Timer_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
#define CY_PROJECT_NAME "Patrulator"
#define CY_VERSION "PSoC Creator  3.2"
#define CYDEV_BCLK__HFCLK__HZ 3000000U
#define CYDEV_BCLK__HFCLK__KHZ 3000U
#define CYDEV_BCLK__HFCLK__MHZ 3U
#define CYDEV_BCLK__SYSCLK__HZ 3000000U
#define CYDEV_BCLK__SYSCLK__KHZ 3000U
#define CYDEV_BCLK__SYSCLK__MHZ 3U
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 12u
#define CYDEV_CHIP_DIE_PSOC4A 5u
#define CYDEV_CHIP_DIE_PSOC5LP 11u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 5u
#define CYDEV_CHIP_MEMBER_4C 9u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 6u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4L 8u
#define CYDEV_CHIP_MEMBER_4M 7u
#define CYDEV_CHIP_MEMBER_5A 11u
#define CYDEV_CHIP_MEMBER_5B 10u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
