ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB335:
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32h7xx_hal_msp.c ****   *
  17:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32h7xx_hal_msp.c ****   */
  19:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32h7xx_hal_msp.c **** 
  21:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32h7xx_hal_msp.c **** 
  24:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32h7xx_hal_msp.c **** 
  26:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32h7xx_hal_msp.c **** 
  29:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  31:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  33:Core/Src/stm32h7xx_hal_msp.c **** 
  34:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  36:Core/Src/stm32h7xx_hal_msp.c **** 
  37:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  38:Core/Src/stm32h7xx_hal_msp.c **** 
  39:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  41:Core/Src/stm32h7xx_hal_msp.c **** 
  42:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  43:Core/Src/stm32h7xx_hal_msp.c **** 
  44:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  46:Core/Src/stm32h7xx_hal_msp.c **** 
  47:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  48:Core/Src/stm32h7xx_hal_msp.c **** 
  49:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/stm32h7xx_hal_msp.c **** 
  52:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  53:Core/Src/stm32h7xx_hal_msp.c **** 
  54:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  55:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  56:Core/Src/stm32h7xx_hal_msp.c **** 
  57:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  58:Core/Src/stm32h7xx_hal_msp.c **** 
  59:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/stm32h7xx_hal_msp.c **** 
  61:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  62:Core/Src/stm32h7xx_hal_msp.c **** /**
  63:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32h7xx_hal_msp.c ****   */
  65:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 66 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  67:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32h7xx_hal_msp.c **** 
  69:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32h7xx_hal_msp.c **** 
  71:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 71 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 71 3 view .LVU2
  40              		.loc 1 71 3 view .LVU3
  41 0004 0A4B     		ldr	r3, .L3
  42 0006 D3F8F420 		ldr	r2, [r3, #244]
  43 000a 42F00202 		orr	r2, r2, #2
  44 000e C3F8F420 		str	r2, [r3, #244]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 3


  45              		.loc 1 71 3 view .LVU4
  46 0012 D3F8F430 		ldr	r3, [r3, #244]
  47 0016 03F00203 		and	r3, r3, #2
  48 001a 0193     		str	r3, [sp, #4]
  49              		.loc 1 71 3 view .LVU5
  50 001c 019B     		ldr	r3, [sp, #4]
  51              	.LBE2:
  52              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32h7xx_hal_msp.c **** 
  73:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32h7xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  75:Core/Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  53              		.loc 1 75 3 view .LVU7
  54 001e 0022     		movs	r2, #0
  55 0020 0F21     		movs	r1, #15
  56 0022 6FF00100 		mvn	r0, #1
  57 0026 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  58              	.LVL0:
  76:Core/Src/stm32h7xx_hal_msp.c **** 
  77:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32h7xx_hal_msp.c **** 
  79:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32h7xx_hal_msp.c **** }
  59              		.loc 1 80 1 is_stmt 0 view .LVU8
  60 002a 03B0     		add	sp, sp, #12
  61              		.cfi_def_cfa_offset 4
  62              		@ sp needed
  63 002c 5DF804FB 		ldr	pc, [sp], #4
  64              	.L4:
  65              		.align	2
  66              	.L3:
  67 0030 00440258 		.word	1476543488
  68              		.cfi_endproc
  69              	.LFE335:
  71              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  72              		.align	1
  73              		.global	HAL_ADC_MspInit
  74              		.syntax unified
  75              		.thumb
  76              		.thumb_func
  78              	HAL_ADC_MspInit:
  79              	.LVL1:
  80              	.LFB336:
  81:Core/Src/stm32h7xx_hal_msp.c **** 
  82:Core/Src/stm32h7xx_hal_msp.c **** /**
  83:Core/Src/stm32h7xx_hal_msp.c **** * @brief ADC MSP Initialization
  84:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32h7xx_hal_msp.c **** * @param hadc: ADC handle pointer
  86:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32h7xx_hal_msp.c **** */
  88:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  89:Core/Src/stm32h7xx_hal_msp.c **** {
  81              		.loc 1 89 1 is_stmt 1 view -0
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 224
  84              		@ frame_needed = 0, uses_anonymous_args = 0
  85              		.loc 1 89 1 is_stmt 0 view .LVU10
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 4


  86 0000 30B5     		push	{r4, r5, lr}
  87              		.cfi_def_cfa_offset 12
  88              		.cfi_offset 4, -12
  89              		.cfi_offset 5, -8
  90              		.cfi_offset 14, -4
  91 0002 B9B0     		sub	sp, sp, #228
  92              		.cfi_def_cfa_offset 240
  93 0004 0446     		mov	r4, r0
  90:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  94              		.loc 1 90 3 is_stmt 1 view .LVU11
  95              		.loc 1 90 20 is_stmt 0 view .LVU12
  96 0006 0021     		movs	r1, #0
  97 0008 3391     		str	r1, [sp, #204]
  98 000a 3491     		str	r1, [sp, #208]
  99 000c 3591     		str	r1, [sp, #212]
 100 000e 3691     		str	r1, [sp, #216]
 101 0010 3791     		str	r1, [sp, #220]
  91:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 102              		.loc 1 91 3 is_stmt 1 view .LVU13
 103              		.loc 1 91 28 is_stmt 0 view .LVU14
 104 0012 C022     		movs	r2, #192
 105 0014 02A8     		add	r0, sp, #8
 106              	.LVL2:
 107              		.loc 1 91 28 view .LVU15
 108 0016 FFF7FEFF 		bl	memset
 109              	.LVL3:
  92:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 110              		.loc 1 92 3 is_stmt 1 view .LVU16
 111              		.loc 1 92 10 is_stmt 0 view .LVU17
 112 001a 2268     		ldr	r2, [r4]
 113              		.loc 1 92 5 view .LVU18
 114 001c 364B     		ldr	r3, .L13
 115 001e 9A42     		cmp	r2, r3
 116 0020 01D0     		beq	.L10
 117              	.L5:
  93:Core/Src/stm32h7xx_hal_msp.c ****   {
  94:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  95:Core/Src/stm32h7xx_hal_msp.c **** 
  96:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  97:Core/Src/stm32h7xx_hal_msp.c **** 
  98:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
  99:Core/Src/stm32h7xx_hal_msp.c ****   */
 100:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 101:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2M = 4;
 102:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2N = 9;
 103:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2P = 2;
 104:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2Q = 2;
 105:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2R = 2;
 106:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 107:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 108:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2FRACN = 3072.0;
 109:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 110:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 111:Core/Src/stm32h7xx_hal_msp.c ****     {
 112:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 113:Core/Src/stm32h7xx_hal_msp.c ****     }
 114:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 5


 115:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 116:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_ENABLE();
 117:Core/Src/stm32h7xx_hal_msp.c **** 
 118:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 119:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 120:Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> ADC1_INP3
 121:Core/Src/stm32h7xx_hal_msp.c ****     */
 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 123:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 124:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 125:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 126:Core/Src/stm32h7xx_hal_msp.c **** 
 127:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 DMA Init */
 128:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 Init */
 129:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Stream0;
 130:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 131:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 132:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 133:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 134:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 135:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 136:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 137:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 138:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 139:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 140:Core/Src/stm32h7xx_hal_msp.c ****     {
 141:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 142:Core/Src/stm32h7xx_hal_msp.c ****     }
 143:Core/Src/stm32h7xx_hal_msp.c **** 
 144:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 145:Core/Src/stm32h7xx_hal_msp.c **** 
 146:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 interrupt Init */
 147:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 148:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 149:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 150:Core/Src/stm32h7xx_hal_msp.c **** 
 151:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 152:Core/Src/stm32h7xx_hal_msp.c ****   }
 153:Core/Src/stm32h7xx_hal_msp.c **** 
 154:Core/Src/stm32h7xx_hal_msp.c **** }
 118              		.loc 1 154 1 view .LVU19
 119 0022 39B0     		add	sp, sp, #228
 120              		.cfi_remember_state
 121              		.cfi_def_cfa_offset 12
 122              		@ sp needed
 123 0024 30BD     		pop	{r4, r5, pc}
 124              	.LVL4:
 125              	.L10:
 126              		.cfi_restore_state
 100:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2M = 4;
 127              		.loc 1 100 5 is_stmt 1 view .LVU20
 100:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2M = 4;
 128              		.loc 1 100 46 is_stmt 0 view .LVU21
 129 0026 4FF40022 		mov	r2, #524288
 130 002a 0023     		movs	r3, #0
 131 002c CDE90223 		strd	r2, [sp, #8]
 101:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2N = 9;
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 6


 132              		.loc 1 101 5 is_stmt 1 view .LVU22
 101:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2N = 9;
 133              		.loc 1 101 36 is_stmt 0 view .LVU23
 134 0030 0423     		movs	r3, #4
 135 0032 0493     		str	r3, [sp, #16]
 102:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2P = 2;
 136              		.loc 1 102 5 is_stmt 1 view .LVU24
 102:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2P = 2;
 137              		.loc 1 102 36 is_stmt 0 view .LVU25
 138 0034 0923     		movs	r3, #9
 139 0036 0593     		str	r3, [sp, #20]
 103:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2Q = 2;
 140              		.loc 1 103 5 is_stmt 1 view .LVU26
 103:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2Q = 2;
 141              		.loc 1 103 36 is_stmt 0 view .LVU27
 142 0038 0223     		movs	r3, #2
 143 003a 0693     		str	r3, [sp, #24]
 104:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2R = 2;
 144              		.loc 1 104 5 is_stmt 1 view .LVU28
 104:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2R = 2;
 145              		.loc 1 104 36 is_stmt 0 view .LVU29
 146 003c 0793     		str	r3, [sp, #28]
 105:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 147              		.loc 1 105 5 is_stmt 1 view .LVU30
 105:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 148              		.loc 1 105 36 is_stmt 0 view .LVU31
 149 003e 0893     		str	r3, [sp, #32]
 106:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 150              		.loc 1 106 5 is_stmt 1 view .LVU32
 106:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 151              		.loc 1 106 38 is_stmt 0 view .LVU33
 152 0040 C023     		movs	r3, #192
 153 0042 0993     		str	r3, [sp, #36]
 107:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2FRACN = 3072.0;
 154              		.loc 1 107 5 is_stmt 1 view .LVU34
 107:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2FRACN = 3072.0;
 155              		.loc 1 107 41 is_stmt 0 view .LVU35
 156 0044 2023     		movs	r3, #32
 157 0046 0A93     		str	r3, [sp, #40]
 108:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 158              		.loc 1 108 5 is_stmt 1 view .LVU36
 108:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 159              		.loc 1 108 40 is_stmt 0 view .LVU37
 160 0048 4FF44063 		mov	r3, #3072
 161 004c 0B93     		str	r3, [sp, #44]
 109:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 162              		.loc 1 109 5 is_stmt 1 view .LVU38
 110:Core/Src/stm32h7xx_hal_msp.c ****     {
 163              		.loc 1 110 5 view .LVU39
 110:Core/Src/stm32h7xx_hal_msp.c ****     {
 164              		.loc 1 110 9 is_stmt 0 view .LVU40
 165 004e 02A8     		add	r0, sp, #8
 166 0050 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 167              	.LVL5:
 110:Core/Src/stm32h7xx_hal_msp.c ****     {
 168              		.loc 1 110 8 discriminator 1 view .LVU41
 169 0054 0028     		cmp	r0, #0
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 7


 170 0056 48D1     		bne	.L11
 171              	.L7:
 116:Core/Src/stm32h7xx_hal_msp.c **** 
 172              		.loc 1 116 5 is_stmt 1 view .LVU42
 173              	.LBB3:
 116:Core/Src/stm32h7xx_hal_msp.c **** 
 174              		.loc 1 116 5 view .LVU43
 116:Core/Src/stm32h7xx_hal_msp.c **** 
 175              		.loc 1 116 5 view .LVU44
 176 0058 284B     		ldr	r3, .L13+4
 177 005a D3F8D820 		ldr	r2, [r3, #216]
 178 005e 42F02002 		orr	r2, r2, #32
 179 0062 C3F8D820 		str	r2, [r3, #216]
 116:Core/Src/stm32h7xx_hal_msp.c **** 
 180              		.loc 1 116 5 view .LVU45
 181 0066 D3F8D820 		ldr	r2, [r3, #216]
 182 006a 02F02002 		and	r2, r2, #32
 183 006e 0092     		str	r2, [sp]
 116:Core/Src/stm32h7xx_hal_msp.c **** 
 184              		.loc 1 116 5 view .LVU46
 185 0070 009A     		ldr	r2, [sp]
 186              	.LBE3:
 116:Core/Src/stm32h7xx_hal_msp.c **** 
 187              		.loc 1 116 5 view .LVU47
 118:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 188              		.loc 1 118 5 view .LVU48
 189              	.LBB4:
 118:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 190              		.loc 1 118 5 view .LVU49
 118:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 191              		.loc 1 118 5 view .LVU50
 192 0072 D3F8E020 		ldr	r2, [r3, #224]
 193 0076 42F00102 		orr	r2, r2, #1
 194 007a C3F8E020 		str	r2, [r3, #224]
 118:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 195              		.loc 1 118 5 view .LVU51
 196 007e D3F8E030 		ldr	r3, [r3, #224]
 197 0082 03F00103 		and	r3, r3, #1
 198 0086 0193     		str	r3, [sp, #4]
 118:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 199              		.loc 1 118 5 view .LVU52
 200 0088 019B     		ldr	r3, [sp, #4]
 201              	.LBE4:
 118:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 202              		.loc 1 118 5 view .LVU53
 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 203              		.loc 1 122 5 view .LVU54
 122:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 204              		.loc 1 122 25 is_stmt 0 view .LVU55
 205 008a 4023     		movs	r3, #64
 206 008c 3393     		str	r3, [sp, #204]
 123:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 123 5 is_stmt 1 view .LVU56
 123:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 208              		.loc 1 123 26 is_stmt 0 view .LVU57
 209 008e 0323     		movs	r3, #3
 210 0090 3493     		str	r3, [sp, #208]
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 8


 124:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 211              		.loc 1 124 5 is_stmt 1 view .LVU58
 124:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 212              		.loc 1 124 26 is_stmt 0 view .LVU59
 213 0092 0025     		movs	r5, #0
 214 0094 3595     		str	r5, [sp, #212]
 125:Core/Src/stm32h7xx_hal_msp.c **** 
 215              		.loc 1 125 5 is_stmt 1 view .LVU60
 216 0096 33A9     		add	r1, sp, #204
 217 0098 1948     		ldr	r0, .L13+8
 218 009a FFF7FEFF 		bl	HAL_GPIO_Init
 219              	.LVL6:
 129:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 220              		.loc 1 129 5 view .LVU61
 129:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 221              		.loc 1 129 24 is_stmt 0 view .LVU62
 222 009e 1948     		ldr	r0, .L13+12
 223 00a0 194B     		ldr	r3, .L13+16
 224 00a2 0360     		str	r3, [r0]
 130:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 225              		.loc 1 130 5 is_stmt 1 view .LVU63
 130:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 226              		.loc 1 130 28 is_stmt 0 view .LVU64
 227 00a4 0923     		movs	r3, #9
 228 00a6 4360     		str	r3, [r0, #4]
 131:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 229              		.loc 1 131 5 is_stmt 1 view .LVU65
 131:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 230              		.loc 1 131 30 is_stmt 0 view .LVU66
 231 00a8 8560     		str	r5, [r0, #8]
 132:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 232              		.loc 1 132 5 is_stmt 1 view .LVU67
 132:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 233              		.loc 1 132 30 is_stmt 0 view .LVU68
 234 00aa C560     		str	r5, [r0, #12]
 133:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 235              		.loc 1 133 5 is_stmt 1 view .LVU69
 133:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 236              		.loc 1 133 27 is_stmt 0 view .LVU70
 237 00ac 4FF48063 		mov	r3, #1024
 238 00b0 0361     		str	r3, [r0, #16]
 134:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 239              		.loc 1 134 5 is_stmt 1 view .LVU71
 134:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 240              		.loc 1 134 40 is_stmt 0 view .LVU72
 241 00b2 4FF40063 		mov	r3, #2048
 242 00b6 4361     		str	r3, [r0, #20]
 135:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 243              		.loc 1 135 5 is_stmt 1 view .LVU73
 135:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 244              		.loc 1 135 37 is_stmt 0 view .LVU74
 245 00b8 4FF40053 		mov	r3, #8192
 246 00bc 8361     		str	r3, [r0, #24]
 136:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 247              		.loc 1 136 5 is_stmt 1 view .LVU75
 136:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 248              		.loc 1 136 25 is_stmt 0 view .LVU76
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 9


 249 00be 4FF48073 		mov	r3, #256
 250 00c2 C361     		str	r3, [r0, #28]
 137:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 251              		.loc 1 137 5 is_stmt 1 view .LVU77
 137:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 252              		.loc 1 137 29 is_stmt 0 view .LVU78
 253 00c4 4FF40033 		mov	r3, #131072
 254 00c8 0362     		str	r3, [r0, #32]
 138:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 255              		.loc 1 138 5 is_stmt 1 view .LVU79
 138:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 256              		.loc 1 138 29 is_stmt 0 view .LVU80
 257 00ca 4562     		str	r5, [r0, #36]
 139:Core/Src/stm32h7xx_hal_msp.c ****     {
 258              		.loc 1 139 5 is_stmt 1 view .LVU81
 139:Core/Src/stm32h7xx_hal_msp.c ****     {
 259              		.loc 1 139 9 is_stmt 0 view .LVU82
 260 00cc FFF7FEFF 		bl	HAL_DMA_Init
 261              	.LVL7:
 139:Core/Src/stm32h7xx_hal_msp.c ****     {
 262              		.loc 1 139 8 discriminator 1 view .LVU83
 263 00d0 70B9     		cbnz	r0, .L12
 264              	.L8:
 144:Core/Src/stm32h7xx_hal_msp.c **** 
 265              		.loc 1 144 5 is_stmt 1 view .LVU84
 144:Core/Src/stm32h7xx_hal_msp.c **** 
 266              		.loc 1 144 5 view .LVU85
 267 00d2 0C4B     		ldr	r3, .L13+12
 268 00d4 E364     		str	r3, [r4, #76]
 144:Core/Src/stm32h7xx_hal_msp.c **** 
 269              		.loc 1 144 5 view .LVU86
 270 00d6 9C63     		str	r4, [r3, #56]
 144:Core/Src/stm32h7xx_hal_msp.c **** 
 271              		.loc 1 144 5 view .LVU87
 147:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC_IRQn);
 272              		.loc 1 147 5 view .LVU88
 273 00d8 0022     		movs	r2, #0
 274 00da 0521     		movs	r1, #5
 275 00dc 1220     		movs	r0, #18
 276 00de FFF7FEFF 		bl	HAL_NVIC_SetPriority
 277              	.LVL8:
 148:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 278              		.loc 1 148 5 view .LVU89
 279 00e2 1220     		movs	r0, #18
 280 00e4 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 281              	.LVL9:
 282              		.loc 1 154 1 is_stmt 0 view .LVU90
 283 00e8 9BE7     		b	.L5
 284              	.L11:
 112:Core/Src/stm32h7xx_hal_msp.c ****     }
 285              		.loc 1 112 7 is_stmt 1 view .LVU91
 286 00ea FFF7FEFF 		bl	Error_Handler
 287              	.LVL10:
 288 00ee B3E7     		b	.L7
 289              	.L12:
 141:Core/Src/stm32h7xx_hal_msp.c ****     }
 290              		.loc 1 141 7 view .LVU92
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 10


 291 00f0 FFF7FEFF 		bl	Error_Handler
 292              	.LVL11:
 293 00f4 EDE7     		b	.L8
 294              	.L14:
 295 00f6 00BF     		.align	2
 296              	.L13:
 297 00f8 00200240 		.word	1073881088
 298 00fc 00440258 		.word	1476543488
 299 0100 00000258 		.word	1476526080
 300 0104 00000000 		.word	hdma_adc1
 301 0108 10000240 		.word	1073872912
 302              		.cfi_endproc
 303              	.LFE336:
 305              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 306              		.align	1
 307              		.global	HAL_ADC_MspDeInit
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 312              	HAL_ADC_MspDeInit:
 313              	.LVL12:
 314              	.LFB337:
 155:Core/Src/stm32h7xx_hal_msp.c **** 
 156:Core/Src/stm32h7xx_hal_msp.c **** /**
 157:Core/Src/stm32h7xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 158:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 159:Core/Src/stm32h7xx_hal_msp.c **** * @param hadc: ADC handle pointer
 160:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 161:Core/Src/stm32h7xx_hal_msp.c **** */
 162:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 163:Core/Src/stm32h7xx_hal_msp.c **** {
 315              		.loc 1 163 1 view -0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 0
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 164:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 319              		.loc 1 164 3 view .LVU94
 320              		.loc 1 164 10 is_stmt 0 view .LVU95
 321 0000 0268     		ldr	r2, [r0]
 322              		.loc 1 164 5 view .LVU96
 323 0002 0C4B     		ldr	r3, .L22
 324 0004 9A42     		cmp	r2, r3
 325 0006 00D0     		beq	.L21
 326 0008 7047     		bx	lr
 327              	.L21:
 163:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 328              		.loc 1 163 1 view .LVU97
 329 000a 10B5     		push	{r4, lr}
 330              		.cfi_def_cfa_offset 8
 331              		.cfi_offset 4, -8
 332              		.cfi_offset 14, -4
 333 000c 0446     		mov	r4, r0
 165:Core/Src/stm32h7xx_hal_msp.c ****   {
 166:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 167:Core/Src/stm32h7xx_hal_msp.c **** 
 168:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 169:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 11


 170:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_DISABLE();
 334              		.loc 1 170 5 is_stmt 1 view .LVU98
 335 000e 0A4A     		ldr	r2, .L22+4
 336 0010 D2F8D830 		ldr	r3, [r2, #216]
 337 0014 23F02003 		bic	r3, r3, #32
 338 0018 C2F8D830 		str	r3, [r2, #216]
 171:Core/Src/stm32h7xx_hal_msp.c **** 
 172:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 173:Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> ADC1_INP3
 174:Core/Src/stm32h7xx_hal_msp.c ****     */
 175:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 339              		.loc 1 175 5 view .LVU99
 340 001c 4021     		movs	r1, #64
 341 001e 0748     		ldr	r0, .L22+8
 342              	.LVL13:
 343              		.loc 1 175 5 is_stmt 0 view .LVU100
 344 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 345              	.LVL14:
 176:Core/Src/stm32h7xx_hal_msp.c **** 
 177:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 178:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 346              		.loc 1 178 5 is_stmt 1 view .LVU101
 347 0024 E06C     		ldr	r0, [r4, #76]
 348 0026 FFF7FEFF 		bl	HAL_DMA_DeInit
 349              	.LVL15:
 179:Core/Src/stm32h7xx_hal_msp.c **** 
 180:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 181:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(ADC_IRQn);
 350              		.loc 1 181 5 view .LVU102
 351 002a 1220     		movs	r0, #18
 352 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 353              	.LVL16:
 182:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 183:Core/Src/stm32h7xx_hal_msp.c **** 
 184:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 185:Core/Src/stm32h7xx_hal_msp.c ****   }
 186:Core/Src/stm32h7xx_hal_msp.c **** 
 187:Core/Src/stm32h7xx_hal_msp.c **** }
 354              		.loc 1 187 1 is_stmt 0 view .LVU103
 355 0030 10BD     		pop	{r4, pc}
 356              	.LVL17:
 357              	.L23:
 358              		.loc 1 187 1 view .LVU104
 359 0032 00BF     		.align	2
 360              	.L22:
 361 0034 00200240 		.word	1073881088
 362 0038 00440258 		.word	1476543488
 363 003c 00000258 		.word	1476526080
 364              		.cfi_endproc
 365              	.LFE337:
 367              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 368              		.align	1
 369              		.global	HAL_TIM_Base_MspInit
 370              		.syntax unified
 371              		.thumb
 372              		.thumb_func
 374              	HAL_TIM_Base_MspInit:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 12


 375              	.LVL18:
 376              	.LFB338:
 188:Core/Src/stm32h7xx_hal_msp.c **** 
 189:Core/Src/stm32h7xx_hal_msp.c **** /**
 190:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 191:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 192:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 193:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 194:Core/Src/stm32h7xx_hal_msp.c **** */
 195:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 196:Core/Src/stm32h7xx_hal_msp.c **** {
 377              		.loc 1 196 1 is_stmt 1 view -0
 378              		.cfi_startproc
 379              		@ args = 0, pretend = 0, frame = 8
 380              		@ frame_needed = 0, uses_anonymous_args = 0
 381              		@ link register save eliminated.
 197:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 382              		.loc 1 197 3 view .LVU106
 383              		.loc 1 197 15 is_stmt 0 view .LVU107
 384 0000 0368     		ldr	r3, [r0]
 385              		.loc 1 197 5 view .LVU108
 386 0002 B3F1804F 		cmp	r3, #1073741824
 387 0006 00D0     		beq	.L30
 388 0008 7047     		bx	lr
 389              	.L30:
 196:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 390              		.loc 1 196 1 view .LVU109
 391 000a 82B0     		sub	sp, sp, #8
 392              		.cfi_def_cfa_offset 8
 198:Core/Src/stm32h7xx_hal_msp.c ****   {
 199:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 200:Core/Src/stm32h7xx_hal_msp.c **** 
 201:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 202:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 203:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 393              		.loc 1 203 5 is_stmt 1 view .LVU110
 394              	.LBB5:
 395              		.loc 1 203 5 view .LVU111
 396              		.loc 1 203 5 view .LVU112
 397 000c 074B     		ldr	r3, .L31
 398 000e D3F8E820 		ldr	r2, [r3, #232]
 399 0012 42F00102 		orr	r2, r2, #1
 400 0016 C3F8E820 		str	r2, [r3, #232]
 401              		.loc 1 203 5 view .LVU113
 402 001a D3F8E830 		ldr	r3, [r3, #232]
 403 001e 03F00103 		and	r3, r3, #1
 404 0022 0193     		str	r3, [sp, #4]
 405              		.loc 1 203 5 view .LVU114
 406 0024 019B     		ldr	r3, [sp, #4]
 407              	.LBE5:
 408              		.loc 1 203 5 discriminator 1 view .LVU115
 204:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 205:Core/Src/stm32h7xx_hal_msp.c **** 
 206:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 207:Core/Src/stm32h7xx_hal_msp.c ****   }
 208:Core/Src/stm32h7xx_hal_msp.c **** 
 209:Core/Src/stm32h7xx_hal_msp.c **** }
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 13


 409              		.loc 1 209 1 is_stmt 0 view .LVU116
 410 0026 02B0     		add	sp, sp, #8
 411              		.cfi_def_cfa_offset 0
 412              		@ sp needed
 413 0028 7047     		bx	lr
 414              	.L32:
 415 002a 00BF     		.align	2
 416              	.L31:
 417 002c 00440258 		.word	1476543488
 418              		.cfi_endproc
 419              	.LFE338:
 421              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 422              		.align	1
 423              		.global	HAL_TIM_Base_MspDeInit
 424              		.syntax unified
 425              		.thumb
 426              		.thumb_func
 428              	HAL_TIM_Base_MspDeInit:
 429              	.LVL19:
 430              	.LFB339:
 210:Core/Src/stm32h7xx_hal_msp.c **** 
 211:Core/Src/stm32h7xx_hal_msp.c **** /**
 212:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 213:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 214:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 215:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 216:Core/Src/stm32h7xx_hal_msp.c **** */
 217:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 218:Core/Src/stm32h7xx_hal_msp.c **** {
 431              		.loc 1 218 1 is_stmt 1 view -0
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 0
 434              		@ frame_needed = 0, uses_anonymous_args = 0
 435              		@ link register save eliminated.
 219:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 436              		.loc 1 219 3 view .LVU118
 437              		.loc 1 219 15 is_stmt 0 view .LVU119
 438 0000 0368     		ldr	r3, [r0]
 439              		.loc 1 219 5 view .LVU120
 440 0002 B3F1804F 		cmp	r3, #1073741824
 441 0006 00D0     		beq	.L35
 442              	.L33:
 220:Core/Src/stm32h7xx_hal_msp.c ****   {
 221:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 222:Core/Src/stm32h7xx_hal_msp.c **** 
 223:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 224:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 225:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 226:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 227:Core/Src/stm32h7xx_hal_msp.c **** 
 228:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 229:Core/Src/stm32h7xx_hal_msp.c ****   }
 230:Core/Src/stm32h7xx_hal_msp.c **** 
 231:Core/Src/stm32h7xx_hal_msp.c **** }
 443              		.loc 1 231 1 view .LVU121
 444 0008 7047     		bx	lr
 445              	.L35:
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 14


 225:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 446              		.loc 1 225 5 is_stmt 1 view .LVU122
 447 000a 044A     		ldr	r2, .L36
 448 000c D2F8E830 		ldr	r3, [r2, #232]
 449 0010 23F00103 		bic	r3, r3, #1
 450 0014 C2F8E830 		str	r3, [r2, #232]
 451              		.loc 1 231 1 is_stmt 0 view .LVU123
 452 0018 F6E7     		b	.L33
 453              	.L37:
 454 001a 00BF     		.align	2
 455              	.L36:
 456 001c 00440258 		.word	1476543488
 457              		.cfi_endproc
 458              	.LFE339:
 460              		.text
 461              	.Letext0:
 462              		.file 2 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h750xx.h"
 463              		.file 3 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 464              		.file 4 "C:/Users/gamin/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 465              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 466              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 467              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 468              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 469              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 470              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 471              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 472              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 473              		.file 13 "Core/Inc/main.h"
 474              		.file 14 "<built-in>"
ARM GAS  C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:20     .text.HAL_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:67     .text.HAL_MspInit:00000030 $d
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:72     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:78     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:297    .text.HAL_ADC_MspInit:000000f8 $d
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:306    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:312    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:361    .text.HAL_ADC_MspDeInit:00000034 $d
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:368    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:374    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:417    .text.HAL_TIM_Base_MspInit:0000002c $d
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:422    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:428    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\gamin\AppData\Local\Temp\ccf4JDIw.s:456    .text.HAL_TIM_Base_MspDeInit:0000001c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_EnableIRQ
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
