|DUT
input_vector[0] => Serial_Adder:add_instance.clock
input_vector[1] => Serial_Adder:add_instance.b
input_vector[2] => Serial_Adder:add_instance.a
input_vector[3] => Serial_Adder:add_instance.reset
output_vector[0] << Serial_Adder:add_instance.s


|DUT|serial_adder:add_instance
a => s.IN0
a => state_transition_proc1.IN0
b => s.IN1
b => state_transition_proc1.IN1
reset => y_present1.OUTPUTSELECT
reset => s.IN1
reset => s.IN1
clock => y_present1.CLK
s <= s.DB_MAX_OUTPUT_PORT_TYPE


