[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMX2582RHAR production of TEXAS INSTRUMENTS from the text:Charge \nPumpVtune \n(pin 35)Cpout \n(pin 12)\nRFoutAP \n(pin 23)\nSigma-Delta\nModulator\nN DividerOSCin \nDouberPost-R\nDividerMultiplierPre-R\nDivider¥VccRFoutAM \n(pin 22)\nRFoutBP \n(pin 18)Vcc\nPrescalerChannel \nDividerExternal Loop Filter\nPhase \nDetector\nOutput \nBufferOSCin \nBuffer\nSerial Interface\nControl  SDI (pin 17)SCK (pin 16)CSB (pin 24)\nSDO / LD (pin 20)OSCinP \n(pin 8)\nOSCinM \n(pin 9)Input \nSignal\nRFoutBM \n(pin 19)MUX\nMUX\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nLMX2582 HighPerformance, Wideband PLLatinum ™RFSynthesizer WithIntegrated VCO\n11Features\n1•Output Frequency Range from 20to5500 MHz\n•Industry Leading Phase Noise Performance\n–VCO Phase Noise: –144.5 dBc/Hz at1-MHz\nOffset for1.8-GHz Output\n–Normalized PLL Noise Floor: –231dBc/Hz\n–Normalized PLL Flicker Noise: –126dBc/Hz\n–47-fs RMS Jitter (12kHz to20MHz) for1.8\nGHz Output\n•Input Clock Frequency Upto1400 MHz\n•Phase Detector Frequency Upto200MHz,\nandUpto400MHz inInteger-N Mode\n•Supports Fractional-N andInteger-N Modes\n•Dual Differential Outputs\n•Innovative Solution toReduce Spurs\n•Programmable Phase Adjustment\n•Programmable Charge Pump Current\n•Programmable Output Power Level\n•SPIoruWire (4-Wire Serial Interface)\n•Single Power Supply Operation: 3.3V\n2Applications\n•Test andMeasurement Equipment\n•Cellular Base-Station\n•Microwave Backhaul\n•High-Performance Clock Source forHigh-Speed\nData Converters\n•Software Defined Radio3Description\nThe LMX25 82device isalow-noise, wideband RF\nPLL with integrated VCO that supports afrequency\nrange from 20MHz to5.5GHz. The device supports\nboth fractional-N and integer-N modes, with a32-bit\nfractional divider allowing fine frequency selection.\nIntegrated noise of47fsfor1.8-GHz output makes it\nanideal low-noise source. Combining best-in-class\nPLL and integrated VCO noise with integrated LDOs,\nthis device removes theneed formultiple discrete\ndevices inhigh performance systems.\nThe device accepts input frequencies upto1.4GHz,\nwhich combined with frequency dividers and\nprogrammable low noise multiplier allows flexible\nfrequency planning. The additional programmable\nlow-noise multiplier lets users mitigate theimpact of\ninteger boundary spurs. InFractional-N mode, the\ndevice can adjust the output phase bya32-bit\nresolution. Forapplications that need fast frequency\nchanges, thedevice supports afastcalibration option\nwhich takes less than 25µs.\nThis performance isachieved byusing single 3.3-V\nsupply. Itsupports 2flexible differential outputs that\ncan beconfigured assingle-ended outputs aswell.\nUsers can choose toprogram one output from the\nVCO and thesecond from thechannel divider. When\nnot being used, each output can be muted\nseparately.\nDevice Information(1)\nPART NUMBER DESCRIPTION BODY SIZE (NOM)\nLMX2582RHAT\nLMX2582RHARWQFN (40) 6.00 mm×6.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\n(2)T=Tape; R=Reel\nSimplified Schematic\n2LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 6\n6.1 Absolute Maximum Ratings ...................................... 6\n6.2 ESD Ratings ............................................................ 6\n6.3 Recommended Operating Conditions ....................... 6\n6.4 Thermal Information .................................................. 6\n6.5 Electrical Characteristics ........................................... 7\n6.6 Timing Requirements ................................................ 8\n6.7 Typical Characteristics ............................................ 10\n7Detailed Description ............................................ 13\n7.1 Overview ................................................................. 13\n7.2 Functional Block Diagram ....................................... 13\n7.3 Functional Description ............................................. 13\n7.4 Device Functional Modes ........................................ 187.5 Programming .......................................................... 18\n7.6 Register Maps ......................................................... 19\n8Application andImplementation ........................ 29\n8.1 Application Information ............................................ 29\n8.2 Typical Application ................................................. 36\n9Power Supply Recommendations ...................... 38\n10Layout ................................................................... 38\n10.1 Layout Guidelines ................................................. 38\n10.2 Layout Example .................................................... 38\n11Device andDocumentation Support ................. 39\n11.1 Device Support .................................................... 39\n11.2 Documentation Support ....................................... 39\n11.3 Receiving Notification ofDocumentation Updates 39\n11.4 Community Resources .......................................... 39\n11.5 Trademarks ........................................................... 39\n11.6 Electrostatic Discharge Caution ............................ 39\n11.7 Glossary ................................................................ 39\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 40\n4Revision History\nChanges from Revision C(July 2017) toRevision D Page\n•Switched theRFoutBP andRFoutBM pins inthepinout diagram .......................................................................................... 4\n•Changed register 0,7,30,and46descriptions ................................................................................................................... 19\nChanges from Revision B(February 2017) toRevision C Page\n•Changed Channel Divider Setting asaFunction oftheDesired Output Frequency table ................................................... 16\nChanges from Revision A(December 2015) toRevision B Page\n•Removed <25-µsFast Calibration Mode bullet from Features ............................................................................................. 1\n•Updated data sheet texttothelatest documentation andtranslations standards ................................................................ 1\n•Changed pin30name from: Rext to:NC............................................................................................................................... 4\n•Changed CDM value from: ±1250 Vto:±750V..................................................................................................................... 6\n•Changed parameter name from: Maximum reference input frequency to:reference input frequency ................................... 7\n•Removed thecharge pump current TYP range \'0to12\'andsplit range intoMIN (0)andMAX (12) columns ..................... 7\n•Added 10kHz testconditions forthePNopen loopparameter .................................................................................................. 8\n•Added HD2, HD3, andSpur_PFD parameters totheElectrical Characteristics table ........................................................... 8\n•Changed thehigh level input voltage minimum value offrom: 1.8to:1.4............................................................................ 8\n•Moved alltypical values intheTiming Requirements table tominimum column .................................................................. 8\n•Changed textfrom: therising edge oftheLEsignal to:therising edge ofthelastCLK signal ............................................. 9\n•Changed textfrom: theshift registers toanactual counter to:theshift registers toaregister bank ..................................... 9\n•Changed high input value from: 700to:200 ....................................................................................................................... 14\n•Changed high input value from: 1400 to:400 ..................................................................................................................... 14\n•Changed minimum output frequency step from: Fpd /PLL_DEN to:Fpd ×PLL_N_PRE /PLL_DEN /[Channel\ndivider value] ......................................................................................................................................................................... 15\n•Added content totheVoltage Controlled Oscillator section ................................................................................................. 15\n3LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated•Changed textfrom: output dividers to:channel dividers ..................................................................................................... 15\n•Changed Channel Divider Setting asaFunction oftheDesired Output Frequency table ................................................... 16\n•Changed output frequency from: 3600 to:3550 .................................................................................................................. 16\n•Changed VCO frequency from: 7200 to:7100 .................................................................................................................... 16\n•Changed Phase shift (degrees) from: 360×MASH_SEED /PLL_N_DEN /[Channel divider value] to:360x\nMASH_SEED xPLL_N_PRE /PLL_N_DEN /[Channel divider value] "............................................................................. 17\n•Changed register 7,8,19,23,32,33,34,46,and64descriptions .................................................................................... 19\n•Added registers 20,22,25,59,and61............................................................................................................................... 19\n•Added registers 2,4,and62toRegister Table .................................................................................................................... 20\n•Changed register 38inRegister Table ................................................................................................................................. 20\n•Changed register descriptions from: Program todefault to:Program toRegister Map default values ................................ 21\n•Added R2Register Field Descriptions ................................................................................................................................ 22\n•Added R4Register Field Descriptions ................................................................................................................................ 22\n•Added R62 Register Field Descriptions .............................................................................................................................. 28\n•Updated content intheDecreasing Lock Time section ........................................................................................................ 34\n•Changed typical application image ...................................................................................................................................... 36\n•Changed charge pump value from: 4.8to:20...................................................................................................................... 36\n•Changed R2value from: 0.068 to:68.................................................................................................................................. 36\nChanges from Original (December 2015) toRevision A Page\n•Changed device status from product preview toproduction data, andreleased fulldata sheet ........................................... 1\nCE\nVbiasVCO\nVccDIGGNDGND\nGNDNC\nOSCinP\nOSCinM\nVregIN1\nGNDVccCP\nCPout\nGNDGND\nVccMASH\nSCK\nSDI\nRFoutBM\nRFoutBP\nMUXoutNC\nVrefVCO2\nNC\nVbiasVCO2\nVccVCO2\nGND\nCSB\nRFoutAP\nRFoutAM\nVccBUFGNDGNDVregVCOVccVCOVrefVCOVtuneGNDVbiasVARACNCGND2\n3\n4\n5\n6\n7\n8\n9\n10\n111213141516171819202122232425262728293031323334353637383940\n4LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated5PinConfiguration andFunctions\nRHA Package\n40-Pin WQFN\nTopView\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNAME NO.\nCE 1 Input Chip Enable input. Active high powers onthedevice.\nCPout 12 Output Charge pump output. Recommend connecting C1ofloop filter close topin.\nCSB 24 InputSPIchip select baroruWire latch enable (abbreviated asLEinFigure 1).High\nimpedance CMOS input. 1.8to3.3-V logic.\nDAP GND Ground RFout ground.\nGND2,4,6,13,14,\n25,31,34,39,40Ground VCO ground.\nMUXout 20 OutputProgrammable with register MUXOUT_SEL tobereadback SDO orlock detect\nindicator (active high).\nNC 5,28,30,32 — Notconnected.\nOSCinP 8 InputDifferential reference input clock (+).High input impedance. Requires connecting\nseries capacitor (0.1- µFrecommended).\nOSCinM 9 InputDifferential reference input clock (–).High input impedance. Requires connecting\nseries capacitor (0.1- µFrecommended).\nRFoutAM 22 OutputDifferential output A(–).This output requires apullup component forproper biasing.\nA50-Ωresistor orinductor may beused. Place asclose tooutput aspossible.\nRFoutAP 23 OutputDifferential output A(+).This output requires apullup component forproper biasing.\nA50-Ωresistor orinductor may beused. Place asclose tooutput aspossible.\nRFoutBP 19 OutputDifferential output B(+).This output requires apullup component forproper biasing.\nA50-Ωresistor orinductor may beused. Place asclose tooutput aspossible.\nRFoutBM 18 OutputDifferential output B(–).This output requires apullup component forproper biasing.\nA50-Ωresistor orinductor may beused. Place asclose tooutput aspossible.\nSCK 16 InputSPIoruWire clock (abbreviated asCLK inFigure 1).High impedance CMOS input.\n1.8to3.3-V logic.\n5LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nTYPE DESCRIPTION\nNAME NO.\nSDI 17 InputSPIoruWire data (abbreviated asDATA inFigure 1).High impedance CMOS input.\n1.8to3.3-V logic.\nVbiasVARAC 33 BypassVCO varactor internal voltage, access forbypass. Requires connecting 10-µF\ncapacitor toVCO ground.\nVbiasVCO 3 BypassVCO bias internal voltage, access forbypass. Requires connecting 10-µFcapacitor\ntoVCO ground. Place close topin.\nVbiasVCO2 27 BypassVCO bias internal voltage, access forbypass. Requires connecting 1-µFcapacitor to\nVCO ground.\nVCCBUF 21 Supply Output buffer supply. Requires connecting 0.1-µFcapacitor toRFout ground.\nVCCCP 11 SupplyCharge pump supply. Recommend connecting 0.1-µFcapacitor tocharge pump\nground.\nVCCDIG 7 Supply Digital supply. Recommend connecting 0.1-µFcapacitor todigital ground.\nVCCMASH 15 Supply Digital supply. Recommend connecting 0.1-µFand10-µFcapacitor todigital ground.\nVCCVCO 37 Supply VCO supply. Recommend connecting 0.1-µFand10-µFcapacitor toground.\nVCCVCO2 26 Supply VCO supply. Recommend connecting 0.1-µFand10-µFcapacitor toVCO ground.\nVrefVCO 36 BypassVCO supply internal voltage, access forbypass. Requires connecting 10-µF\ncapacitor toground.\nVrefVCO2 29 BypassVCO supply internal voltage, access forbypass. Requires connecting 10-µF\ncapacitor toVCO ground.\nVregIN 10 BypassInput reference path internal voltage, access forbypass. Requires connecting 1-µF\ncapacitor toground. Place close topin.\nVregVCO 38 BypassVCO supply internal voltage, access forbypass. Requires connecting 1-µFcapacitor\ntoground.\nVtune 35 Input VCO tuning voltage input. This signal should bekept away from noise sources.\n6LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVCC Power supply voltage –0.3 3.6 V\nVIN Input voltage topins other than VCCpins –0.3 VCC+0.3 V\nVOSCin Voltage onOSCin (pin8andpin9)≤1.8with VCC\nApplied≤1with VCC=0 Vpp\nTL Lead temperature (solder 4s) 260 °C\nTJ Junction temperature –40 150 °C\nTstg Storage temperature –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 500-V HBM ispossible with thenecessary precautions. Pins listed as±2500 Vmay actually have higher performance.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 250-V CDM ispossible with thenecessary precautions. Pins listed as±1250 Vmay actually have higher performance.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2500\nV Charged-device model (CDM), perJEDEC specification JESD22-C101(2)±750\nMachine model (MM) ESD stress voltage ±250\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVCC Power supply voltage 3.15 3.45 V\nTA Ambient temperature –40 85 °C\nTJ Junction temperature 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)LMX25 82\nUNIT RHA (WQFN)\n40PINS\nRθJA Junction-to-ambient thermal resistance 30.5 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 15.3 °C/W\nRθJB Junction-to-board thermal resistance 5.4 °C/W\nψJT Junction-to-top characterization parameter 0.2 °C/W\nψJB Junction-to-board characterization parameter 5.3 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 0.9 °C/W\n7LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated(1) Fortypical total current consumption of250mA: 100-MHz input frequency, OSCin doubler bypassed, pre-R divider bypassed, multiplier\nbypassed, post-R divider bypassed, 100-MHz phase detector frequency, 0.468-mA charge pump current, channel divider off,oneoutput\non,5.4GHz output frequency, 50-Ωoutput pullup, 0-dBm output power (differential). See theApplication andImplementation section for\nmore information.\n(2) Foratypical high output power forasingle-ended output, with 50-Ωpullup onboth MandPside, register OUTx_POW =63.Un-used\nside terminated with 50-Ωload.\n(3) There isinternal voltage biasing sotheOSCinM andOSCinP pins must always beAC-coupled (capacitor inseries). Vppd isdifferential\npeak-to-peak voltage swing. Ifthere isadifferential signal (two arenegative polarity ofeach other), thetotal swing isonesubtracted by\ntheother, each should be0.1to1-Vppd. Ifthere isasingle-ended signal, itcanhave 0.2to2Vppd. See theApplication and\nImplementation section formore information.\n(4) Tousephase detector frequencies lower than 5-MHz setregister FCAL_LPFD_ADJ =3.Tousephase detector frequencies higher than\n200MHz, youmust beininteger mode, setregister PFD_CTL =3(tousesingle PFD mode), setFCAL_HPFD_ADJ =3.Formore\ninformation, seetheDetailed Description section.\n(5) The PLL noise contribution ismeasured using aclean reference andawide loop bandwidth andiscomposed intoflicker andflat\ncomponents. PLL_flat =PLL_FOM +20×log(Fvco/Fpd) +10×log(Fpd /1Hz). PLL_flicker (offset) =PLL_flicker_Norm +20×log(Fvco\n/1GHz) –10×log(offset /10kHz). Once these twocomponents arefound, thetotal PLL noise canbecalculated asPLL_Noise =10×\nlog(10PLL_Flat /10+10PLL_flicker /10).\n(6) Nottested inproduction. Ensured bycharacterization. Allowable temperature driftrefers toprogramming thedevice ataninitial\ntemperature andallowing thistemperature todriftwithout reprogramming thedevice, andstillhave thedevice stay inlock. This change\ncould beupordown intemperature andthespecification does notapply totemperatures thatgooutside therecommended operating\ntemperatures ofthedevice.6.5 Electrical Characteristics\n3.15 V≤VCC≤3.45 V,–40°C≤TA≤85°C.\nTypical values areatVCC=3.3V,25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER SUPPLY\nVCC Supply voltage 3.3 V\nICC Supply current Single 5.4-GHz, 0-dBm output(1)250 mA\nIPD Powerdown current 3.7 mA\nOUTPUT CHARACTERISTICS\nFout Output frequency 20 5500 MHz\nPout Typical high output powerOutput =3GHz, 50-Ωpullup, single-\nended(2) 8 dBm\nINPUT SIGNAL PATH\nREFin Reference input frequency 5 1400 MHz\nREFv Reference input voltage AC-coupled, differential(3)0.2 2 Vppd\nMULinInput signal path multiplier input\nfrequency40 70 MHz\nMULoutInput signal path multiplier output\nfrequency180 250 MHz\nPHASE DETECTOR AND CHARGE PUMP\nPDF Phase detector frequency5 200 MHz\nExtended range mode(4)0.25 400 MHz\nCPI Charge pump current Programmable 0 12 mA\nPLL PHASE NOISE\nPLL_flicker_Nor\nmNormalized PLL Flicker Noise(5)–126 dBc/Hz\nPLL_FOMNormalized PLL Noise Floor (PLL\nFigure ofMerit)(5) –231 dBc/Hz\nVCO\n|ΔTCL| Allowable temperature drift(6)VCO notbeing recalibrated 125 °C\n8LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\n3.15 V≤VCC≤3.45 V,–40°C≤TA≤85°C.\nTypical values areatVCC=3.3V,25°C(unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(7) This parameter isverified bycharacterization onevaluation board, nottested inproduction.PNopen loopOutput =900MHz10kHz –105.7\ndBc/Hz100kHz –129.8\n1MHz –150.4\n10MHz -160.6\n100MHz –161.1\nOutput =1.8GHz10kHz –99.5\n100kHz –123.6\n1MHz –144.5\n10MHz –157.2\n100MHz –157.7\nOutput =5.5GHz10kHz –89.7\n100kHz –114.0\n1MHz –134.9\n10MHz –151.3\n100MHz –153.3\nHD2 2ndOrder Harmonic Distortion(7)Testing output A,output at5GHz, output\npower level at8.5-dBm, single-ended\noutput, other endterminated with 50Ω.–27 dBc\nHD3 3rdOrder Harmonic Distortion(7)–25 dBc\nDIGITAL INTERFACE\nVIH High level input voltage 1.4 VCC V\nVIL Low level input voltage 0 0.4 V\nIIH High level input current –25 25 µA\nIIL Low level input current –25 25 µA\nVOH High level output voltage Load/Source Current of–350µAVCC–\n0.4V\nVOL Low level output voltage Load/Sink Current of500µA 0.4 V\nSPIW Highest SPIwrite speed 75 MHz\nSPIR SPIread speed 50 MHz\nSpur_PFD Phase frequency detector spur PFD =20MHz, output =5.4GHz –93 dBc\n6.6 Timing Requirements\n3.15 V≤VCC≤3.45 V,–40°C≤TA≤85°C,except asspecified. Typical values areatVCC=3.3V,TA=25°C\nMIN TYP MAX UNIT\nMICROWIRE TIMING\ntES Clock toenable lowtime\nSee Figure 15 ns\ntCS Data toclock setup time 2 ns\ntCH Data toclock hold time 2 ns\ntCWH Clock pulse width high 5 ns\ntCWL Clock pulse width low 5 ns\ntCES Enable toclock setup time 5 ns\ntEWH Enable pulse width high 2 ns\nLSB MSB\nttCStttCHt\ntCES ttCWLtttCWHt ttESt\ntEWHDATA\nCLK\nLE\n9LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedFigure 1.Serial Data Input Timing Diagram\nThere areseveral considerations forprogramming:\n•Aslew rate ofatleast 30V/µsisrecommended fortheCLK, DATA, LE\n•The DATA isclocked intoashift register oneach rising edge oftheCLK signal. Ontherising edge ofthelast\nCLK signal, thedata issent from theshift registers toaregister bank\n•The LEpinmay beheld high after programming andclock pulses areignored\n•The CLK signal should notbehigh when LEtransitions tolow\n•When CLK andDATA lines areshared between devices, TIrecommends diving down thevoltage totheCLK,\nDATA, andLEpins closer totheminimum voltage. This provides better noise immunity\n•IftheCLK and DATA lines aretoggled while theVCO isinlock, asissometimes thecase when these lines\nareshared with other parts, thephase noise may bedegraded during thetime ofthisprogramming\nOffset (Hz)Phase Noise (dBc/Hz)\n-160-150-140-130-120-110-100-90-80-70-60-50\n1k 10k 100k 1M 10M\nD005Output = 5.5 GHz\nOffset (Hz)Phase Noise (dBc/Hz)\n-160-150-140-130-120-110-100-90-80-70-60-50\n1k 10k 100k 1M 10M\nD006Output = 5.5 GHz\nOffset (Hz)Phase Noise (dBc/Hz)\n-160-150-140-130-120-110-100-90-80-70-60-50\n1k 10k 100k 1M 10M\nD003Output = 1.8 GHz\nOffset (Hz)Phase Noise (dBc/Hz)\n-160-150-140-130-120-110-100-90-80-70-60-50\n1k 10k 100k 1M 10M\nD004Output = 1.8 GHz\nOffset (Hz)Phase Noise (dBc/Hz)\n-170-160-150-140-130-120-110-100-90-80-70-60\n1k 10k 100k 1M 10M\nD001Output = 900 MHz\nOffset (Hz)Phase Noise (dBc/Hz)\n-170-160-150-140-130-120-110-100-90-80-70-60\n1k 10k 100k 1M 10M\nD002Output = 900 MHz\n10LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated6.7 Typical Characteristics\nTA=25°C(unless otherwise noted)\nFigure 2.900-MHz Output -Closed-Loop Phase Noise Figure 3.900-MHz Output -Open-Loop Phase Noise\nFigure 4.1.8-GHz Output -Closed-Loop Phase Noise Figure 5.1.8-GHz Output -Open-Loop Phase Noise\nFigure 6.5.5-GHz Output -Closed-Loop Phase Noise Figure 7.5.5-GHz Output -Open-Loop Phase Noise\nOutput Frequency (MHz)Output Power (dBm)\n-20246810\n100 1k 10k\nD011-40°C\n25°C\n85°C\nOutput Power Code (OUTx_POW)Output Power \x10 Single Ended (dBm)\n01234567891011121314\n2 4 6 8 10121416182022242628304850525456586062\nD01218-nH pull-up \x10 5400\n50-: pull-up \x10 5400\nOffset (Hz)Phase Noise (dBc/Hz)\n-160-150-140-130-120-110-100-90-80-70\n1k 10k 100k 1M 10M\nD009Output = 1.6 GHz (at -40°C)\nOutput = 1.6 GHz (at 25°C)\nOutput = 1.6 GHz (at 85°C)\nOffset (Hz)Phase Noise (dBc/Hz)\n-160-150-140-130-120-110-100-90-80-70-60-50\n1k 10k 100k 1M 10M\nD010Typical 3.3 V on V CC\n3.3 V + 10-mVpp (830-kHz)\nripple on V CC\nOffset (Hz)Phase Noise (dBc/Hz)\n-160-150-140-130-120-110-100-90-80-70-60-50\n1k 10k 100k 1M 10M\nD00747 fs jitter for 1.8-GHz output\n(integrate 12k to 20 MHz)\nOffset (Hz)Noise (dBc/Hz)\n-125-120-115-110-105-100-95-90\n1k 10k 100k 1M\nD008Data\nFlicker\nFlat\nModel\n11LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nTA=25°C(unless otherwise noted)\nFigure 8.Integrated Jitter (47fs)-1.8-GHz Output Figure 9.5.4-GHz Output Wide Loop Bandwidth –\nShowing PLL Performance\nFigure 10.Variation ofPhase Noise Across Temperature Figure 11.Impact ofSupply Ripple\non1.8-GHz Output Phase Noise\nFigure 12.High Output Power (50-ΩPullup, Single-Ended)\nvsOutput FrequencyFigure 13.Output Power at5.4-GHz Output vsOUTx_POW\nCode (1-31,48-63)\nOffset (Hz)Phase Noise (dBc/Hz)\n-180-170-160-150-140-130-120-110-100-90-80-70-60\n100 1k 10k 100k 1M 10M\nD0155400-MHz VCO direct\nDivide by 2\nDivide by 4\nDivide by 8\nDivide by 16\nOutput Frequency (MHz)Noise Floor (dBc/Hz)\n01000 2000 3000 4000 50005500-164-163-162-161-160-159-158-157-156-155-154\nD016Approximate Noise Floor (dBc/Hz)\nOffset (Hz)Phase Noise (dBc/Hz)\n-160-150-140-130-120-110-100-90-80-70-60-50\n1k 10k 100k 1M 10M\nD0135.4-GHz output with 20-MHz PFD spur\nTime (µs)Output Frequency (GHz)\n0 10 20 30 40 501.51.61.71.81.922.12.2\nD014Calibrating to 1.8 GHz\n12LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nTA=25°C(unless otherwise noted)\nFigure 14.Typical PFD Spur for5.4-GHz Output Figure 15.20-µsFrequency Change Time\nto1.8GHz With Fast Calibration\nFigure 16.Impact ofChannel Divider Settings\nonPhase NoiseFigure 17.Noise Floor Variation With Output Frequency\nOSCin Buffer OSCinP (pin 8)\nOSCinM \n(pin 9)Differential Input Single-ended Input\n+0.5 V\n-0.5 V\n-0.5 V+0.5  V1 V\nVbias0.5 V\n-0.5 V\n-1 VVbias\nVbiasOSCin Buffer OSCinP (pin 8)\nOSCinM \n(pin 9)1 V\nVbias0.5 V\n-0.5 V\n-1 V1 V\nVbias0.5 V\n-0.5 V\n-1 V\nCharge \nPump\nSigma-Delta\nModulator\nN DividerOSCin \nDouberPost-R\nDividerMultiplierPre-R\nDivider\nI\x03\nPrescalerChannel \nDividerMUXMUX\nMUXOSC_2X PLL_R_PRE PLL_R MULTCP_ICOARSE\nCP_IUP\nCP_IDN\nREF_EN\nPLL_NPFD_DLY\nMASH_ORDER\nPLL_N_PREOUTx_PD\nOUTx_POWOUTx_MUXCHDIV_SEG1\nCHDIV_SEG2\nCHDIV_SEG3\nCHDIV_SEG_SEL\n13LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe LMX25 82isahigh performance wideband synthesizer (PLL with integrated VCO). The output frequency\nrange isfrom 20MHz to5.5GHz. The VCO core covers anoctave from 3.55 to7.1GHz. The output channel\ndivider covers thefrequency range from 20MHz tothelowbound oftheVCO core.\nThe input signal frequency hasawide range from 5to1400 MHz. Following theinput, there isanprogrammable\nOSCin doubler, apre-R divider (previous tomultiplier), amultiplier, andthen apost-R divider (after multiplier) for\nflexible frequency planning between theinput (OSCin) andthephase detector.\nThe phase detector (PFD) cantake frequencies from 5to200 MHz, butalso hasextended modes down to0.25\nMHz and upto400 MHz. The phase-lock loop (PLL) contains aSigma-Delta modulator (1st to4thorder) for\nfractional N-divider values. The fractional denominator isprogrammable to32-bit long, allowing avery fine\nresolution offrequency step. There isaphase adjust feature thatallows shifting oftheoutput phase inrelation to\ntheinput (OSCin) byafraction ofthesize ofthefractional denominator.\nThe output power isprogrammable and can bedesigned forhigh power ataspecific frequency bythepullup\ncomponent attheoutput pin.\nThe digital logic isastandard 4-wire SPIoruWire interface andis1.8-V and3.3-V compatible.\n7.2 Functional Block Diagram\n7.3 Functional Description\n7.3.1 Input Signal\nAninput signal isrequired forthePLL tolock. The input signal isalso used fortheVCO calibration, soaproper\nsignal needs tobeapplied before thestart ofprogramming. The input signal goes totheOSCinP and OSCinM\npins ofthedevice (there isinternal biasing which requires AC-coupling caps inseries before thepin). This isa\ndifferential buffer sothetotal swing istheOSCinM signal subtracted bytheOSCinP signal. Both differential\nsignals and single-ended signal can beused. Below isanexample ofthemax signal level ineach mode. Itis\nimportant tohave proper termination andmatching onboth sides (see Application andImplementation ).\nFigure 18.Differential vsSingle-Ended Mode\n14LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedFunctional Description (continued)\n7.3.2 Input Signal Path\nThe input signal path contains thecomponents between theinput (OSCin) buffer and thephase detector. The\nbest PLL noise floor isachieved with a200-MHz input signal forthehighest dual-phase detector frequency. To\naddress awide range ofapplications, the input signal path contains the below components forflexible\nconfiguration before thephase detector. Each component canbebypassed. See Table 1forusage boundaries if\nengaging acomponent.\n•OSCin doubler: This islownoise frequency doubler which canbeused tomultiply input frequencies bytwo.\nThe doubler uses both therising and falling edge oftheinput signal sotheinput signal must have 50% duty\ncycle ifenabling thedoubler. The best PLL noise floor isachieved with 200-MHz PFD, thus thedoubler is\nuseful if,forexample, avery low-noise, 100-MHz input signal isavailable instead.\n•Pre-R divider: This isafrequency divider capable ofvery high frequency inputs. Use thistodivide anyinput\nfrequency upto1400-MHz, andthen thepost-R divider iflower frequencies areneeded.\n•Multiplier: This isaprogrammable, lownoise multiplier. Incombination with thePre-R and Post-R dividers,\nthemultiplier offers theflexibility tosetaPFD away from frequencies thatmay create critical integer boundary\nspurs with theVCO and output frequencies. See theApplication andImplementation section foranexample.\nThe user should notusethedoubler while using thelownoise programmable multiplier.\n•Post-R divider: Use thisdivider todivide down tofrequencies below 5MHz inextended PFD mode.\nTable 1.Boundaries forInput Path Components\nINPUT OUTPUT\nLOW (MHz) HIGH (MHz) LOW (MHz) HIGH (MHz)\nInput signal 5 1400\nOSCin doubler 5 200 10 400\nPre-R divider 10 1400 5 700\nMultiplier 40 70 180 250\nPost-R divider 5 250 0.25 125\nPFD 0.25 400\n7.3.3 PLL Phase Detector andCharge Pump\nThe PLL phase detector, also known asphase frequency detector (PFD), compares theoutputs ofthepost-R\ndivider and Ndivider and generates acorrection current with thecharge pump corresponding tothephase error\nuntil thetwosignals arealigned inphase (the PLL islocked). The charge pump output goes through external\ncomponents (loop filter) which turns thecorrection current pulses intoaDCvoltage applied tothetuning voltage\n(Vtune) oftheVCO. The charge pump gain level isprogrammable and allow tomodify theloop bandwdith ofthe\nPLL.\nThe default architecture isadual-loop PFD which can operate between 5to200 MHz. Touse itinextended\nrange mode thePFD hastobeconfigured differently:\n•Extended lowphase detector frequency mode: Forfrequencies between 250kHz and5MHz, lowPFD mode\ncanbeactivated (FCAL_LPFD_ADJ =3).PLL_N_PRE also needs tobesetto4.\n•Extended high phase detector frequency mode: Forfrequencies between 200 and 400 MHz, high PFD mode\ncanbeactivated (FCAL_HPFD_ADJ =3).The PFD also hastobesettosingle-loop PFD mode (PFD_CTL =\n3).This mode only works ifusing integer-N, and PLL noise floor willbeabout 6-dB higher than indual-loop\nPFD mode.\n15LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated7.3.4 NDivider andFractional Circuitry\nThe Ndivider (12bits) includes amulti-stage noise shaping (MASH) sigma-delta modulator with programmable\norder from 1stto4thorder, which performs fractional compensation and canachieve anyfractional denominator\nfrom 1to(232–1).Using programmable registers, PLL_N istheinteger portion andPLL_NUM /PLL_DEN isthe\nfractional portion, thus thetotal Ndivider value isdetermined byPLL_N +PLL_NUM /PLL_DEN. This allows the\noutput frequency tobeafractional multiplication ofthephase detector frequency. The higher thedenominator the\nfiner theresolution step oftheoutput. There isaNdivider prescalar (PLL_N_PRE) between theVCO and theN\ndivider which performs adivision of2or4.2isselected typically forhigher performance infractional mode and4\nmay bedesirable forlower power operation andwhen Nisapproaching max value.\nFvco =Fpd ×PLL_N_PRE ×(PLL_N +PLL_NUM /PLL_DEN)\nMinimum output frequency step =Fpd ×PLL_N_PRE /PLL_DEN /[Channel divider value]\nTypically, higher modulator order pushes thenoise outinfrequency and may befiltered outwith thePLL.\nHowever, several tradeoff needs tobemade. Table 2shows thesuggested minimum Nvalue while infractional\nmode asafunction ofthesigma-delta modulator order. Italso describe therecommended register setting forthe\nPFD delay (register PFD_DLY_SEL).\nTable 2.MASH Order andNDivider\nINTEGER-N 1stORDER 2ndORDER 3rdORDER 4thORDER\nMinimum Ndivider (low bound) 9 11 16 18 30\nPFD delay recommended setting (PFD_DLY_SEL) 1 1 2 2 8\n7.3.5 Voltage Controlled Oscillator\nThe voltage controlled oscillator (VCO) isfully integrated. The frequency range oftheVCO isfrom 3.55 to7.1\nGHz soitcovers one octave. Channel dividers allow thegeneration ofallother lower frequencies. The VCO-\ndoubler allow thegeneration ofallother higher frequencies. The output frequency oftheVCO isinverse\nproportional totheDCvoltage present atthetuning voltage point onpinVtune. The tuning range is0Vto2.5V.\n0Vgenerates themaximum frequency and 2.5Vgenerates theminimum frequency. This VCO requires a\ncalibration procedure foreach frequency selected tolock on.Each VCO calibration willforce thetuning voltage to\nmidvalue andcalibrate theVCO circuit. Any frequency setting infastcalibration occurs intherange ofVtune pin\n0Vto2.5V.The VCO isdesigned toremained locked over theentire temperature range thedevice cansupport.\nTable 3shows theVCO gain asafunction offrequency.\nTable 3.Typical kVCO\nVCO FREQUENCY (MHz) kVCO (MHz/V)\n3700 28\n4200 30\n4700 33\n5200 36\n5700 41\n6200 47\n6800 51\n7.3.6 VCO Calibration\nThe VCO calibration isresponsible ofsetting theVCO circuit tothetarget frequency. The frequency calibration\nroutine isactivated any time that theR0register isprogrammed with theFCAL_EN =1.Avalid input (OSCin)\nsignal tothedevice must present before theVCO calibration begins. Toseehow toreduce thecalibration time,\nrefer totheApplication andImplementation section.\nDivide by \n2 or 3Divide by \n2,4,6, or 8Divide by \n2,4,6, or 82\nCHDIV_SEG1 CHDIV_SEG2 CHDIV_SEG3CHDIV_SEG_SELMUX1\n4\n16LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated7.3.7 Channel Divider\nFigure 19.Channel Divider Diagram\nTogobelow theVCO lower bound, thechannel divider must beused. The channel divider consists ofthree\nprogrammable dividers controlled bytheregisters CHDIV_SEG1, CHDIV_SEG2, CHDIV_SEG3. The Multiplexer\n(programmed with register CHDIV_SEG_SEL) selects which divider isincluded inthepath. The minimum\ndivision is2while themaximum division is192. Un-used dividers can bepowered down tosave current\nconsumption. The entire channel divider canbepowered down with register CHDIV_EN =0orselectively setting\nregisters CHDIV_SEG1_EN =0,CHDIV_SEG2_EN =0,CHDIV_SEG3_EN =0.Unused buffers may also be\npowered down with registers CHDIV_DISTA_EN and CHDIV_DIST_EN. See Table 4foraguideline ofwhat\nchannel divider setting tousewhen below aspecific output frequency.\nTable 4.Channel Divider Setting asaFunction oftheDesired Output Frequency\nOutput Frequency CHDIV Segments VCO Frequency\nmin max seg1 seg2 seg3 total div min max\n1775 3550 2 1 1 2 3550 7100\n1184 2366.666667 3 1 1 3 3552 7100\n888 1184 2 2 1 4 3552 4736\n592 888 3 2 1 6 3552 5328\n444 592 2 4 1 8 3552 4736\n296 444 2 6 1 12 3552 5328\n222 296 2 8 1 16 3552 4736\n148 222 3 8 1 24 3552 5328\n111 148 2 8 2 32 3552 4736\n99 111 3 6 2 36 3564 3996\n74 99 3 8 2 48 3552 4752\n56 74 2 8 4 64 3584 4736\n37 56 2 8 6 96 3552 5376\n28 37 2 8 8 128 3584 4736\n20 28 3 8 8 192 3840 5376\nMUX1\n0\nVCO\nMUX0\n1OUTA_MUXSEL\nOUTB_MUXSELCHDIV_DIST_PDVCO_DISTA_PD\nVCO_DISTB_PDCHDIV_DISTB_ENCHDIV_DISTA_EN\nChannel \nDividerOutput Buffer A\nOutput Buffer B\n17LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated7.3.8 Output Distribution\nFigure 20.Output Distribution Diagram\nForeach output AorB,there isamux which select theVCO output directly orthechannel divider output. Before\nthese selection MUX there areseveral buffers inthedistribution path which canbeconfigured depending onthe\nroute selected. Bydisabling unused buffers, unwanted signals can beisolated and unneeded current\nconsumption canbeeliminated.\n7.3.9 Output Buffer\nEach output buffer (Aand B)have programmable gain with register OUTA_POW and OUTB_POW. The RF\noutput buffer configuration isopen-collector andrequires anexternal pullup from RFout pintoVCC.There aretwo\npullup options that can beused with either resistor orinductor. Refer totheApplication and Implementation\nsection fordesign considerations.\n1.Resistor pullup: placing a50-Ωresistor pullup matches theoutput impedance to50-Ω.However, maximum\noutput power islimited. Output buffer current settings should besettoavalue before output power is\nsaturated (output power increases less forevery step increase inoutput current value).\n2.Inductor pullup: placing aninductor pullup creates aresonance atthefrequency ofinterest. This offers higher\noutput power forthesame current and higher maximum output power. However, theoutput impedance is\nhigher andadditional matching may berequired..\n7.3.10 Phase Adjust\nInfractional mode, thephase relationship between theoutput and theinput can bechanged with very fine\nresolution. Every time MASH_SEED register iswritten, itwilltrigger aphase shift oftheamount described in\nEquation 1.The seed value should beless then thefractional-N denominator register PLL_N_DEN. The actual\nphase shift canbeobtained with thefollowing equation:\nPhase shift (degrees) =360×MASH_SEED ×PLL_N_PRE /PLL_N_DEN /[Channel divider value] (1)\nData\n= IgnoredR/W\n= 1\n9th - 24thDATA\nCLK\nLEAddress\n7-bit\n1st2nd - 8th\nRead back register value\n16-bitMUXout\n18LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated7.4 Device Functional Modes\n7.4.1 Power Down\nPower upand down can beachieved using theCEpin(logic HIGH orLOW voltage) orthePOWERDOWN\nregister bit(0or1).When thedevice comes outofthepowered-down state, either bypulling back CEpinHIGH\n(ifitwas powered down byCEpin) orbyresuming thePOWERDOWN bitto0(ifitwas powered down by\nregister write), itisrequired thatregister R0beprogrammed again tore-calibrate thedevice.\n7.4.2 Lock Detect\nThe MUXout pincan beconfigured tooutput asignal that gives anindication forthePLL being locked. Iflock\ndetect isenabled (LD_EN =1)and theMUXout pinisconfigured aslock detect output (MUXOUT_SEL =1),\nwhen thedevice islocked, theMUXout pinoutput isalogic HIGH voltage, and when thedevice isunlocked,\nMUXout output isalogic LOW voltage.\n7.4.3 Register Readback\nThe MUXout pincanbeprogrammed (MUXOUT_SEL =0)touseregister readback serial data output. Toread\nback acertain register value, usethefollowing steps:\n1.SettheR/W bitto1;thedata field contents areignored.\n2.Program thisregister tothedevice, readback serial data willbeoutput starting atthe9thclock.\nFigure 21.Register Readback Timing Diagram\n7.5 Programming\nThe programming using 24-bit shift registers. The shift register consists ofaR/W bit(MSB), followed bya7-bit\naddress field and a16-bit data field. FortheR/W (bit23), 1isread and 0iswrite. The address field ADDRESS\n(bits 22:16) isused todecode theinternal register address. The remaining 16bitsform thedata field DATA (bits\n15:0). While CSB islow, serial data isclocked into theshift register upon therising edge ofclock (data is\nprogrammed MSB first). When CSB goes high, data istransferred from thedata field into theselected register\nbank.\n7.5.1 Recommended Initial Power onProgramming Sequence\nWhen thedevice isfirstpowered up,thedevice needs tobeinitialized and theordering ofthisprogramming is\nvery important. After this sequence iscompleted, thedevice should berunning and locked totheproper\nfrequency.\n1.Apply power tothedevice andensure theVCCpins areattheproper levels\n2.Ensure thatavalid reference isapplied totheOSCin pin\n3.Soft reset thedevice (write R0[1] =1)\n4.Program theremaining registers\n5.Frequency calibrate (write R0[3] =1)\n19LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedProgramming (continued)\n7.5.2 Recommended Sequence forChanging Frequencies\nThe recommended sequence forchanging frequencies isasfollows:\n1.Setthenew Ndivider value (write R38[12:1])\n2.Setthenew PLL numerator (R45 andR44) anddenominator (R41 andR40)\n3.Frequency calibrate (write R0[3] =1)\n7.6 Register Maps\n7.6.1 LMX2582 Register Map –Default Values\nFigure 22.Register Table\nRE\nG2322212019181716 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nR/\nWADDRESS[6:0] DATA [15:0]\n0R/\nW0000000 0 0 LD_\nEN0 0 0 1 FCAL_HP\nFD_ADJFCAL_LP\nFD_ADJAC\nAL\n_E\nNFCAL\n_ENMUX\nOUT\n_SE\nLRE\nSE\nTPO\nWER\nDO\nWN\n1R/\nW0000001 0 0 0 0 1 0 0 0 0 0 0 0 1 CAL_CLK_DIV\n2R/\nW0000010 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0\n4R/\nW0000100 ACAL_CMP_DLY 0 1 0 0 0 0 1 1\n7R/\nW0000111 0 0 1 0 1 0 0 0 1 0 1 1 0 0 1 0\n8R/\nW0001000 0 0 VCO\n_IDA\nC_O\nVR1 0 VC\nO_\nCA\nPC\nTR\nL_\nOV\nR0 0 1 0 0 0 0 1 0 0\n9R/\nW0001001 0 0 0 0 OS\nC_\n2X0 REF\n_EN1 0 0 0 0 0 0 1 0\n10 R/\nW0001010 0 0 0 1 MULT 1 0 1 1 0 0 0\n11 R/\nW0001011 0 0 0 0 PLL_R 1 0 0 0\n12 R/\nW0001100 0 1 1 1 PLL_R_PRE\n13 R/\nW0001101 0 CP\n_E\nN0 0 0 0 PFD_CTL 0 0 0 0 0 0 0 0\n14 R/\nW0001110 0 0 0 0 CP_IDN CP_IUP CP_ICOA\nRSE\n19 R/\nW0010011 0 0 0 0 VCO_IDAC 1 0 1\n20 R/\nW0010100 0 0 0 0 0 0 0 ACAL_VCO_IDAC_STRT\n22 R/\nW0010110 0 0 1 0 0 0 1 1 VCO_CAPCTRL\n20LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedRE\nG2322212019181716 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nR/\nWADDRESS[6:0] DATA [15:0]\n23 R/\nW0010111 1 FC\nAL\n_V\nCO\n_S\nEL\n_S\nTR\nTVCO_SEL VC\nO_\nSE\nL_F\nOR\nCE0 0 0 1 0 0 0 0 1 0\n24 R/\nW0011000 0 0 0 0 0 1 0 1 0 0 0 0 1 0 0 1\n25 R/\nW0011001 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n28 R/\nW0011100 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0\n29 R/\nW0011101 0 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0\n30 R/\nW0011110 0 0 0 0 0 MA\nSH\n_DI\nTH\nER0 0 0 0 1 1 0 1 0 0\n31 R/\nW0011111 0 0 0 0 0 VC\nO_\nDIS\nTB\n_P\nDVCO\n_DIS\nTA_\nPD0 CHD\nIV_D\nIST_\nPD0 0 0 0 0 0 1\n32 R/\nW0100000 0 0 1 0 0 0 0 1 0 0 0 0 1 0 1 0\n33 R/\nW0100001 0 0 1 0 1 0 1 0 0 0 0 0 1 0 1 0\n34 R/\nW0100010 1 1 0 0 0 0 1 1 1 1 CHD\nIV_E\nN0 1 0 1 0\n35 R/\nW0100011 0 0 0 CHDIV_SEG2 CH\nDIV\n_S\nEG\n3_\nENCHD\nIV_S\nEG2\n_EN0 0 1 1 CHD\nIV_S\nEG1CH\nDIV\n_S\nEG\n1_\nEN1\n36 R/\nW0100100 0 0 0 0 CH\nDIV\n_DI\nST\nB_\nENCH\nDIV\n_DI\nST\nA_\nEN0 0 0 CHDIV_SEG_S\nELCHDIV_SEG3\n37 R/\nW0100101 0 1 0 PLL_\nN_P\nRE0 0 0 0 0 0 0 0 0 0 0 0\n38 R/\nW0100110 0 0 0 PLL_N 0\n39 R/\nW0100111 1 0 PFD_DLY 0 0 0 0 0 1 0 0\n40 R/\nW0101000 PLL_DEN[31:16]\n41 R/\nW0101001 PLL_DEN[15:0]\n42 R/\nW0101010 MASH_SEED[31:16]\n43 R/\nW0101011 MASH_SEED[15:0]\n21LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedRE\nG2322212019181716 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nR/\nWADDRESS[6:0] DATA [15:0]\n44 R/\nW0101100 PLL_NUM[31:16]\n45 R/\nW0101101 PLL_NUM[15:0]\n46 R/\nW0101110 0 0 OUTA_POW OUT\nB_P\nDOU\nTA\n_P\nD1 0 0 MASH_ORDER\n47 R/\nW0101111 0 0 0 OUTA_M\nUX0 0 0 1 1 OUTB_POW\n48 R/\nW0110000 0 0 0 0 0 0 1 1 1 1 1 1 1 1 OUTB_M\nUX\n59 R/\nW0111011 0 0 0 0 0 0 0 0 0 0MUX\nOUT\n_HD\nRV0 0 0 0 0\n61 R/\nW0111101 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 LD_\nTYP\nE\n62 R/\nW0111110 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n64 R/\nW1000000 0 0 0 0 0 0 ACA\nL_F\nASTFC\nAL\n_F\nAS\nTAJUMP_SIZE 1 FJUMP_SIZE\n7.6.1.1 Register Descriptions\nTable 5.R0Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:14 R/W Program toRegist.er Map default values\n13 LD_EN R/W 1 Lock detect enable\n1:enable\n0:disable\n12:9 R/W Program toRegister Map default values\n8:7 FCAL_HPFD_ADJ R/W 0 Used forwhen PFD freq ishigh\n3:PFD >200MHz\n2:PFD >150MHz\n1:PFD >100MHz\n0:notused\n6:5 FCAL_LPFD_ADJ R/W 0 Used forwhen PFD freq islow\n3:PFD <5MHz\n2:PFD <10MHz\n1:PFD <20MHz\n0:notused\n4 ACAL_EN R/W 1 Enable amplitude calibration\n1:enable (calibration algorithm willsetVCO amplitude. For\nmanual mode setregister VCO_IDAC_OVR=1, andthen setthe\nVCO amplitude byregister VCO_IDAC)\n0:disable\n3 FCAL_EN R/W 1 Enable frequency calibration\n1:enable (writing 1tothisregister triggers thecalibration\nsequence)\n0:disable\n2 MUXOUT_SEL R/W 1 Signal atMUXOUT pin\n1:Lock Detect (3.3 Viflocked, 0Vifunlocked)\n0:Readback (3.3-V digital output)\n22LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTable 5.R0Register Field Descriptions (continued)\nBIT FIELD TYPE DEFAULT DESCRIPTION\n1 RESET R/W 0 Reset\nWrite with avalue of1toreset device (this register willself-\nswitch back to0)\n0 POWERDOWN R/W 0 Powerdown whole device\n1:power down\n0:power up\nTable 6.R1Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:3 R/W Program toRegister Map default values\n2:0 CAL_CLK_DIV R/W 3 Divides down theOSCin signal forcalibration clock\nCalibration Clock =OSCin /2^CAL_CLK_DIV\nSetthisvalue sothatcalibration clock isless than butasclose\nto200MHz aspossible iffastcalibration time isdesired.\nTable 7.R2Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 R/W Program toRegister Map default values\nTable 8.R4Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:8 ACAL_CMP_DLY R/W 25 VCO amplitude calibration delay. Lowering thisvalue canspeed\ncalibration time. The guideline forthisregister is2x\n[ACAL_CMP_DLY value] x[calibration clock period] >200ns. As\ndescribed inCAL_CLK_DIV, thecalibration clock isdefined as\nOSCin /2^CAL_CLK_DIV. Forexample, with thefastest\ncalibration clock of200MHz (OSCin=200MHz and\nCAL_CLK_DIV=0), theperiod is5ns. SoACAL_CMP_DLY\nshould be>20.With thesame derivation, anexample ofa\nOSCin=100MHz, ACAL_CMP_DLY should be>10.This register\nisleftatadefault value of25ifthere isnoneed toshorten\ncalibration time.\n7:0 R/W Program toRegister Map default values\nTable 9.R7Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 R/W Program toRegister Map default values\nTable 10.R8Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:14 R/W Program toRegister Map default values\n13 VCO_IDAC_OVR R/W 0 This istheover-ride bitforVCO amplitude (orIDAC value).\nWhen thisisenabled, theVCO amplitude calibration function\n(ACAL_EN) isnotused. VCO_IDAC register canbe\nprogrammed tosettheamplitude. Keep theVCO_IDAC value\nwithin 250and450.\n12:11 R/W Program toRegister Map default values\n10 VCO_CAPCTRL_OVR R/W 0 This istheover-ride bitforVCO capacitor bank code (or\nCAPCTRL value). When thisisenabled, theVCO frequency\ncalibration function (FCAL_EN) isnotused. theVCO_CAPCTRL\nregister canbeprogrammed tosettheVCO frequency within the\nselected VCO core. The VCO core isselected bysetting\nVCO_SEL_FORCE=1 andthen selecting thecore with\nVCO_SEL=1,2,3,4,5,6, or7\n9:0 R/W Program toRegister Map default values\n23LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTable 11.R9Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:12 R/W Program toRegister Map default values\n11 OSC_2X R/W 0 Reference path doubler\n1:enable\n0:disable\n10 R/W Program toRegister Map default values\n9 REF_EN R/W 1 Enable reference path\n1:enable\n0:disable\n8:0 R/W Program toRegister Map default values\nTable 12.R10Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:12 R/W Program toRegister Map default values\n11:7 MULT R/W 1 Input signal path multiplier (input range from 40-70MHz, output\nrange from 180-250MHz)\n6:0 R/W Program toRegister Map default values\nTable 13.R11Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:12 R/W Program toRegister Map default values\n11:4 PLL_R R/W 1 Rdivider after multiplier andbefore PFD\n3:0 R/W Program toRegister Map default values\nTable 14.R12Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:12 R/W Program toRegister Map default values\n11:0 PLL_R_PRE R/W 1 Rdivider after OSCin doubler andbefore multiplier\nTable 15.R13Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15 R/W Program toRegister Map default values\n14 CP_EN R/W 1 Enable charge pump\n1:enable\n0:disable\n13:10 R/W Program toRegister Map default values\n9:8 PFD_CTL R/W 0 PFD mode\n0:Dual PFD (default)\n3:Single PFD (ONLY useifPFD freq ishigher than 200MHz)\n7:0 R/W Program toRegister Map default values\nTable 16.R14Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:12 R/W Program toRegister Map default values\n11:7 CP_IDN R/W 3 Charge pump current (DN) –must equal tocharge pump current\n(UP). Can activate anycombination ofbits.\n<bit4>:1.25 mA\n<bit3>:2.5mA\n<bit2>:0.625 mA\n<bit1>:0.312 mA\n<bit0>:0.156 mA\n6:2 CP_IUP R/W 3 Charge pump current (UP) –must equal tocharge pump current\n(DN). Can activate anycombination ofbits.\n<bit4>:1.25 mA\n<bit3>:2.5mA\n<bit2>:0.625 mA\n<bit1>:0.312 mA\n<bit0>:0.156 mA\n24LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTable 16.R14Register Field Descriptions (continued)\nBIT FIELD TYPE DEFAULT DESCRIPTION\n1:0 CP_ICOARSE R/W 1 charge pump gain multiplier -multiplies charge pump current by\nagiven factor:\n3:multiply by2.5\n2:multiply by1.5\n1:multiply by2\n0:nomultiplication\nTable 17.R19Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:12 R/W Program toRegister Map default values\n11:3 VCO_IDAC R/W 300 This istheVCO amplitude (orIDAC value). When VCO_IDAC is\nover-riden with VCO_IDAC_OVR=1, VCO amplitude calibration\nfunction (ACAL_EN) isnotused. VCO_IDAC register canbe\nprogrammed tosettheamplitude. VCO_IDAC value must be\nkept within 250and450.\n2:0 R/W Program toRegister Map default values\nTable 18.R20Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:9 R/W Program toRegister Map default values\n8:0 ACAL_VCO_IDAC_STRT R/W 300 This register isused toaidtheVCO amplitude calibration\nfunction (ACAL_EN). Bydefault theamplitude calibration\nfunction searches from thelowendofVCO_IDAC until it\nreaches thetarget value. Like theVCO_IDAC, thismust bekept\nwithin 250and450. This canbesettoavalue closer tothe\ntarget value, then theamplitude calibration time canbe\nshortened typically final VCO_IDAC issomewhere around 300.\nTable 19.R22Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:8 R/W Program toRegister Map default values\n7:0 VCO_CAPCTRL R/W 0 This istheVCO capacitor bank code (orCAPCTRL value).\nWhen VCO_CAPCTRL isover-riden with\nVCO_CAPCTRL_OVR=1, VCO frequency calibration function\n(FCAL_EN) isnotused. VCO_CAPCTRL register canbe\nprogrammed tosetthefrequency inthatcore.\nVCO_SEL_FORCE=1 hastobesetandVCO_SEL toselect the\nVCO core, then CAPCTRL values between 0to183willproduce\nfrequencies within thiscore (0being thehighest frequency and\n183thelowest).\nTable 20.R23Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15 R/W Program toRegister Map default values\n14 FCAL_VCO_SEL_STRT R/W 0 This isaregister thataids thefrequency calibration function.\nWhen thisisenabled, aVCO core canbeselected forthe\nfrequency calibration tostart at,setbyregister VCO_SEL. By\ndefault thefrequency calibration starts from VCO core 7and\nworks itsway down. Ifyouwant forexample tolock toa\nfrequency inVCO core 1,youcansetVCO_SEL to2,sothe\ncalibration willstart atVCO core 2andendattarget frequency\natVCO core 1faster.\n13:11 VCO_SEL R/W 1 This istheregister used toselect VCO cores. Itworks for\nVCO_CAPCTRL when VCO_CAPCTRL_OVR=1 and\nVCO_SEL_FORCE=1. Italso aids thefrequency calibration\nfunction with FCAL_VCO_SEL_STRT.\n10 VCO_SEL_FORCE R/W 0 This register works toforce selection ofVCO cores. If\nVCO_CAPTRL_OVR=1 andthisregister isenabled, youcan\nselect theVCO core tousewith VCO_SEL.\n9:0 R/W Program toRegister Map default values\n25LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTable 21.R24Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 R/W Program todefault\nTable 22.R25Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 R/W Program toRegister Map default values\nTable 23.R28Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 R/W Program toRegister Map default values\nTable 24.R29Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 R/W Program toRegister Map default values\nTable 25.R30Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:11 R/W Program toRegister Map default values\n10 MASH_DITHER R/W 0 MASH dithering: toggle on/off torandomize\n9:0 R/W Program toRegister Map default values\nTable 26.R31Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:11 R/W Program toRegister Map default values\n10 VCO_DISTB_PD R/W 1 Power down buffer between VCO andoutput B\n1:power down\n0:power up\n9 VCO_DISTA_PD R/W 0 Power down buffer between VCO andoutput A\n1:power down\n0:power up\n8 R/W Program toRegister Map default values\n7 CHDIV_DIST_PD R/W 0 Power down buffer between VCO andchannel divider\n6:0 R/W Program toRegister Map default values\nTable 27.R32Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 R/W Program toRegister Map default values\nTable 28.R33Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 R/W Program toRegister Map default values\nTable 29.R34Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:6 R/W Program toRegister Map default values\n5 CHDIV_EN R/W 1 Enable entire channel divider\n1:enable\n0:power down\n4:0 R/W Program toRegister Map default values\nTable 30.R35Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:13 R/W Program toRegister Map default values\n12:9 CHDIV_SEG2 R/W 1 Channel divider segment 2\n8:divide-by-8\n4:divide-by-6\n2:divide-by-4\n1:divide-by-2\n0:PD\n26LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTable 30.R35Register Field Descriptions (continued)\nBIT FIELD TYPE DEFAULT DESCRIPTION\n8 CHDIV_SEG3_EN R/W 0 Channel divider segment 3\n1:enable\n0:power down (power down ifnotneeded)\n7 CHDIV_SEG2_EN R/W 0 Channel divider segment 2\n1:enable\n0:power down (power down ifnotneeded)\n6:3 R/W Program toRegister Map default values\n2 CHDIV_SEG1 R/W 1 Channel divider segment 1\n1:divide-by-3\n0:divide-by-2\n1 CHDIV_SEG1_EN R/W 0 Channel divider segment 1\n1:enable\n0:power down (power down ifnotneeded)\n0 R/W Program toRegister Map default values\nTable 31.R36Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:12 R/W Program toRegister Map default values\n11 CHDIV_DISTB_EN R/W 0 Enable buffer between channel divider andoutput B\n1:enable\n0:disable\n10 CHDIV_DISTA_EN R/W 1 Enable buffer between channel divider andoutput A\n1:enable\n0:disable\n9:7 R/W Program toRegister Map default values\n6:4 CHDIV_SEG_SEL R/W 1 Channel divider segment select\n4:includes channel divider segment 1,2and3\n2:includes channel divider segment 1and2\n1:includes channel divider segment 1\n0:PD\n3:0 CHDIV_SEG3 R/W 1 Channel divider segment 3\n8:divide-by-8\n4:divide-by-6\n2:divide-by-4\n1:divide-by-2\n0:PD\nTable 32.R37Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:13 R/W Program toRegister Map default values\n12 PLL_N_PRE R/W 0 N-divider pre-scalar\n1:divide-by-4\n0:divide-by-2\n11:0 R/W Program toRegister Map default values\nTable 33.R38Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:13 R/W Program toRegister Map default values\n12:1 PLL_N R/W 27 Integer part ofN-divider\n0 R/W Program toRegister Map default values\n27LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTable 34.R39Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:14 R/W Program toRegister Map default values\n13:8 PFD_DLY R/W 2 PFD Delay\n32:Notused\n16:16clock cycle delay\n8:12clock cycle delay\n4:8clock cycle delay\n2:6clock cycle delay\n1:4clock cycle delay\n7:0 R/W Program toRegister Map default values\nTable 35.R40Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 PLL_DEN[31:16] R/W 1000 Denominator MSB ofN-divider fraction\nTable 36.R41Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 PLL_DEN[15:0] R/W 1000 Denominator LSB ofN-divider fraction\nTable 37.R42Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 MASH_SEED[31:16] R/W 0 MASH seed MSB\nTable 38.R43Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 MASH_SEED[15:0] R/W 0 MASH seed LSB\nTable 39.R44Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 PLL_NUM[31:16] R/W 0 Numerator MSB ofN-divider fraction\nTable 40.R45Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 PLL_NUM[15:0] R/W 0 Numerator LSB ofN-divider fraction\nTable 41.R46Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15 R/W Program toRegister Map default values\n13:8 OUTA_POW R/W 15 Output buffer Apower\nincrease power from 0to31\nextra boost from 48to63\n7 OUTB_PD R/W 1 Output buffer Bpower down\n1:power down\n0:power up\n6 OUTA_PD R/W 0 Output buffer Apower down\n1:power down\n0:power up\n5:3 R/W Program toRegister Map default values\n2:0 MASH_ORDER R/W 3 Sigma-delta modulator order\n4:fourth order\n3:third order\n2:second order\n1:firstorder\n0:integer mode\n28LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTable 42.R47Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:13 R/W Program toRegister Map default values\n12:11 OUTA_MUX R/W 0 Selects signal totheoutput buffer\n2,3:reserved\n1:Selects output from VCO\n0:Selects thechannel divider output\n10:6 R/W Program toRegister Map default values\n5:0 OUTB_POW R/W 0 Output buffer Bpower\nincrease power from 0to31\nextra boost from 48to63\nTable 43.R48Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:2 R/W Program toRegister Map default values\n1:0 OUTB_MUX R/W 0 Selects signal totheoutput buffer\n2,3:reserved\n1:Selects output from VCO\n0:Selects thechannel divider output\nTable 44.R59Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:6 R/W Program toRegister Map default values\n5 MUXOUT_HDRV R/W 0 This bitenables higher current output atMUXOUT pinifvalue is\n1.\n4:0 R/W Program toRegister Map default values\nTable 45.R61Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:1 R/W Program toRegister Map default values\n0 LD_TYPE R/W 1 Touselock detect, setMUXOUT_SEL=1. Use thisregister to\nselect type oflock detect:\n0:Calibration status detect (this indicates iftheauto-calibration\nprocess hascompleted successfully andwilloutput from\nMUXout pinalogic HIGH when successful). 1:vtune detect (this\nchecks ifvtune isintheexpected range ofvoltages andoutputs\nfrom MUXout pinalogic HIGH ifdevice islocked andLOW if\nunlocked).\nTable 46.R62Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:0 R/W Program toRegister Map default values\nTable 47.R64Register Field Descriptions\nBIT FIELD TYPE DEFAULT DESCRIPTION\n15:10 R/W Program toRegister Map default values\n9 ACAL_FAST R/W 0 Enable fastamplitude calibration\n1:enable\n0:disable\n8 FCAL_FAST R/W 0 Enable fastfrequency calibration\n1:enable\n0:disable\n7:5 AJUMP_SIZE R/W 3 When ACAL_FAST=1, usethisregister toselect thejump\nincrement\n4 R/W Program toRegister Map default values\n3:0 FJUMP_SIZE R/W 15 When FCAL_FAST=1, usethisregister toselect thejump\nincrement\nfOSC\n40 MHz1/2 x6\nPhase \nDetector\n20 + 50/240 1/21/8fPD\n120 MHzfOUT\n606.25 MHz\nfVCO\n4850 MHz\nPLL_N_PRE = 2 Fnum = 5\nFden = 24\n29LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.1.1 Optimization ofSpurs\n8.1.1.1 Understanding Spurs byOffsets\nThe firststep inoptimizing spurs istobeable toidentify them byoffset. Figure 23gives agood example thatcan\nbeused toisolate thefollowing spur types.\nFigure 23.Spur Offset Frequency Example\nBased onFigure 23,themost common spurs can becalculated from thefrequencies. Note that the%isthe\nmodulus operator and ismeant tomean thedifference totheclosest integer multiple. Some examples ofhow to\nusethisoperator are: 36%11=3,1000.1 %50=0.1,and5023.7 %122.88 =14.38. Applying thisconcept, the\nspurs atvarious offsets canbeidentified from Figure 23.\nTable 48.Spur Definition Table\nSPUR TYPE OFFSET OFFSET INFigure 23 COMMENTS\nOSCin fOSC 40MHz This spur occurs atharmonics oftheOSCin frequency.\nFpd fPD 120MHzThe phase detector spur hasmany possible mechanisms\nandoccurs atmultiples ofthephase detector frequency.\nfOUT%fOSC fOUT%fOSC 606.25 %40=6.25 MHzThis spur iscaused bymixing between theoutput and\ninput frequencies.\nfVCO%fOSC fVCO%fOSC 4850 %40=10MHzThis spur iscaused bymixing between theVCO andinput\nfrequencies.\nfVCO%fPD fVCO%fPD 4850 %120=50MHzThis spur would bethesame offset astheinteger\nboundary spur ifPLL_N_PRE=1, butcanbedifferent if\nthisvalue isgreater than one.\nInteger\nBoundaryfPD*(Fnum%Fden)/\nFden)120×(5%24)/24 =25MHz This isasingle spur\nPrimary\nFractionalfPD/Fden 120/24=5MHz The primary fractional\n30LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedApplication Information (continued)\nTable 48.Spur Definition Table (continued)\nSPUR TYPE OFFSET OFFSET INFigure 23 COMMENTS\nSub-FractionalfPD/Fden /k\nk=2,3, or6First Order Modulator: None\n2ndOrder Modulator: 120/24/2 =2.5\nMHz\n3rdOrder Modulator: 120/24/6 =\n0.83333 MHz\n4thOrder Modulator: 120/24/12 =\n0.416666 MHzToCalculate k:\n1stOrder Modulator: k=1\n2ndOrder Modulator: k=1ifFden isodd, k=2ifFden is\neven\n3rdOrder Modulator: k=1ifFden notdivisible by2or3,\nk=2ifFden divisible by2not3,k=3ifFden divisible by3\nbutnot2,Fden =6ifFden divisible by2and3\n4thOrder Modulator: k=1ifFden notdivisible by2or3.\nk=3ifFden divisible by3butnot2,k=4ifFden divisible\nby2butnot3,k=12 ifFden divisible by2and3\nSub-Fractional Spurs exist ifk>1\nInthecase that two different spur types occur atthesame offset, either name would becorrect. Some may\nname thisbythemore dominant cause, while others would simply name bychoosing thename that isnear the\ntopofTable 48.\n8.1.1.2 Spur Mitigation Techniques\nOnce thespur isidentified and understood, there willlikely beadesire totrytominimize them. Table 49gives\nsome common methods.\nTable 49.Spurs andMitigation Techniques\nSPUR TYPE WAYS TOREDUCE TRADE-OFF\nOSCin1.Use PLL_N_PRE =2\n2.Use anOSCin signal with lowamplitude andhigh slew rate (like\nLVDS).\nPhase Detector1.Decrease PFD_DLY\n2.Topin 11, use aseries ferrite bead and ashunt 0.1-µF\ncapacitor.\nfOUT%fOSCUse anOSCin signal with lowamplitude andhigh slew rate (like\nLVDS)\nfVCO%fOSC1.Topin7,useaseries ferrite bead andashunt 0.1-µFcapacitor.\n2.Increase theoffset ofthisspur byshifting theVCO frequency\n3.Ifmultiple VCO frequencies areposslble that yield thesame\nspur offset, choose thehigher VCO frequency.\n.\nfVCO%fPDAvoid thisspur byshifting thephase detector frequency (with the\nprogrammable input multiplier orRdivider) orshifting theVCO\nfrequency. This spur isbetter athigher VCO frequency.\nInteger BoundaryMethods forPLL Dominated Spurs\n1.Avoid theworst case VCO frequencies ifpossible.\n2.Strategically choose which VCO core touseifpossible.\n3.Ensure good slew rate andsignal integrity attheOSCin pin\n4.Reduce theloop bandwidth oradd more filter poles foroutof\nband spurs\n5.Experiment with modulator order andPFD_DLYReducing theloop bandwidth may degrade\nthetotal integrated noise ifthebandwidth is\ntoonarrow.\nMethods forVCO Dominated Spurs\n1.Avoid theworst case VCO frequencies ifpossible.\n2.Reduce Phase Detector Frequency\n3.Ensure good slew rate andsignal integrity attheOSCin pin\n4.Make theimpedance looking outwards from theOSCin pin\nclose to50Ω.Reducing thephase detector may degrade\nthephase noise andalso reduce the\ncapacitance attheVtune pin.\nOffset (Hz)Phase Noise (dBc/Hz)\n-180-160-140-120-100-80-60-40-200\n100 1k 10k 100k 1M 10M\nD0015400 MHz output phase noise\n100 MHz input signal phase noise\n100 MHz input signal phase noise\nscaled to 5400 MHz\nOffset (Hz)Phase Noise (dBc/Hz)\n-180-160-140-120-100-80-60-40-200\n100 1k 10k 100k 1M 10M\nD0025400 MHz output phase noise\n100 MHz input signal phase noise\n100 MHz input signal phase noise\nscaled to 5400 MHz\n31LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTable 49.Spurs andMitigation Techniques (continued)\nSPUR TYPE WAYS TOREDUCE TRADE-OFF\nPrimary Fractional1.Decrease Loop Bandwidth\n2.Change Modulator Order\n3.Use Larger Unequivalent FractionsDecreasing theloop bandwidth toomuch\nmay degrade in-band phase noise. Also,\nlarger unequivalent fractions only sometimes\nwork\nSub-Fractional1.Use Dithering\n2.Use MASH seed\n3.Use Larger Equivalent Fractions\n4.Use Larger Unequivalent Fractions\n5.Reduce Modulator Order\n6.Eliminate factors of2or3indenominator (see AN-1879\nFractional NFrequency Synthesis (SNAA062)Dithering andlarger fractions may increase\nphase noise. MASH_SEED canbeset\nbetween values 0andFden, which changes\nthesub-fractional spur behavior. This isa\ndeterministic relationship andthere willbe\noneseed value thatwillgive best result for\nthisspur.\n8.1.2 Configuring theInput Signal Path\nThe input path isconsidered theportion ofthedevice between theOSCin pinand thephase detector, which\nincludes theinput buffer, Rdividers, and programmable multipliers. The way that these areconfigured canhave\nalarge impact onphase noise andfractional spurs.\n8.1.2.1 Input Signal Noise Scaling\nThe input signal noise scales by20×log(output frequency /input signal frequency), soalways check thistosee\nifthenoise oftheinput signal scaled totheoutput frequency isclose tothePLL in-band noise level. When that\nhappens, theinput signal noise isthedominant noise source, notthePLL noise floor.\nFigure 24.Phase Noise of5.4-GHz Output\nWith Low-Noise Input SignalFigure 25.Phase Noise of5.4-GHz Output\nWith High-Noise Input Signal\n8.1.3 Input PinConfiguration\nThe OSCinM and OSCinP can beused tosupport both asingle-ended ordifferential clock. Ineither\nconfiguration, thetermination onboth sides should match forbest common-mode noise rejection. The slew rate\nand signal integrity ofthissignal can have animpact onboth thephase noise and fractional spurs. Standard\nclocking types, LVDS, LVPECL, HCSL, andCMOS canallbeused.\n8.1.4 Using theOSCin Doubler\nThe lowest PLL flatnoise isachieved with alow-noise 200-MHz input signal. Ifonly alow-noise input signal with\nlower frequency isavailable (forexample a100-MHz source), youcanusethelownoise OSCin doubler toattain\n200-MHz phase detector frequency. Because PLL_flat =PLL_FOM +20×log(Fvco/Fpd) +10×log(Fpd /1Hz),\ndoubling Fpd theoretically gets –6dBfrom the20×log(Fvco/Fpd) component, +3dBfrom the10×log(Fpd /\n1Hz) component, andcumulatively a–3-dB improvement.\nOffset (Hz)Phase Noise (dBc/Hz)\n-120-115-110-105-100-95-90-85-80\n100 1k 10k 100k 1M\nD008Input = 100M_PFD = 100M_VCO = 6000M\nInput = 100M_osc2x = 2_PFD = 200M\n_VCO = 6000M\n32LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedFigure 26.100MHz Input With OSCin Doubler\n8.1.5 Using theInput Signal Path Components\nThe ideal input isalow-noise, 200-MHz (ormultiples ofit)signal and200-MHz phase detector frequency (highest\ndual PFD frequency). However, ifspur mechanisms areunderstood, certain combinations oftheR-divider and\nMultiplier can help. Refer totheOptimization ofSpurs section forunderstanding spur types and their\nmechanisms first, then trythissection forthese specific spurs.\n8.1.5.1 Moving Phase Detector Frequency\nEngaging themultiplier inthereference path allows more flexibility insetting thePFD frequency. One example\nusecase ofthisisifFvco %Fpd isthedominant spur. This method canmove thePFD frequency and thus the\nFvco %Fpd.\nExample: Fvco =3720.12 MHz, Fosc =300 MHz, Pre-R divider =5,Fpd =60MHz, Fvco%Fosc =120.12 MHz\n(Far out), Fvco%Fpd =120kHz (dominant). There isaFvco%Fpd spur at120kHz (refer toFigure 27).\nFigure 27.Fvco %FpdSpur\nThen second case, using divider and multiplier, isFpd =53.57 MHz away from 120-kHz spur. Fvco =\n3720.12MHz, Fosc =300MHz, Pre-R divider =7,Multiplier =5,Post-R divider =4,Fpd =53.57 MHz,\nFvco%Fosc =120.12 MHz (Far out). Fvco %Fpd =23.79 MHz (farout). There isa20–dBreduction forthe\nFvco %Fpd spur at120kHz (refer toFigure 28).\nOutput Power (dBm)\n-10-50510152025\n100 200 500 1000 2000 5000\nD0231.6 nH pull-up\n18 nH pull-up\n50 : pull-up\n33LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedFigure 28.Moving Away From Fvco %FpdSpur\n8.1.5.2 Multiplying andDividing bytheSame Value\nAlthough itmay notseem likethefirst thing totry,theFvco%Fosc and Fout%Fosc spur can sometimes be\nimproved engaging theOSC_2X bitand then dividing by2.Although this gives thesame phase detector\nfrequency, thespur canbeimproved.\n8.1.6 Designing forOutput Power\nIfthere isadesired frequency forhighest power, use aninductor pullup and design forthevalue sothat the\nresonance isatthatfrequency. Use theformula SRF =1/(2π×sqrt[L ×C]).\nExample: C=1.4pF(characteristic). Ifmaximum power istargeted at1GHz, L=18nH.Ifmaximum power is\ntargeted at3.3GHz, L=1.6nH\nFigure 29.Output Power vsPullup Type\n8.1.7 Current Consumption Management\nThe starting point isthetypical total current consumption of250 mA: 100-MHz input frequency, OSCin doubler\nbypassed, Pre-R divider bypassed, multiplier bypassed, post-R divider bypassed, 100-MHz phase detector\nfrequency, 0.468-mA charge pump current, channel divider off,oneoutput on,5400-MHz output frequency, 50-Ω\noutput pullup, 0-dBm output power (differential). Tounderstand current consumption changes due toengaging\ndifferent functional blocks ,refer toTable 50.\n34LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedTable 50.Typical Current Consumption Impact ByFunction\nACTION STEPS PROGRAMMING INCREASE INCURRENT (mA)\nUse input signal path Enable OSCin doubler OSC_2X =1 7\nEnable multiplier MULT =3,4,5, or6 10\nAdd anoutput Route VCO tooutput B VCO_DISTB_PD =0 8\nEnable output Bbuffer OUTB_PD =0 54\nIncrease output power from 0to\n+10dBm (differential)Sethighest output buffer current OUTA_POW =63 53\nUse channel divider Route channel divider tooutput CHDIV_DISTA_EN =1 5\nEnable channel divider CHDIV_EN =1 18\nEnable chdiv_seg1 CHDIV_SEG1_EN =1 2\nEnable chdiv_seg2 CHDIV_SEG2_EN =1 5\nEnable chdiv_seg3 CHDIV_SEG3_EN =1 5\n8.1.8 Decreasing Lock Time\nAcalibration time of590 µstypically tolock to7-GHz VCO canbeachieved with default settings asspecified in\ntheElectrical Characteristics table. There areseveral registers that can beprogrammed tospeed upthistime.\nLock time consists ofthecalibration time (time required tocalibrate theVCO tothecorrect frequency range) plus\ntheanalog settling time (time lock thePLL inphase andfrequency). Forfastcalibration setregisters FCAL_FAST\n=1andACAL_FAST =1.Also setthecalibration clock frequency [input reference frequency] /2^CAL_CLK_DIV)\nto200MHz. The 20-µsrange lock time canbeachieved iftheamplitude comparator delay islow, setbyregister\nACAL_CMP_DLY (5inthisexample). Ifthisistoolowthere isnotenough time tomake thedecision ofVCO\namplitude touse and may result innon-optimal phase noise. The other approach istoturn offamplitude\ncalibration with ACAL_EN=0, then manually choose theamplitude with VCO_IDAC (350 forexample). This will\nalso result in20-µsrange calibration time. There aremany other registers that can aidcalibration time, for\nexample ACAL_VCO_IDAC_STRT lets theuser choose what VCO amplitude tostart with during amplitude\ncalibration. Setting thisvalue toaround 350 willgive faster times because itisclose tothefinal amplitude for\nmost final frequencies. FCAL_VCO_SEL_START allows you tochoose theVCO core tostart with forthe\ncalibration instead ofstarting from core 7bydefault. Ifyou know you arelocking toafrequency around VCO\ncore 1,youcanstart from VCO 2bysetting VCO_SEL=2, which should give faster lock times. GototheRegister\nMaps section fordetailed information ofthese registers and their related registers. Forfastanalog settling time,\ndesign loop filter forvery wide loop bandwidth (MHz range).\nFigure 30.Lock Time Screenshot\nOffset (Hz)Noise (dBc/Hz)\n-125-120-115-110-105-100-95-90\n1k 10k 100k 1M\nD003Data\nFlicker\nFlat\nModel\n35LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments IncorporatedThe calibration sweeps from thetopoftheVCO frequency range tothebottom. This example does acalibration\ntolock at3.7GHz (which istheworst case). For theleftscreenshot (Wideband Frequency view), see the\nsweeping from toptobottom oftheVCO range. Ontheright screenshot (Narrowband Frequency view), seethe\nanalog settling time totheprecise target frequency.\n8.1.9 Modeling andUnderstanding PLL FOM andFlicker Noise\nFollow these recommended settings todesign forwide loop bandwidth and extract FOM and flicker noise. The\nflatmodel isthePLL noise floor modeled by:PLL_flat =PLL_FOM +20×log(Fvco/Fpd) +10×log(Fpd /1Hz).\nThe flicker noise (also known as1/fnoise) which changes by–10dB /decade, ismodeled by:PLL_flicker (offset)\n=PLL_flicker_Norm +20×log(Fvco /1GHz) –10×log(offset /10kHz). The cumulative model istheaddition of\nboth components: PLL_Noise =10*log(10PLL_Flat /10+10PLL_flicker /10). This isadjusted tofitthethe\nmeasured data toextract thePLL_FOM andPLL_flicker_Norm spec numbers.\nTable 51.Wide Loop Filter Design\nPARAMETER VALUE\nPFD (MHz) 200\nCharge pump (mA) 12\nVCO frequency (MHz) 5400\nLoop bandwidth (kHz) 2000\nPhase margin (degrees) 30\nGamma 1.4\nLoop filter (2nd order)\nC1(nF) 0.01\nC2(nF) 0.022\nR2(kΩ) 4.7\nFigure 31.FOM andFlicker Noise Modeling\nSCK SDI\nVcc50 ohms\n0.1uF\nR2_LFC2_LF\nC1_LFVccCSB\n1uFVcc\nVccCE1\nGND2\nVbiasVCO3\nGND4\nNC5\nGND6\nVccDIG7\nOSCinP8\nOSCinM9\nVregIN10\nVccCP\n11CPout\n12GND\n13GND\n14VccMASH\n15SCK\n16SDI\n17RFoutBP\n18RFoutBM\n19MUXout\n20VccBUF21RFoutAM22RFoutAP23CSB24GND25VccVCO226VbiasVCO227NC28VrefVCO229NC30GND31\nNC32\nVbiasVARAC33\nGND34\nVtune35\nVrefVCO36\nVccVCO37\nVregVCO38\nGND39\nGND40\nPAD41U1\n100pFVcc10uF\nVtune_midCE\n50 ohms50 ohms\n50 ohms\n50 ohms 50 ohms0.1uF0.1uF\n0.1uF\n100pF 100pF100pF\n100pF\n100pF0.1uF0.1uF1uF10uF10uF10uF\nRFoutAP\nRFoutAM\nRFoutBM RFoutBPVtune_mid\nC4_LFR3_LF\nC3_LFR4_LF1uF0.1uFVcc\nVcc\nMUXout\nVcc0.1uF\nCopyright © 2016, Texas Instruments Incorporated\n36LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated8.2 Typical Application\n8.2.1 Design forLow Jitter\nFigure 32.Typical Application Schematic\n8.2.1.1 Design Requirements\nRefer tothedesign parameters shown inTable 52.\nTable 52.Design Information\nPARAMETER VALUE\nPFD (MHz) 200\nCharge pump (mA) 20\nVCO frequency (MHz) 1800\nLoop bandwidth (kHz) 210\nPhase margin (degrees) 70\nGamma 3.8\nLoop filter (2nd order)\nC1(nF) 4.7\nC2(nF) 100\nR2(Ω) 68\n37LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated8.2.1.2 Detailed Design Procedure\nThe integration ofphase noise over acertain bandwidth (jitter) isanperformance specification that translates to\nsignal-to-noise ratio. Phase noise inside theloop bandwidth isdominated bythePLL, while thephase noise\noutside theloop bandwidth isdominated bytheVCO. Asarule ofthumb, jitter islowest ifloop bandwidth is\ndesigned tothepoint where thetwointersect. Ahigher phase margin loop filter design hasless peaking atthe\nloop bandwidth and thus lower jitter. The tradeoff with thisaslonger lock times and spurs should beconsidered\nindesign aswell.\n8.2.1.3 Application Curve\nFigure 33.Typical Jitter\n38LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated9Power Supply Recommendations\nTIrecommends placing 100-nF spurs close toeach ofthepower supply pins. Iffractional spurs arealarge\nconcern, using aferrite bead toeach ofthese power supply pins canreduce spurs toasmall degree.\n10Layout\n10.1 Layout Guidelines\nSee EVM instructions fordetails. Ingeneral, thelayout guidelines aresimilar tomost other PLL devices. The\nfollowings aresome outstanding guidelines.\n•Place output pullupcomponents close tothepin.\n•Place capacitors close tothepins.\n•Make sure input signal trace iswell matched.\n•Donotroute anytraces thatcarrying switching signal close tothecharge pump traces andexternal VCO.\n10.2 Layout Example\nFigure 34.Recommended Layout\n39LMX2582\nwww.ti.com SNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Development Support\nTexas Instruments hasseveral software tools toaidinthedevelopment atwww.ti.com .Among these tools are:\n•Codeloader tounderstand how toprogram theEVM board.\n•Clock Design Tool fordesigning loop filters, simulating phase noise, andsimulating spurs.\n•EVM board instructions forseeing typical measured data with detailed measurement conditions and a\ncomplete design.\n•Clock Architect fordesigning and simulating thedevice and understanding how itmight work with other\ndevices.\n11.2 Documentation Support\n11.2.1 Related Documentation\nThe following arerecommended reading.\n•AN-1879 Fractional NFrequency Synthesis (SNAA062)\n•PLLPerformance, Simulation, andDesign Handbook (SNAA106)\n•9.8GHz RFHigh Performance Synthesizer Operating From aBuck Converter Reference Design (TIDUC22)\n•RFSampling S-Band Radar Receiver Reference Design (TIDUBS6)\n•9.8GHz RFCW Signal Generator Using Integrated Synthesizer With Spur Reduction Reference Design\n(TIDUBM1)\n•2-GHz Complex Bandwidth DC-Coupled 14-bit Digitizer Reference Design (TIDRLM6)\n11.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n40LMX2582\nSNAS680D –DECEMBER 2015 –REVISED NOVEMBER 2017 www.ti.com\nProduct Folder Links: LMX2582Submit Documentation Feedback Copyright ©2015 –2017, Texas Instruments Incorporated12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMX2582RHAR ACTIVE VQFN RHA 402500RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 LMX2582\nLMX2582RHAT ACTIVE VQFN RHA 40250RoHS & Green NIPDAUAG Level-3-260C-168 HR -40 to 85 LMX2582\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMX2582RHAR VQFN RHA 402500 330.0 16.4 6.36.31.512.016.0 Q1\nLMX2582RHAT VQFN RHA 40250 178.0 16.4 6.36.31.512.016.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMX2582RHAR VQFN RHA 402500 356.0 356.0 35.0\nLMX2582RHAT VQFN RHA 40250 208.0 191.0 35.0\nPack Materials-Page 2\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VQFN - 1 mm max height RHA 40\nPLASTIC QUAD FLATPACK - NO LEAD 6 x 6, 0.5 mm pitch\n4225870/A\nwww.ti.comPACKAGE OUTLINE\nC\n40X 0.3\n0.24.5 0.1\n40X 0.50.31 MAX\n(0.2) TYP0.050.00\n36X 0.5\n2X\n4.52X 4.5A6.15.9 B\n6.15.90.30.20.50.3\n(0.1)VQFN - 1 mm max height RHA0040H\nPLASTIC QUAD FLATPACK - NO LEAD\n4219055/B   08/22/2019PIN 1 INDEX AREA\n0.08 CSEATING PLANE\n110 21\n3011 20\n40 31\n(OPTIONAL)PIN 1 ID 0.1 C A B\n0.05EXPOSEDTHERMAL PAD\nDETAILSEE TERMINAL\nSYMMSYMM\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.41SEE SIDE WALL\nDETAILSCALE  2.200\nDETAIL\nOPTIONAL TERMINAL\nTYPICAL\nSIDE WALL DETAIL\nOPTIONAL METAL THICKNESS\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAX\nALL AROUND40X (0.25)40X (0.6)\n(0.2) TYP\nVIA\n36X (0.5)(5.8)\n(5.8)(4.5)\n(R0.05)\nTYP4X\n(1.46)4X\n(1.27)\n(0.73) TYP\n4X (1.27)(0.73)\nTYP\n4X (1.46)VQFN - 1 mm max height RHA0040H\nPLASTIC QUAD FLATPACK - NO LEAD\n4219055/B   08/22/2019SYMM\n1\n10\n11 20213031 40\nSYMM\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:12X41\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED METALMETAL\nSOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n40X (0.6)\n40X (0.25)\n36X (0.5)\n(5.8)(5.8)9X ( 1.26)\n(1.46)\nTYP(1.46) TYP\n(R0.05) TYPVQFN - 1 mm max height RHA0040H\nPLASTIC QUAD FLATPACK - NO LEAD\n4219055/B   08/22/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SYMMMETALTYP\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 41:\n70% PRINTED SOLDER COVERAGE BY AREA\nSCALE:15XSYMM1\n10\n11 20213031 40\n41\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMX2582RHAR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VCC): 3.15V to 3.45V
  - Absolute Maximum Supply Voltage: -0.3V to 3.6V
- **Current Ratings**: 
  - Typical Supply Current: 250 mA (at 5.4 GHz output)
  - Programmable Charge Pump Current: 0 to 12 mA
- **Power Consumption**: 
  - Power Down Current: 3.7 mA
- **Operating Temperature Range**: 
  - -40°C to 85°C (ambient)
  - Junction Temperature: Up to 125°C
- **Package Type**: 
  - 40-Pin WQFN (RHA)
- **Special Features**: 
  - Integrated VCO with output frequency range from 20 MHz to 5.5 GHz
  - Supports both fractional-N and integer-N modes
  - Programmable phase adjustment and charge pump current
  - Dual differential outputs
  - SPI or Microwire (4-Wire Serial Interface)
  - Fast calibration option (<25 µs)
- **Moisture Sensitive Level**: 
  - MSL Level 3 (JEDEC J-STD-020E)

#### Description:
The **LMX2582RHAR** is a high-performance, wideband RF synthesizer that integrates a Phase-Locked Loop (PLL) with a Voltage-Controlled Oscillator (VCO). It is designed for applications requiring low phase noise and high frequency stability. The device can generate output frequencies ranging from 20 MHz to 5.5 GHz, making it suitable for a variety of RF applications.

#### Typical Applications:
- **Test and Measurement Equipment**: Used in devices that require precise frequency generation and low jitter.
- **Cellular Base Stations**: Provides stable frequency sources for communication systems.
- **Microwave Backhaul**: Used in point-to-point communication links.
- **High-Performance Clock Sources**: Serves as a clock source for high-speed data converters.
- **Software Defined Radio (SDR)**: Enables flexible frequency tuning and modulation.

The LMX2582 is particularly noted for its industry-leading phase noise performance, making it an ideal choice for applications where signal integrity is critical. Its programmable features allow for customization based on specific application needs, enhancing its versatility in various electronic designs.