// Seed: 3234208759
module module_0 (
    output wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri id_4,
    input wor id_5,
    input supply1 id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wand id_9,
    input wor id_10
);
  assign id_0 = id_3;
  assign module_1.type_22 = 0;
endmodule
module module_0 (
    input supply0 id_0,
    output uwire id_1,
    output tri id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input wand id_6,
    input supply1 id_7,
    output tri id_8,
    output uwire id_9,
    output tri1 id_10,
    output wor id_11
    , id_19,
    output supply1 id_12,
    input uwire id_13,
    input wor id_14,
    input supply1 module_1,
    output tri id_16,
    input tri1 id_17
);
  assign id_8  = 1;
  assign id_16 = 1;
  assign id_19 = "" & 1 == 1 ? 1 : id_13;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_19,
      id_4,
      id_13,
      id_13,
      id_4,
      id_7,
      id_6,
      id_19,
      id_3
  );
  wire id_20;
  xor primCall (id_5, id_3, id_17, id_0, id_19, id_14, id_4, id_7, id_6, id_13);
endmodule
