

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Mon Mar 11 09:29:05 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_gemm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  25.068 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      314|      314|  7.871 us|  7.871 us|  315|  315|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_06_loc = alloca i64 1"   --->   Operation 12 'alloca' 'sum_s8_24fixp_06_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%D_s9_23fixp_0 = alloca i64 1"   --->   Operation 13 'alloca' 'D_s9_23fixp_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%D_s9_23fixp_1 = alloca i64 1"   --->   Operation 14 'alloca' 'D_s9_23fixp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%D_s9_23fixp_2 = alloca i64 1"   --->   Operation 15 'alloca' 'D_s9_23fixp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%D_s9_23fixp_3 = alloca i64 1"   --->   Operation 16 'alloca' 'D_s9_23fixp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%D_s9_23fixp_4 = alloca i64 1"   --->   Operation 17 'alloca' 'D_s9_23fixp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%D_s9_23fixp_5 = alloca i64 1"   --->   Operation 18 'alloca' 'D_s9_23fixp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%D_s9_23fixp_6 = alloca i64 1"   --->   Operation 19 'alloca' 'D_s9_23fixp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%D_s9_23fixp_7 = alloca i64 1"   --->   Operation 20 'alloca' 'D_s9_23fixp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%D_s9_23fixp_8 = alloca i64 1"   --->   Operation 21 'alloca' 'D_s9_23fixp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%D_s9_23fixp_9 = alloca i64 1"   --->   Operation 22 'alloca' 'D_s9_23fixp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%D_s9_23fixp_10 = alloca i64 1"   --->   Operation 23 'alloca' 'D_s9_23fixp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%D_s9_23fixp_11 = alloca i64 1"   --->   Operation 24 'alloca' 'D_s9_23fixp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%D_s9_23fixp_12 = alloca i64 1"   --->   Operation 25 'alloca' 'D_s9_23fixp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%D_s9_23fixp_13 = alloca i64 1"   --->   Operation 26 'alloca' 'D_s9_23fixp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%D_s9_23fixp_14 = alloca i64 1"   --->   Operation 27 'alloca' 'D_s9_23fixp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%D_s9_23fixp_15 = alloca i64 1"   --->   Operation 28 'alloca' 'D_s9_23fixp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6, i31 %D_s9_23fixp_0, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_15"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_62_5_VITIS_LOOP_63_6, i31 %D_s9_23fixp_0, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_15"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_76_7, i31 %D_s9_23fixp_15, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_0, i32 %A_u3_29fixp_1, i32 %A_u3_29fixp_2, i32 %A_u3_29fixp_3, i32 %A_u3_29fixp_4, i32 %A_u3_29fixp_5, i32 %A_u3_29fixp_6, i32 %A_u3_29fixp_7, i31 %A_u3_29fixp_0"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_76_7, i31 %D_s9_23fixp_15, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_0, i32 %A_u3_29fixp_1, i32 %A_u3_29fixp_2, i32 %A_u3_29fixp_3, i32 %A_u3_29fixp_4, i32 %A_u3_29fixp_5, i32 %A_u3_29fixp_6, i32 %A_u3_29fixp_7, i31 %A_u3_29fixp_0"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.46>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%gamma_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %gamma"   --->   Operation 33 'read' 'gamma_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_92_10, i31 %D_s9_23fixp_0, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_15, i32 %sum_s8_24fixp_06_loc"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [2/2] (8.46ns)   --->   "%tmp_1 = fmul i32 %gamma_read, i32 8.38861e+06"   --->   Operation 35 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 14.5>
ST_6 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_VITIS_LOOP_92_10, i31 %D_s9_23fixp_0, i31 %D_s9_23fixp_1, i31 %D_s9_23fixp_2, i31 %D_s9_23fixp_3, i31 %D_s9_23fixp_4, i31 %D_s9_23fixp_5, i31 %D_s9_23fixp_6, i31 %D_s9_23fixp_7, i31 %D_s9_23fixp_8, i31 %D_s9_23fixp_9, i31 %D_s9_23fixp_10, i31 %D_s9_23fixp_11, i31 %D_s9_23fixp_12, i31 %D_s9_23fixp_13, i31 %D_s9_23fixp_14, i31 %D_s9_23fixp_15, i32 %sum_s8_24fixp_06_loc"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 37 [1/2] (8.46ns)   --->   "%tmp_1 = fmul i32 %gamma_read, i32 8.38861e+06"   --->   Operation 37 'fmul' 'tmp_1' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [2/2] (6.08ns)   --->   "%empty = fptosi i32 %tmp_1"   --->   Operation 38 'fptosi' 'empty' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 11.5>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_06_loc_load = load i32 %sum_s8_24fixp_06_loc"   --->   Operation 39 'load' 'sum_s8_24fixp_06_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/2] (6.08ns)   --->   "%empty = fptosi i32 %tmp_1"   --->   Operation 40 'fptosi' 'empty' <Predicate = true> <Delay = 6.08> <CoreInst = "Float2Int">   --->   Core 63 'Float2Int' <Latency = 1> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fptosi' 'fptoui'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%sum_s8_24fixp_06_cast = sext i32 %sum_s8_24fixp_06_loc_load"   --->   Operation 41 'sext' 'sum_s8_24fixp_06_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%p_cast576 = sext i32 %empty"   --->   Operation 42 'sext' 'p_cast576' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (5.48ns)   --->   "%empty_590 = mul i62 %sum_s8_24fixp_06_cast, i62 %p_cast576"   --->   Operation 43 'mul' 'empty_590' <Predicate = true> <Delay = 5.48> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%mul130_s15_17fixp = partselect i32 @_ssdm_op_PartSelect.i32.i62.i32.i32, i62 %empty_590, i32 30, i32 61"   --->   Operation 44 'partselect' 'mul130_s15_17fixp' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 9.54>
ST_8 : Operation 45 [2/2] (9.54ns)   --->   "%tmp_2 = sitofp i32 %mul130_s15_17fixp"   --->   Operation 45 'sitofp' 'tmp_2' <Predicate = true> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 9.54>
ST_9 : Operation 46 [1/2] (9.54ns)   --->   "%tmp_2 = sitofp i32 %mul130_s15_17fixp"   --->   Operation 46 'sitofp' 'tmp_2' <Predicate = true> <Delay = 9.54> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 9.54> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.46>
ST_10 : Operation 47 [2/2] (8.46ns)   --->   "%tmp_3 = fmul i32 %tmp_2, i32 7.62939e-06"   --->   Operation 47 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.46>
ST_11 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 49 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gamma"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gamma, void @empty_3, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 52 [1/2] (8.46ns)   --->   "%tmp_3 = fmul i32 %tmp_2, i32 7.62939e-06"   --->   Operation 52 'fmul' 'tmp_3' <Predicate = true> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i32 %tmp_3"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 8.46ns
The critical path consists of the following:
	wire read operation ('gamma_read') on port 'gamma' [10]  (0 ns)
	'fmul' operation ('tmp_1') [36]  (8.46 ns)

 <State 6>: 14.5ns
The critical path consists of the following:
	'fmul' operation ('tmp_1') [36]  (8.46 ns)
	'fptosi' operation ('empty') [37]  (6.08 ns)

 <State 7>: 11.6ns
The critical path consists of the following:
	'fptosi' operation ('empty') [37]  (6.08 ns)
	'mul' operation ('empty_590') [40]  (5.48 ns)

 <State 8>: 9.55ns
The critical path consists of the following:
	'sitofp' operation ('tmp_2') [42]  (9.55 ns)

 <State 9>: 9.55ns
The critical path consists of the following:
	'sitofp' operation ('tmp_2') [42]  (9.55 ns)

 <State 10>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('tmp_3') [43]  (8.46 ns)

 <State 11>: 8.46ns
The critical path consists of the following:
	'fmul' operation ('tmp_3') [43]  (8.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
