0.7
2020.2
Apr 18 2022
16:05:34
D:/Progetti_VHDL/Esercizio11_DivisoreNonRestoring/Esercizio11_DivisoreNonRestoring.srcs/sim_1/new/divisore_tb.vhd,1669154126,vhdl,,,,divisore_tb,,,,,,,,
D:/Progetti_VHDL/Esercizio11_DivisoreNonRestoring/Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/Divisore_NR.vhd,1669154293,vhdl,,,,divisore_nr,,,,,,,,
D:/Progetti_VHDL/Esercizio11_DivisoreNonRestoring/Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/FFD.vhd,1669152587,vhdl,,,,ffd,,,,,,,,
D:/Progetti_VHDL/Esercizio11_DivisoreNonRestoring/Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/adder_sub.vhd,1669153015,vhdl,,,,adder_sub,,,,,,,,
D:/Progetti_VHDL/Esercizio11_DivisoreNonRestoring/Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/counter_mod4.vhd,1669154277,vhdl,,,,cont4,,,,,,,,
D:/Progetti_VHDL/Esercizio11_DivisoreNonRestoring/Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/full_adder.vhd,1669152993,vhdl,,,,full_adder,,,,,,,,
D:/Progetti_VHDL/Esercizio11_DivisoreNonRestoring/Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/registroDivisore.vhd,1669152450,vhdl,,,,registrodivisore,,,,,,,,
D:/Progetti_VHDL/Esercizio11_DivisoreNonRestoring/Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/ripple_carry.vhd,1669153002,vhdl,,,,ripple_carry,,,,,,,,
D:/Progetti_VHDL/Esercizio11_DivisoreNonRestoring/Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/shift_register_AQ.vhd,1669152542,vhdl,,,,shift_register_aq,,,,,,,,
D:/Progetti_VHDL/Esercizio11_DivisoreNonRestoring/Esercizio11_DivisoreNonRestoring.srcs/sources_1/new/unita_controllo.vhd,1669153313,vhdl,,,,unita_controllo,,,,,,,,
