<profile>

<section name = "Vivado HLS Report for 'Loop_2_proc'" level="0">
<item name = "Date">Sat Aug  1 16:46:07 2020
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">stereo_2020</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.769, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">5, 5, 5, 5, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3, 3, 2, 1, 1, 3, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 215</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">0, -, 384, 20</column>
<column name="Multiplexer">-, -, -, 297</column>
<column name="Register">-, -, 843, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="PAR_L_RM_INV_U">Loop_2_proc_PAR_Lcud, 0, 96, 5, 9, 32, 1, 288</column>
<column name="PAR_L_CAMM_RAW_U">Loop_2_proc_PAR_LeOg, 0, 96, 5, 9, 32, 1, 288</column>
<column name="PAR_R_RM_INV_U">Loop_2_proc_PAR_Rbkb, 0, 96, 5, 9, 32, 1, 288</column>
<column name="PAR_R_CAMM_RAW_U">Loop_2_proc_PAR_RdEe, 0, 96, 5, 9, 32, 1, 288</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_856_p2">+, 0, 0, 10, 2, 1</column>
<column name="tmp_40_1_i_fu_896_p2">+, 0, 0, 15, 5, 1</column>
<column name="tmp_40_2_i_fu_914_p2">+, 0, 0, 15, 5, 2</column>
<column name="tmp_20_i_fu_878_p2">-, 0, 0, 15, 5, 5</column>
<column name="cond1_i_fu_980_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="cond_i_fu_928_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="exitcond1_i_fu_850_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">or, 0, 0, 2, 1, 1</column>
<column name="PAR_L_CAMM_val_0_0_164_fu_934_p3">select, 0, 0, 32, 1, 32</column>
<column name="PAR_L_CAMM_val_1_1_162_fu_986_p3">select, 0, 0, 32, 1, 32</column>
<column name="PAR_R_CAMM_val_0_0_165_fu_942_p3">select, 0, 0, 32, 1, 32</column>
<column name="PAR_R_CAMM_val_1_1_163_fu_994_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="PAR_L_RINV_val_0_0_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_L_RINV_val_0_1_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_L_RINV_val_0_2_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_L_RINV_val_1_0_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_L_RINV_val_1_1_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_L_RINV_val_1_2_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_L_RINV_val_2_0_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_L_RINV_val_2_1_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_L_RINV_val_2_2_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_R_RINV_val_0_0_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_R_RINV_val_0_1_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_R_RINV_val_0_2_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_R_RINV_val_1_0_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_R_RINV_val_1_1_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_R_RINV_val_1_2_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_R_RINV_val_2_0_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_R_RINV_val_2_1_out_out_blk_n">9, 2, 1, 2</column>
<column name="PAR_R_RINV_val_2_2_out_out_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_phi_mux_i_i_phi_fu_842_p4">9, 2, 2, 4</column>
<column name="cx1_out_out_blk_n">9, 2, 1, 2</column>
<column name="cx2_out_out_blk_n">9, 2, 1, 2</column>
<column name="cy1_out_out_blk_n">9, 2, 1, 2</column>
<column name="cy2_out_out_blk_n">9, 2, 1, 2</column>
<column name="fx1_out_out_blk_n">9, 2, 1, 2</column>
<column name="fx2_out_out_blk_n">9, 2, 1, 2</column>
<column name="fy1_out_out_blk_n">9, 2, 1, 2</column>
<column name="fy2_out_out_blk_n">9, 2, 1, 2</column>
<column name="i_i_reg_838">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="PAR_L_CAMM_val_1_2_1_fu_372">32, 0, 32, 0</column>
<column name="PAR_L_CAMM_val_1_2_fu_368">32, 0, 32, 0</column>
<column name="PAR_L_RINV_val_2_0_1_fu_396">32, 0, 32, 0</column>
<column name="PAR_L_RINV_val_2_0_2_fu_408">32, 0, 32, 0</column>
<column name="PAR_L_RINV_val_2_0_fu_384">32, 0, 32, 0</column>
<column name="PAR_L_RINV_val_2_1_1_fu_400">32, 0, 32, 0</column>
<column name="PAR_L_RINV_val_2_1_2_fu_412">32, 0, 32, 0</column>
<column name="PAR_L_RINV_val_2_1_fu_388">32, 0, 32, 0</column>
<column name="PAR_L_RINV_val_2_2_1_fu_404">32, 0, 32, 0</column>
<column name="PAR_L_RINV_val_2_2_2_fu_416">32, 0, 32, 0</column>
<column name="PAR_L_RINV_val_2_2_fu_392">32, 0, 32, 0</column>
<column name="PAR_R_CAMM_val_1_2_1_fu_380">32, 0, 32, 0</column>
<column name="PAR_R_CAMM_val_1_2_fu_376">32, 0, 32, 0</column>
<column name="PAR_R_RINV_val_2_0_1_fu_432">32, 0, 32, 0</column>
<column name="PAR_R_RINV_val_2_0_2_fu_444">32, 0, 32, 0</column>
<column name="PAR_R_RINV_val_2_0_fu_420">32, 0, 32, 0</column>
<column name="PAR_R_RINV_val_2_1_1_fu_436">32, 0, 32, 0</column>
<column name="PAR_R_RINV_val_2_1_2_fu_448">32, 0, 32, 0</column>
<column name="PAR_R_RINV_val_2_1_fu_424">32, 0, 32, 0</column>
<column name="PAR_R_RINV_val_2_2_1_fu_440">32, 0, 32, 0</column>
<column name="PAR_R_RINV_val_2_2_2_fu_452">32, 0, 32, 0</column>
<column name="PAR_R_RINV_val_2_2_fu_428">32, 0, 32, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="exitcond1_i_reg_1302">1, 0, 1, 0</column>
<column name="fx1_out_dc_reg_825">32, 0, 32, 0</column>
<column name="fx2_out_dc_reg_799">32, 0, 32, 0</column>
<column name="fy1_out_dc_reg_812">32, 0, 32, 0</column>
<column name="fy2_out_dc_reg_786">32, 0, 32, 0</column>
<column name="i_i_reg_838">2, 0, 2, 0</column>
<column name="i_reg_1306">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_2_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_2_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_2_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_2_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_2_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_2_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_2_proc, return value</column>
<column name="PAR_R_RINV_val_2_2_out_out_din">out, 32, ap_fifo, PAR_R_RINV_val_2_2_out_out, pointer</column>
<column name="PAR_R_RINV_val_2_2_out_out_full_n">in, 1, ap_fifo, PAR_R_RINV_val_2_2_out_out, pointer</column>
<column name="PAR_R_RINV_val_2_2_out_out_write">out, 1, ap_fifo, PAR_R_RINV_val_2_2_out_out, pointer</column>
<column name="PAR_R_RINV_val_2_1_out_out_din">out, 32, ap_fifo, PAR_R_RINV_val_2_1_out_out, pointer</column>
<column name="PAR_R_RINV_val_2_1_out_out_full_n">in, 1, ap_fifo, PAR_R_RINV_val_2_1_out_out, pointer</column>
<column name="PAR_R_RINV_val_2_1_out_out_write">out, 1, ap_fifo, PAR_R_RINV_val_2_1_out_out, pointer</column>
<column name="PAR_R_RINV_val_2_0_out_out_din">out, 32, ap_fifo, PAR_R_RINV_val_2_0_out_out, pointer</column>
<column name="PAR_R_RINV_val_2_0_out_out_full_n">in, 1, ap_fifo, PAR_R_RINV_val_2_0_out_out, pointer</column>
<column name="PAR_R_RINV_val_2_0_out_out_write">out, 1, ap_fifo, PAR_R_RINV_val_2_0_out_out, pointer</column>
<column name="PAR_R_RINV_val_1_2_out_out_din">out, 32, ap_fifo, PAR_R_RINV_val_1_2_out_out, pointer</column>
<column name="PAR_R_RINV_val_1_2_out_out_full_n">in, 1, ap_fifo, PAR_R_RINV_val_1_2_out_out, pointer</column>
<column name="PAR_R_RINV_val_1_2_out_out_write">out, 1, ap_fifo, PAR_R_RINV_val_1_2_out_out, pointer</column>
<column name="PAR_R_RINV_val_1_1_out_out_din">out, 32, ap_fifo, PAR_R_RINV_val_1_1_out_out, pointer</column>
<column name="PAR_R_RINV_val_1_1_out_out_full_n">in, 1, ap_fifo, PAR_R_RINV_val_1_1_out_out, pointer</column>
<column name="PAR_R_RINV_val_1_1_out_out_write">out, 1, ap_fifo, PAR_R_RINV_val_1_1_out_out, pointer</column>
<column name="PAR_R_RINV_val_1_0_out_out_din">out, 32, ap_fifo, PAR_R_RINV_val_1_0_out_out, pointer</column>
<column name="PAR_R_RINV_val_1_0_out_out_full_n">in, 1, ap_fifo, PAR_R_RINV_val_1_0_out_out, pointer</column>
<column name="PAR_R_RINV_val_1_0_out_out_write">out, 1, ap_fifo, PAR_R_RINV_val_1_0_out_out, pointer</column>
<column name="PAR_R_RINV_val_0_2_out_out_din">out, 32, ap_fifo, PAR_R_RINV_val_0_2_out_out, pointer</column>
<column name="PAR_R_RINV_val_0_2_out_out_full_n">in, 1, ap_fifo, PAR_R_RINV_val_0_2_out_out, pointer</column>
<column name="PAR_R_RINV_val_0_2_out_out_write">out, 1, ap_fifo, PAR_R_RINV_val_0_2_out_out, pointer</column>
<column name="PAR_R_RINV_val_0_1_out_out_din">out, 32, ap_fifo, PAR_R_RINV_val_0_1_out_out, pointer</column>
<column name="PAR_R_RINV_val_0_1_out_out_full_n">in, 1, ap_fifo, PAR_R_RINV_val_0_1_out_out, pointer</column>
<column name="PAR_R_RINV_val_0_1_out_out_write">out, 1, ap_fifo, PAR_R_RINV_val_0_1_out_out, pointer</column>
<column name="PAR_R_RINV_val_0_0_out_out_din">out, 32, ap_fifo, PAR_R_RINV_val_0_0_out_out, pointer</column>
<column name="PAR_R_RINV_val_0_0_out_out_full_n">in, 1, ap_fifo, PAR_R_RINV_val_0_0_out_out, pointer</column>
<column name="PAR_R_RINV_val_0_0_out_out_write">out, 1, ap_fifo, PAR_R_RINV_val_0_0_out_out, pointer</column>
<column name="PAR_L_RINV_val_2_2_out_out_din">out, 32, ap_fifo, PAR_L_RINV_val_2_2_out_out, pointer</column>
<column name="PAR_L_RINV_val_2_2_out_out_full_n">in, 1, ap_fifo, PAR_L_RINV_val_2_2_out_out, pointer</column>
<column name="PAR_L_RINV_val_2_2_out_out_write">out, 1, ap_fifo, PAR_L_RINV_val_2_2_out_out, pointer</column>
<column name="PAR_L_RINV_val_2_1_out_out_din">out, 32, ap_fifo, PAR_L_RINV_val_2_1_out_out, pointer</column>
<column name="PAR_L_RINV_val_2_1_out_out_full_n">in, 1, ap_fifo, PAR_L_RINV_val_2_1_out_out, pointer</column>
<column name="PAR_L_RINV_val_2_1_out_out_write">out, 1, ap_fifo, PAR_L_RINV_val_2_1_out_out, pointer</column>
<column name="PAR_L_RINV_val_2_0_out_out_din">out, 32, ap_fifo, PAR_L_RINV_val_2_0_out_out, pointer</column>
<column name="PAR_L_RINV_val_2_0_out_out_full_n">in, 1, ap_fifo, PAR_L_RINV_val_2_0_out_out, pointer</column>
<column name="PAR_L_RINV_val_2_0_out_out_write">out, 1, ap_fifo, PAR_L_RINV_val_2_0_out_out, pointer</column>
<column name="PAR_L_RINV_val_1_2_out_out_din">out, 32, ap_fifo, PAR_L_RINV_val_1_2_out_out, pointer</column>
<column name="PAR_L_RINV_val_1_2_out_out_full_n">in, 1, ap_fifo, PAR_L_RINV_val_1_2_out_out, pointer</column>
<column name="PAR_L_RINV_val_1_2_out_out_write">out, 1, ap_fifo, PAR_L_RINV_val_1_2_out_out, pointer</column>
<column name="PAR_L_RINV_val_1_1_out_out_din">out, 32, ap_fifo, PAR_L_RINV_val_1_1_out_out, pointer</column>
<column name="PAR_L_RINV_val_1_1_out_out_full_n">in, 1, ap_fifo, PAR_L_RINV_val_1_1_out_out, pointer</column>
<column name="PAR_L_RINV_val_1_1_out_out_write">out, 1, ap_fifo, PAR_L_RINV_val_1_1_out_out, pointer</column>
<column name="PAR_L_RINV_val_1_0_out_out_din">out, 32, ap_fifo, PAR_L_RINV_val_1_0_out_out, pointer</column>
<column name="PAR_L_RINV_val_1_0_out_out_full_n">in, 1, ap_fifo, PAR_L_RINV_val_1_0_out_out, pointer</column>
<column name="PAR_L_RINV_val_1_0_out_out_write">out, 1, ap_fifo, PAR_L_RINV_val_1_0_out_out, pointer</column>
<column name="PAR_L_RINV_val_0_2_out_out_din">out, 32, ap_fifo, PAR_L_RINV_val_0_2_out_out, pointer</column>
<column name="PAR_L_RINV_val_0_2_out_out_full_n">in, 1, ap_fifo, PAR_L_RINV_val_0_2_out_out, pointer</column>
<column name="PAR_L_RINV_val_0_2_out_out_write">out, 1, ap_fifo, PAR_L_RINV_val_0_2_out_out, pointer</column>
<column name="PAR_L_RINV_val_0_1_out_out_din">out, 32, ap_fifo, PAR_L_RINV_val_0_1_out_out, pointer</column>
<column name="PAR_L_RINV_val_0_1_out_out_full_n">in, 1, ap_fifo, PAR_L_RINV_val_0_1_out_out, pointer</column>
<column name="PAR_L_RINV_val_0_1_out_out_write">out, 1, ap_fifo, PAR_L_RINV_val_0_1_out_out, pointer</column>
<column name="PAR_L_RINV_val_0_0_out_out_din">out, 32, ap_fifo, PAR_L_RINV_val_0_0_out_out, pointer</column>
<column name="PAR_L_RINV_val_0_0_out_out_full_n">in, 1, ap_fifo, PAR_L_RINV_val_0_0_out_out, pointer</column>
<column name="PAR_L_RINV_val_0_0_out_out_write">out, 1, ap_fifo, PAR_L_RINV_val_0_0_out_out, pointer</column>
<column name="cy2_out_out_din">out, 32, ap_fifo, cy2_out_out, pointer</column>
<column name="cy2_out_out_full_n">in, 1, ap_fifo, cy2_out_out, pointer</column>
<column name="cy2_out_out_write">out, 1, ap_fifo, cy2_out_out, pointer</column>
<column name="fy2_out_out_din">out, 32, ap_fifo, fy2_out_out, pointer</column>
<column name="fy2_out_out_full_n">in, 1, ap_fifo, fy2_out_out, pointer</column>
<column name="fy2_out_out_write">out, 1, ap_fifo, fy2_out_out, pointer</column>
<column name="cx2_out_out_din">out, 32, ap_fifo, cx2_out_out, pointer</column>
<column name="cx2_out_out_full_n">in, 1, ap_fifo, cx2_out_out, pointer</column>
<column name="cx2_out_out_write">out, 1, ap_fifo, cx2_out_out, pointer</column>
<column name="fx2_out_out_din">out, 32, ap_fifo, fx2_out_out, pointer</column>
<column name="fx2_out_out_full_n">in, 1, ap_fifo, fx2_out_out, pointer</column>
<column name="fx2_out_out_write">out, 1, ap_fifo, fx2_out_out, pointer</column>
<column name="cy1_out_out_din">out, 32, ap_fifo, cy1_out_out, pointer</column>
<column name="cy1_out_out_full_n">in, 1, ap_fifo, cy1_out_out, pointer</column>
<column name="cy1_out_out_write">out, 1, ap_fifo, cy1_out_out, pointer</column>
<column name="fy1_out_out_din">out, 32, ap_fifo, fy1_out_out, pointer</column>
<column name="fy1_out_out_full_n">in, 1, ap_fifo, fy1_out_out, pointer</column>
<column name="fy1_out_out_write">out, 1, ap_fifo, fy1_out_out, pointer</column>
<column name="cx1_out_out_din">out, 32, ap_fifo, cx1_out_out, pointer</column>
<column name="cx1_out_out_full_n">in, 1, ap_fifo, cx1_out_out, pointer</column>
<column name="cx1_out_out_write">out, 1, ap_fifo, cx1_out_out, pointer</column>
<column name="fx1_out_out_din">out, 32, ap_fifo, fx1_out_out, pointer</column>
<column name="fx1_out_out_full_n">in, 1, ap_fifo, fx1_out_out, pointer</column>
<column name="fx1_out_out_write">out, 1, ap_fifo, fx1_out_out, pointer</column>
</table>
</item>
</section>
</profile>
