// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "MinMaxLoc.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic MinMaxLoc::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic MinMaxLoc::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<4> MinMaxLoc::ap_ST_fsm_state1 = "1";
const sc_lv<4> MinMaxLoc::ap_ST_fsm_state2 = "10";
const sc_lv<4> MinMaxLoc::ap_ST_fsm_pp0_stage0 = "100";
const sc_lv<4> MinMaxLoc::ap_ST_fsm_state5 = "1000";
const sc_lv<32> MinMaxLoc::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool MinMaxLoc::ap_const_boolean_1 = true;
const sc_lv<32> MinMaxLoc::ap_const_lv32_2 = "10";
const bool MinMaxLoc::ap_const_boolean_0 = false;
const sc_lv<1> MinMaxLoc::ap_const_lv1_0 = "0";
const sc_lv<32> MinMaxLoc::ap_const_lv32_1 = "1";
const sc_lv<1> MinMaxLoc::ap_const_lv1_1 = "1";
const sc_lv<9> MinMaxLoc::ap_const_lv9_0 = "000000000";
const sc_lv<32> MinMaxLoc::ap_const_lv32_3 = "11";
const sc_lv<16> MinMaxLoc::ap_const_lv16_0 = "0000000000000000";
const sc_lv<16> MinMaxLoc::ap_const_lv16_FFFF = "1111111111111111";
const sc_lv<9> MinMaxLoc::ap_const_lv9_10E = "100001110";
const sc_lv<9> MinMaxLoc::ap_const_lv9_1 = "1";
const sc_lv<9> MinMaxLoc::ap_const_lv9_1E0 = "111100000";

MinMaxLoc::MinMaxLoc(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( src_data_stream_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln1233_reg_217 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( src_data_stream_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln1233_reg_217 );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2);
    sensitive << ( min_val_out_full_n );
    sensitive << ( max_val_out_full_n );
    sensitive << ( icmp_ln1232_fu_132_p2 );

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter1);
    sensitive << ( src_data_stream_V_empty_n );
    sensitive << ( icmp_ln1233_reg_217 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state3);
    sensitive << ( icmp_ln1233_fu_144_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( min_val_out_full_n );
    sensitive << ( max_val_out_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln1232_fu_132_p2 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( min_val_out_full_n );
    sensitive << ( max_val_out_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln1232_fu_132_p2 );

    SC_METHOD(thread_i_V_fu_138_p2);
    sensitive << ( t_V_reg_92 );

    SC_METHOD(thread_icmp_ln1232_fu_132_p2);
    sensitive << ( min_val_out_full_n );
    sensitive << ( max_val_out_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln1232_fu_132_p2 );
    sensitive << ( t_V_reg_92 );

    SC_METHOD(thread_icmp_ln1233_fu_144_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( t_V_5_reg_103 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln1237_fu_156_p2);
    sensitive << ( src_data_stream_V_dout );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln1233_reg_217 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ret_V_fu_68 );

    SC_METHOD(thread_icmp_ln1242_fu_170_p2);
    sensitive << ( src_data_stream_V_dout );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln1233_reg_217 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ret_V_37_fu_64 );

    SC_METHOD(thread_j_V_fu_150_p2);
    sensitive << ( t_V_5_reg_103 );

    SC_METHOD(thread_max_val_out_blk_n);
    sensitive << ( max_val_out_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln1232_fu_132_p2 );

    SC_METHOD(thread_max_val_out_din);
    sensitive << ( min_val_out_full_n );
    sensitive << ( max_val_out_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln1232_fu_132_p2 );
    sensitive << ( ret_V_37_fu_64 );

    SC_METHOD(thread_max_val_out_write);
    sensitive << ( min_val_out_full_n );
    sensitive << ( max_val_out_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln1232_fu_132_p2 );

    SC_METHOD(thread_min_val_out_blk_n);
    sensitive << ( min_val_out_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln1232_fu_132_p2 );

    SC_METHOD(thread_min_val_out_din);
    sensitive << ( min_val_out_full_n );
    sensitive << ( max_val_out_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln1232_fu_132_p2 );
    sensitive << ( ret_V_fu_68 );

    SC_METHOD(thread_min_val_out_write);
    sensitive << ( min_val_out_full_n );
    sensitive << ( max_val_out_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln1232_fu_132_p2 );

    SC_METHOD(thread_p_min_val_fu_176_p3);
    sensitive << ( src_data_stream_V_dout );
    sensitive << ( ret_V_37_fu_64 );
    sensitive << ( icmp_ln1242_fu_170_p2 );

    SC_METHOD(thread_select_ln1237_fu_162_p3);
    sensitive << ( src_data_stream_V_dout );
    sensitive << ( ret_V_fu_68 );
    sensitive << ( icmp_ln1237_fu_156_p2 );

    SC_METHOD(thread_src_data_stream_V_blk_n);
    sensitive << ( src_data_stream_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln1233_reg_217 );

    SC_METHOD(thread_src_data_stream_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln1233_reg_217 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( min_val_out_full_n );
    sensitive << ( max_val_out_full_n );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln1232_fu_132_p2 );
    sensitive << ( icmp_ln1233_fu_144_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "0001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "MinMaxLoc_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, src_data_stream_V_dout, "(port)src_data_stream_V_dout");
    sc_trace(mVcdFile, src_data_stream_V_empty_n, "(port)src_data_stream_V_empty_n");
    sc_trace(mVcdFile, src_data_stream_V_read, "(port)src_data_stream_V_read");
    sc_trace(mVcdFile, min_val_out_din, "(port)min_val_out_din");
    sc_trace(mVcdFile, min_val_out_full_n, "(port)min_val_out_full_n");
    sc_trace(mVcdFile, min_val_out_write, "(port)min_val_out_write");
    sc_trace(mVcdFile, max_val_out_din, "(port)max_val_out_din");
    sc_trace(mVcdFile, max_val_out_full_n, "(port)max_val_out_full_n");
    sc_trace(mVcdFile, max_val_out_write, "(port)max_val_out_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, src_data_stream_V_blk_n, "src_data_stream_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln1233_reg_217, "icmp_ln1233_reg_217");
    sc_trace(mVcdFile, min_val_out_blk_n, "min_val_out_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, icmp_ln1232_fu_132_p2, "icmp_ln1232_fu_132_p2");
    sc_trace(mVcdFile, max_val_out_blk_n, "max_val_out_blk_n");
    sc_trace(mVcdFile, t_V_5_reg_103, "t_V_5_reg_103");
    sc_trace(mVcdFile, ap_block_state2, "ap_block_state2");
    sc_trace(mVcdFile, i_V_fu_138_p2, "i_V_fu_138_p2");
    sc_trace(mVcdFile, i_V_reg_212, "i_V_reg_212");
    sc_trace(mVcdFile, icmp_ln1233_fu_144_p2, "icmp_ln1233_fu_144_p2");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter0, "ap_block_state3_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter1, "ap_block_state4_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, j_V_fu_150_p2, "j_V_fu_150_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state3, "ap_condition_pp0_exit_iter0_state3");
    sc_trace(mVcdFile, t_V_reg_92, "t_V_reg_92");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, ret_V_37_fu_64, "ret_V_37_fu_64");
    sc_trace(mVcdFile, p_min_val_fu_176_p3, "p_min_val_fu_176_p3");
    sc_trace(mVcdFile, ret_V_fu_68, "ret_V_fu_68");
    sc_trace(mVcdFile, select_ln1237_fu_162_p3, "select_ln1237_fu_162_p3");
    sc_trace(mVcdFile, icmp_ln1237_fu_156_p2, "icmp_ln1237_fu_156_p2");
    sc_trace(mVcdFile, icmp_ln1242_fu_170_p2, "icmp_ln1242_fu_170_p2");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

MinMaxLoc::~MinMaxLoc() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void MinMaxLoc::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
                    !((esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, min_val_out_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, max_val_out_full_n.read()))))) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    !((esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, min_val_out_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, max_val_out_full_n.read()))) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln1232_fu_132_p2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state3.read()))) {
            ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state3.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                    !((esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, min_val_out_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, max_val_out_full_n.read()))) && 
                    esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln1232_fu_132_p2.read()))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln1233_reg_217.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        ret_V_37_fu_64 = p_min_val_fu_176_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        ret_V_37_fu_64 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln1233_reg_217.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        ret_V_fu_68 = select_ln1237_fu_162_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        ret_V_fu_68 = ap_const_lv16_FFFF;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln1233_fu_144_p2.read()))) {
        t_V_5_reg_103 = j_V_fu_150_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                !((esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, min_val_out_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, max_val_out_full_n.read()))) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln1232_fu_132_p2.read()))) {
        t_V_5_reg_103 = ap_const_lv9_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        t_V_reg_92 = i_V_reg_212.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        t_V_reg_92 = ap_const_lv9_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && !((esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, min_val_out_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, max_val_out_full_n.read()))))) {
        i_V_reg_212 = i_V_fu_138_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln1233_reg_217 = icmp_ln1233_fu_144_p2.read();
    }
}

void MinMaxLoc::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[2];
}

void MinMaxLoc::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void MinMaxLoc::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void MinMaxLoc::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[3];
}

void MinMaxLoc::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void MinMaxLoc::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(icmp_ln1233_reg_217.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, src_data_stream_V_empty_n.read()));
}

void MinMaxLoc::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(icmp_ln1233_reg_217.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, src_data_stream_V_empty_n.read()));
}

void MinMaxLoc::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void MinMaxLoc::thread_ap_block_state2() {
    ap_block_state2 = ((esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, min_val_out_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, max_val_out_full_n.read())));
}

void MinMaxLoc::thread_ap_block_state3_pp0_stage0_iter0() {
    ap_block_state3_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void MinMaxLoc::thread_ap_block_state4_pp0_stage0_iter1() {
    ap_block_state4_pp0_stage0_iter1 = (esl_seteq<1,1,1>(icmp_ln1233_reg_217.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, src_data_stream_V_empty_n.read()));
}

void MinMaxLoc::thread_ap_condition_pp0_exit_iter0_state3() {
    if (esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln1233_fu_144_p2.read())) {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state3 = ap_const_logic_0;
    }
}

void MinMaxLoc::thread_ap_done() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
         !((esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, min_val_out_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, max_val_out_full_n.read()))))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void MinMaxLoc::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void MinMaxLoc::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void MinMaxLoc::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void MinMaxLoc::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
         !((esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, min_val_out_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, max_val_out_full_n.read()))))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void MinMaxLoc::thread_i_V_fu_138_p2() {
    i_V_fu_138_p2 = (!t_V_reg_92.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(t_V_reg_92.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void MinMaxLoc::thread_icmp_ln1232_fu_132_p2() {
    icmp_ln1232_fu_132_p2 = (!t_V_reg_92.read().is_01() || !ap_const_lv9_10E.is_01())? sc_lv<1>(): sc_lv<1>(t_V_reg_92.read() == ap_const_lv9_10E);
}

void MinMaxLoc::thread_icmp_ln1233_fu_144_p2() {
    icmp_ln1233_fu_144_p2 = (!t_V_5_reg_103.read().is_01() || !ap_const_lv9_1E0.is_01())? sc_lv<1>(): sc_lv<1>(t_V_5_reg_103.read() == ap_const_lv9_1E0);
}

void MinMaxLoc::thread_icmp_ln1237_fu_156_p2() {
    icmp_ln1237_fu_156_p2 = (!src_data_stream_V_dout.read().is_01() || !ret_V_fu_68.read().is_01())? sc_lv<1>(): (sc_biguint<16>(src_data_stream_V_dout.read()) < sc_biguint<16>(ret_V_fu_68.read()));
}

void MinMaxLoc::thread_icmp_ln1242_fu_170_p2() {
    icmp_ln1242_fu_170_p2 = (!src_data_stream_V_dout.read().is_01() || !ret_V_37_fu_64.read().is_01())? sc_lv<1>(): (sc_biguint<16>(src_data_stream_V_dout.read()) > sc_biguint<16>(ret_V_37_fu_64.read()));
}

void MinMaxLoc::thread_j_V_fu_150_p2() {
    j_V_fu_150_p2 = (!t_V_5_reg_103.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(t_V_5_reg_103.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void MinMaxLoc::thread_max_val_out_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1))) {
        max_val_out_blk_n = max_val_out_full_n.read();
    } else {
        max_val_out_blk_n = ap_const_logic_1;
    }
}

void MinMaxLoc::thread_max_val_out_din() {
    max_val_out_din = ret_V_37_fu_64.read();
}

void MinMaxLoc::thread_max_val_out_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
         !((esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, min_val_out_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, max_val_out_full_n.read()))))) {
        max_val_out_write = ap_const_logic_1;
    } else {
        max_val_out_write = ap_const_logic_0;
    }
}

void MinMaxLoc::thread_min_val_out_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1))) {
        min_val_out_blk_n = min_val_out_full_n.read();
    } else {
        min_val_out_blk_n = ap_const_logic_1;
    }
}

void MinMaxLoc::thread_min_val_out_din() {
    min_val_out_din = ret_V_fu_68.read();
}

void MinMaxLoc::thread_min_val_out_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
         !((esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, min_val_out_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, max_val_out_full_n.read()))))) {
        min_val_out_write = ap_const_logic_1;
    } else {
        min_val_out_write = ap_const_logic_0;
    }
}

void MinMaxLoc::thread_p_min_val_fu_176_p3() {
    p_min_val_fu_176_p3 = (!icmp_ln1242_fu_170_p2.read()[0].is_01())? sc_lv<16>(): ((icmp_ln1242_fu_170_p2.read()[0].to_bool())? src_data_stream_V_dout.read(): ret_V_37_fu_64.read());
}

void MinMaxLoc::thread_select_ln1237_fu_162_p3() {
    select_ln1237_fu_162_p3 = (!icmp_ln1237_fu_156_p2.read()[0].is_01())? sc_lv<16>(): ((icmp_ln1237_fu_156_p2.read()[0].to_bool())? src_data_stream_V_dout.read(): ret_V_fu_68.read());
}

void MinMaxLoc::thread_src_data_stream_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln1233_reg_217.read(), ap_const_lv1_0))) {
        src_data_stream_V_blk_n = src_data_stream_V_empty_n.read();
    } else {
        src_data_stream_V_blk_n = ap_const_logic_1;
    }
}

void MinMaxLoc::thread_src_data_stream_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln1233_reg_217.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        src_data_stream_V_read = ap_const_logic_1;
    } else {
        src_data_stream_V_read = ap_const_logic_0;
    }
}

void MinMaxLoc::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && !((esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, min_val_out_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, max_val_out_full_n.read()))))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && !((esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, min_val_out_full_n.read())) || (esl_seteq<1,1,1>(icmp_ln1232_fu_132_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, max_val_out_full_n.read()))) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln1232_fu_132_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln1233_fu_144_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, icmp_ln1233_fu_144_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state5;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm = "XXXX";
            break;
    }
}

}

