 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 50
Design : system_top
Version: K-2015.06
Date   : Wed Mar 22 23:31:43 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U_register_file/memory_reg[0][5]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[0][5]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[0][5]/Q (SDFFRQX1M)          0.52      12.52 r
  U_register_file/register0[5] (register_file_test_1)     0.00      12.52 r
  U_ALU/A[5] (ALU_test_1)                                 0.00      12.52 r
  U_ALU/U322/Y (AOI22XLM)                                 0.14      12.66 f
  U_ALU/U323/Y (OAI2B11XLM)                               0.10      12.76 r
  U_ALU/ALU_result_reg[4]/D (SDFFRQX1M)                   0.00      12.76 r
  data arrival time                                                 12.76

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[4]/CK (SDFFRQX1M)                  0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U_register_file/memory_reg[0][3]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[0][3]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[0][3]/Q (SDFFRQX1M)          0.53      12.53 r
  U_register_file/register0[3] (register_file_test_1)     0.00      12.53 r
  U_ALU/A[3] (ALU_test_1)                                 0.00      12.53 r
  U_ALU/U420/Y (AOI22XLM)                                 0.15      12.69 f
  U_ALU/U421/Y (OAI2B11XLM)                               0.10      12.79 r
  U_ALU/ALU_result_reg[2]/D (SDFFRQX1M)                   0.00      12.79 r
  data arrival time                                                 12.79

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[2]/CK (SDFFRQX1M)                  0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: U_register_file/memory_reg[0][4]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[0][4]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[0][4]/Q (SDFFRQX1M)          0.57      12.57 r
  U_register_file/register0[4] (register_file_test_1)     0.00      12.57 r
  U_ALU/A[4] (ALU_test_1)                                 0.00      12.57 r
  U_ALU/U409/Y (AOI22XLM)                                 0.15      12.72 f
  U_ALU/U410/Y (OAI2B11XLM)                               0.10      12.82 r
  U_ALU/ALU_result_reg[3]/D (SDFFRQX1M)                   0.00      12.82 r
  data arrival time                                                 12.82

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[3]/CK (SDFFRQX1M)                  0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U_register_file/memory_reg[1][0]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[1][0]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[1][0]/Q (SDFFRQX1M)          0.61      12.61 r
  U_register_file/register1[0] (register_file_test_1)     0.00      12.61 r
  U_ALU/B[0] (ALU_test_1)                                 0.00      12.61 r
  U_ALU/U258/Y (AOI221XLM)                                0.16      12.77 f
  U_ALU/U294/Y (OAI211XLM)                                0.08      12.85 r
  U_ALU/ALU_result_reg[0]/D (SDFFRQX1M)                   0.00      12.85 r
  data arrival time                                                 12.85

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[0]/CK (SDFFRQX1M)                  0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_reg[3]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_valid_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_reg[3]/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_reg[3]/Q (SDFFRQX1M)
                                                          0.46      12.46 f
  U_UART_receiver_data_synchronizer/synchronous_data[3] (data_synchronizer_test_0)
                                                          0.00      12.46 f
  U_system_controller/receiver_parallel_data_synchronized[3] (system_controller_test_1)
                                                          0.00      12.46 f
  U_system_controller/U_UART_receiver_controller/parallel_data_synchronized[3] (UART_receiver_controller_test_1)
                                                          0.00      12.46 f
  U_system_controller/U_UART_receiver_controller/U14/Y (INVXLM)
                                                          0.13      12.59 r
  U_system_controller/U_UART_receiver_controller/U29/Y (NOR2XLM)
                                                          0.14      12.73 f
  U_system_controller/U_UART_receiver_controller/ALU_function[3] (UART_receiver_controller_test_1)
                                                          0.00      12.73 f
  U_system_controller/ALU_function[3] (system_controller_test_1)
                                                          0.00      12.73 f
  U_ALU/ALU_function[3] (ALU_test_1)                      0.00      12.73 f
  U_ALU/U39/Y (AOI31XLM)                                  0.17      12.89 r
  U_ALU/ALU_result_valid_reg/D (SDFFRQX1M)                0.00      12.89 r
  data arrival time                                                 12.89

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_valid_reg/CK (SDFFRQX1M)               0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: U_register_file/memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[0][7]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[0][7]/Q (SDFFRQX1M)          0.53      12.53 r
  U_register_file/register0[7] (register_file_test_1)     0.00      12.53 r
  U_ALU/A[7] (ALU_test_1)                                 0.00      12.53 r
  U_ALU/U96/Y (OAI21XLM)                                  0.16      12.69 f
  U_ALU/U111/Y (OAI211XLM)                                0.22      12.91 r
  U_ALU/ALU_result_reg[6]/D (SDFFRQX1M)                   0.00      12.91 r
  data arrival time                                                 12.91

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[6]/CK (SDFFRQX1M)                  0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: U_register_file/memory_reg[0][0]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[0][0]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[0][0]/Q (SDFFRQX1M)          0.53      12.53 r
  U_register_file/register0[0] (register_file_test_1)     0.00      12.53 r
  U_ALU/A[0] (ALU_test_1)                                 0.00      12.53 r
  U_ALU/U225/Y (AOI22XLM)                                 0.16      12.69 f
  U_ALU/U28/Y (OAI211XLM)                                 0.11      12.80 r
  U_ALU/U226/Y (AOI21XLM)                                 0.06      12.85 f
  U_ALU/U227/Y (NAND2XLM)                                 0.07      12.92 r
  U_ALU/ALU_result_reg[1]/D (SDFFRQX1M)                   0.00      12.92 r
  data arrival time                                                 12.92

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[1]/CK (SDFFRQX1M)                  0.00      12.10 r
  library hold time                                      -0.17      11.93
  data required time                                                11.93
  --------------------------------------------------------------------------
  data required time                                                11.93
  data arrival time                                                -12.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.99


  Startpoint: U_register_file/memory_reg[1][5]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[1][5]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[1][5]/Q (SDFFRQX1M)          0.54      12.54 f
  U_register_file/register1[5] (register_file_test_1)     0.00      12.54 f
  U_ALU/B[5] (ALU_test_1)                                 0.00      12.54 f
  U_ALU/U295/Y (NAND2XLM)                                 0.18      12.72 r
  U_ALU/U309/Y (AOI211XLM)                                0.14      12.86 f
  U_ALU/U314/Y (OAI2B11XLM)                               0.08      12.94 r
  U_ALU/ALU_result_reg[5]/D (SDFFRQX1M)                   0.00      12.94 r
  data arrival time                                                 12.94

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[5]/CK (SDFFRQX1M)                  0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: U_register_file/memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[0][7]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[0][7]/Q (SDFFRQX1M)          0.53      12.53 r
  U_register_file/register0[7] (register_file_test_1)     0.00      12.53 r
  U_ALU/A[7] (ALU_test_1)                                 0.00      12.53 r
  U_ALU/U326/Y (OAI211XLM)                                0.18      12.71 f
  U_ALU/U337/Y (OAI211XLM)                                0.23      12.94 r
  U_ALU/ALU_result_reg[7]/D (SDFFRQX1M)                   0.00      12.94 r
  data arrival time                                                 12.94

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[7]/CK (SDFFRQX1M)                  0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.94
  --------------------------------------------------------------------------
  slack (MET)                                                        1.01


  Startpoint: U_register_file/memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[0][7]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[0][7]/Q (SDFFRQX1M)          0.55      12.55 f
  U_register_file/register0[7] (register_file_test_1)     0.00      12.55 f
  U_ALU/A[7] (ALU_test_1)                                 0.00      12.55 f
  U_ALU/DP_OP_29J1_122_2578/U14/CO (ADDFX1M)              0.33      12.88 f
  U_ALU/U324/Y (XNOR2XLM)                                 0.10      12.98 r
  U_ALU/U34/Y (OAI2BB1XLM)                                0.15      13.13 r
  U_ALU/ALU_result_reg[8]/D (SDFFRQX1M)                   0.00      13.13 r
  data arrival time                                                 13.13

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[8]/CK (SDFFRQX1M)                  0.00      12.10 r
  library hold time                                      -0.17      11.93
  data required time                                                11.93
  --------------------------------------------------------------------------
  data required time                                                11.93
  data arrival time                                                -13.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: U_register_file/memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[0][7]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[0][7]/Q (SDFFRQX1M)          0.53      12.53 r
  U_register_file/register0[7] (register_file_test_1)     0.00      12.53 r
  U_ALU/A[7] (ALU_test_1)                                 0.00      12.53 r
  U_ALU/DP_OP_29J1_122_2578/U14/CO (ADDFX1M)              0.39      12.93 r
  U_ALU/U43/Y (NOR2XLM)                                   0.11      13.04 f
  U_ALU/U114/Y (OAI2BB1XLM)                               0.19      13.23 f
  U_ALU/ALU_result_reg[9]/D (SDFFRQX1M)                   0.00      13.23 f
  data arrival time                                                 13.23

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[9]/CK (SDFFRQX1M)                  0.00      12.10 r
  library hold time                                      -0.21      11.89
  data required time                                                11.89
  --------------------------------------------------------------------------
  data required time                                                11.89
  data arrival time                                                -13.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: U_register_file/memory_reg[1][7]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[1][7]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[1][7]/Q (SDFFRQX1M)          0.52      12.52 f
  U_register_file/register1[7] (register_file_test_1)     0.00      12.52 f
  U_ALU/B[7] (ALU_test_1)                                 0.00      12.52 f
  U_ALU/U75/Y (INVXLM)                                    0.34      12.86 r
  U_ALU/U80/Y (NOR2XLM)                                   0.20      13.06 f
  U_ALU/U81/Y (OAI211XLM)                                 0.13      13.19 r
  U_ALU/U82/Y (OAI2B11XLM)                                0.10      13.29 f
  U_ALU/ALU_result_reg[15]/D (SDFFRQX1M)                  0.00      13.29 f
  data arrival time                                                 13.29

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[15]/CK (SDFFRQX1M)                 0.00      12.10 r
  library hold time                                      -0.22      11.88
  data required time                                                11.88
  --------------------------------------------------------------------------
  data required time                                                11.88
  data arrival time                                                -13.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: U_register_file/memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[0][7]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[0][7]/Q (SDFFRQX1M)          0.53      12.53 r
  U_register_file/register0[7] (register_file_test_1)     0.00      12.53 r
  U_ALU/A[7] (ALU_test_1)                                 0.00      12.53 r
  U_ALU/DP_OP_29J1_122_2578/U14/CO (ADDFX1M)              0.39      12.93 r
  U_ALU/U43/Y (NOR2XLM)                                   0.11      13.04 f
  U_ALU/U86/Y (OAI2B11XLM)                                0.26      13.30 f
  U_ALU/ALU_result_reg[14]/D (SDFFRQX1M)                  0.00      13.30 f
  data arrival time                                                 13.30

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[14]/CK (SDFFRQX1M)                 0.00      12.10 r
  library hold time                                      -0.22      11.88
  data required time                                                11.88
  --------------------------------------------------------------------------
  data required time                                                11.88
  data arrival time                                                -13.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: U_register_file/memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[0][7]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[0][7]/Q (SDFFRQX1M)          0.53      12.53 r
  U_register_file/register0[7] (register_file_test_1)     0.00      12.53 r
  U_ALU/A[7] (ALU_test_1)                                 0.00      12.53 r
  U_ALU/DP_OP_29J1_122_2578/U14/CO (ADDFX1M)              0.39      12.93 r
  U_ALU/U43/Y (NOR2XLM)                                   0.11      13.04 f
  U_ALU/U68/Y (OAI2B11XLM)                                0.26      13.30 f
  U_ALU/ALU_result_reg[12]/D (SDFFRQX1M)                  0.00      13.30 f
  data arrival time                                                 13.30

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[12]/CK (SDFFRQX1M)                 0.00      12.10 r
  library hold time                                      -0.22      11.88
  data required time                                                11.88
  --------------------------------------------------------------------------
  data required time                                                11.88
  data arrival time                                                -13.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: U_register_file/memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[0][7]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[0][7]/Q (SDFFRQX1M)          0.53      12.53 r
  U_register_file/register0[7] (register_file_test_1)     0.00      12.53 r
  U_ALU/A[7] (ALU_test_1)                                 0.00      12.53 r
  U_ALU/DP_OP_29J1_122_2578/U14/CO (ADDFX1M)              0.39      12.93 r
  U_ALU/U43/Y (NOR2XLM)                                   0.11      13.04 f
  U_ALU/U63/Y (OAI2B11XLM)                                0.26      13.30 f
  U_ALU/ALU_result_reg[10]/D (SDFFRQX1M)                  0.00      13.30 f
  data arrival time                                                 13.30

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[10]/CK (SDFFRQX1M)                 0.00      12.10 r
  library hold time                                      -0.22      11.88
  data required time                                                11.88
  --------------------------------------------------------------------------
  data required time                                                11.88
  data arrival time                                                -13.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: U_register_file/memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[0][7]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[0][7]/Q (SDFFRQX1M)          0.53      12.53 r
  U_register_file/register0[7] (register_file_test_1)     0.00      12.53 r
  U_ALU/A[7] (ALU_test_1)                                 0.00      12.53 r
  U_ALU/DP_OP_29J1_122_2578/U14/CO (ADDFX1M)              0.39      12.93 r
  U_ALU/U43/Y (NOR2XLM)                                   0.11      13.04 f
  U_ALU/U33/Y (AOI21XLM)                                  0.20      13.24 r
  U_ALU/U116/Y (OAI2BB1XLM)                               0.08      13.31 f
  U_ALU/ALU_result_reg[13]/D (SDFFRQX1M)                  0.00      13.31 f
  data arrival time                                                 13.31

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[13]/CK (SDFFRQX1M)                 0.00      12.10 r
  library hold time                                      -0.21      11.89
  data required time                                                11.89
  --------------------------------------------------------------------------
  data required time                                                11.89
  data arrival time                                                -13.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: U_register_file/memory_reg[0][7]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_ALU/ALU_result_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[0][7]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[0][7]/Q (SDFFRQX1M)          0.53      12.53 r
  U_register_file/register0[7] (register_file_test_1)     0.00      12.53 r
  U_ALU/A[7] (ALU_test_1)                                 0.00      12.53 r
  U_ALU/DP_OP_29J1_122_2578/U14/CO (ADDFX1M)              0.39      12.93 r
  U_ALU/U43/Y (NOR2XLM)                                   0.11      13.04 f
  U_ALU/U33/Y (AOI21XLM)                                  0.20      13.24 r
  U_ALU/U115/Y (OAI2BB1XLM)                               0.08      13.31 f
  U_ALU/ALU_result_reg[11]/D (SDFFRQX1M)                  0.00      13.31 f
  data arrival time                                                 13.31

  clock ALU_CLK (rise edge)                              12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_ALU/ALU_result_reg[11]/CK (SDFFRQX1M)                 0.00      12.10 r
  library hold time                                      -0.21      11.89
  data required time                                                11.89
  --------------------------------------------------------------------------
  data required time                                                11.89
  data arrival time                                                -13.31
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/Q (SDFFRQX1M)
                                                          0.42      12.42 f
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/U0_register/Q[0] (register_test_0)
                                                          0.00      12.42 f
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/D[0] (register_3)
                                                          0.00      12.42 f
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/D (DFFRQX1M)
                                                          0.00      12.42 f
  data arrival time                                                 12.42

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFRQX1M)
                                                          0.00      12.10 r
  library hold time                                       0.01      12.11
  data required time                                                12.11
  --------------------------------------------------------------------------
  data required time                                                12.11
  data arrival time                                                -12.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.32


  Startpoint: U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_Q_pulse_generator_bit_synchronizer/register_instance[1].U_register/Q_reg[0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]/CK (DFFRQX1M)
                                                          0.00      12.00 r
  U_Q_pulse_generator_bit_synchronizer/U0_register/Q_reg[0]/Q (DFFRQX1M)
                                                          0.50      12.50 f
  U_Q_pulse_generator_bit_synchronizer/U0_register/Q[0] (register_6)
                                                          0.00      12.50 f
  U_Q_pulse_generator_bit_synchronizer/register_instance[1].U_register/D[0] (register_5)
                                                          0.00      12.50 f
  U_Q_pulse_generator_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/D (DFFRQX1M)
                                                          0.00      12.50 f
  data arrival time                                                 12.50

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_Q_pulse_generator_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFRQX1M)
                                                          0.00      12.10 r
  library hold time                                       0.01      12.11
  data required time                                                12.11
  --------------------------------------------------------------------------
  data required time                                                12.11
  data arrival time                                                -12.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_UART_receiver_data_synchronizer/Q_pulse_generator_reg
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (DFFRQX1M)
                                                          0.51      12.51 f
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q[0] (register_3)
                                                          0.00      12.51 f
  U_UART_receiver_data_synchronizer/U_bus_synchronizer/synchronous_data[0] (bus_synchronizer_test_0)
                                                          0.00      12.51 f
  U_UART_receiver_data_synchronizer/Q_pulse_generator_reg/D (DFFRQX1M)
                                                          0.00      12.51 f
  data arrival time                                                 12.51

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_UART_receiver_data_synchronizer/Q_pulse_generator_reg/CK (DFFRQX1M)
                                                          0.00      12.10 r
  library hold time                                       0.00      12.10
  data required time                                                12.10
  --------------------------------------------------------------------------
  data required time                                                12.10
  data arrival time                                                -12.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U_busy_bit_synchronizer/U0_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_busy_bit_synchronizer/U0_register/Q_reg[0]/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_busy_bit_synchronizer/U0_register/Q_reg[0]/Q (SDFFRQX1M)
                                                          0.38      12.38 r
  U_busy_bit_synchronizer/U0_register/Q[0] (register_test_1)
                                                          0.00      12.38 r
  U_busy_bit_synchronizer/register_instance[1].U_register/D[0] (register_test_2)
                                                          0.00      12.38 r
  U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/D (SDFFRQX2M)
                                                          0.00      12.38 r
  data arrival time                                                 12.38

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (SDFFRQX2M)
                                                          0.00      12.10 r
  library hold time                                      -0.16      11.94
  data required time                                                11.94
  --------------------------------------------------------------------------
  data required time                                                11.94
  data arrival time                                                -12.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_reference_reset_synchronizer/Q_reg[0]/CK
              (internal path startpoint clocked by REFERENCE_CLK)
  Endpoint: U_reference_reset_synchronizer/Q_reg[1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  input external delay                                    0.00      12.00 r
  U_reference_reset_synchronizer/Q_reg[0]/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_reference_reset_synchronizer/Q_reg[0]/Q (SDFFRQX1M)
                                                          0.38      12.38 r
  U_reference_reset_synchronizer/Q_reg[1]/D (SDFFRQX1M)
                                                          0.00      12.38 r
  data arrival time                                                 12.38

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_reference_reset_synchronizer/Q_reg[1]/CK (SDFFRQX1M)
                                                          0.00      12.10 r
  library hold time                                      -0.17      11.93
  data required time                                                11.93
  --------------------------------------------------------------------------
  data required time                                                11.93
  data arrival time                                                -12.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_receiver_controller/counter_reg[0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/counter_reg[0]/D (SDFFRQX2M)
                                                          0.00      12.44 r
  data arrival time                                                 12.44

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_receiver_controller/counter_reg[0]/CK (SDFFRQX2M)
                                                          0.00      12.10 r
  library hold time                                      -0.17      11.93
  data required time                                                11.93
  --------------------------------------------------------------------------
  data required time                                                11.93
  data arrival time                                                -12.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (SDFFRQX2M)
                                                          0.00      12.00 r
  U_busy_bit_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (SDFFRQX2M)
                                                          0.38      12.38 r
  U_busy_bit_synchronizer/register_instance[1].U_register/Q[0] (register_test_2)
                                                          0.00      12.38 r
  U_busy_bit_synchronizer/synchronous_data[0] (bus_synchronizer_test_1)
                                                          0.00      12.38 r
  U_system_controller/transmitter_busy_synchronized (system_controller_test_1)
                                                          0.00      12.38 r
  U_system_controller/U_UART_transmitter_controller/transmitter_busy_synchronized (UART_transmitter_controller_test_1)
                                                          0.00      12.38 r
  U_system_controller/U_UART_transmitter_controller/U5/Y (NOR3BXLM)
                                                          0.06      12.44 f
  U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]/D (SDFFRQX1M)
                                                          0.00      12.44 f
  data arrival time                                                 12.44

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00      12.10 r
  library hold time                                      -0.21      11.89
  data required time                                                11.89
  --------------------------------------------------------------------------
  data required time                                                11.89
  data arrival time                                                -12.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[1]/Q (SDFFRQX1M)
                                                          0.41      12.41 r
  U_system_controller/U_UART_transmitter_controller/U7/Y (NOR2XLM)
                                                          0.06      12.47 f
  U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[0]/D (SDFFRQX1M)
                                                          0.00      12.47 f
  data arrival time                                                 12.47

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_transmitter_controller/transmission_current_state_reg[0]/CK (SDFFRQX1M)
                                                          0.00      12.10 r
  library hold time                                      -0.21      11.89
  data required time                                                11.89
  --------------------------------------------------------------------------
  data required time                                                11.89
  data arrival time                                                -12.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[14]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[14]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_transmitter_controller/message_reg[14]/CK (SDFFRQX2M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[14]/Q (SDFFRQX2M)
                                                          0.38      12.38 r
  U_system_controller/U_UART_transmitter_controller/U38/Y (AO22XLM)
                                                          0.14      12.52 r
  U_system_controller/U_UART_transmitter_controller/message_reg[14]/D (SDFFRQX2M)
                                                          0.00      12.52 r
  data arrival time                                                 12.52

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_transmitter_controller/message_reg[14]/CK (SDFFRQX2M)
                                                          0.00      12.10 r
  library hold time                                      -0.16      11.94
  data required time                                                11.94
  --------------------------------------------------------------------------
  data required time                                                11.94
  data arrival time                                                -12.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[8]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[8]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_transmitter_controller/message_reg[8]/CK (SDFFRQX2M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[8]/Q (SDFFRQX2M)
                                                          0.38      12.38 r
  U_system_controller/U_UART_transmitter_controller/U44/Y (AO22XLM)
                                                          0.14      12.52 r
  U_system_controller/U_UART_transmitter_controller/message_reg[8]/D (SDFFRQX2M)
                                                          0.00      12.52 r
  data arrival time                                                 12.52

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_transmitter_controller/message_reg[8]/CK (SDFFRQX2M)
                                                          0.00      12.10 r
  library hold time                                      -0.16      11.94
  data required time                                                11.94
  --------------------------------------------------------------------------
  data required time                                                11.94
  data arrival time                                                -12.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[9]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[9]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_transmitter_controller/message_reg[9]/CK (SDFFRQX2M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[9]/Q (SDFFRQX2M)
                                                          0.38      12.38 r
  U_system_controller/U_UART_transmitter_controller/U43/Y (AO22XLM)
                                                          0.14      12.52 r
  U_system_controller/U_UART_transmitter_controller/message_reg[9]/D (SDFFRQX2M)
                                                          0.00      12.52 r
  data arrival time                                                 12.52

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_transmitter_controller/message_reg[9]/CK (SDFFRQX2M)
                                                          0.00      12.10 r
  library hold time                                      -0.16      11.94
  data required time                                                11.94
  --------------------------------------------------------------------------
  data required time                                                11.94
  data arrival time                                                -12.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[10]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[10]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_transmitter_controller/message_reg[10]/CK (SDFFRQX2M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[10]/Q (SDFFRQX2M)
                                                          0.38      12.38 r
  U_system_controller/U_UART_transmitter_controller/U42/Y (AO22XLM)
                                                          0.14      12.52 r
  U_system_controller/U_UART_transmitter_controller/message_reg[10]/D (SDFFRQX2M)
                                                          0.00      12.52 r
  data arrival time                                                 12.52

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_transmitter_controller/message_reg[10]/CK (SDFFRQX2M)
                                                          0.00      12.10 r
  library hold time                                      -0.16      11.94
  data required time                                                11.94
  --------------------------------------------------------------------------
  data required time                                                11.94
  data arrival time                                                -12.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[11]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[11]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_transmitter_controller/message_reg[11]/CK (SDFFRQX2M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[11]/Q (SDFFRQX2M)
                                                          0.38      12.38 r
  U_system_controller/U_UART_transmitter_controller/U41/Y (AO22XLM)
                                                          0.14      12.52 r
  U_system_controller/U_UART_transmitter_controller/message_reg[11]/D (SDFFRQX2M)
                                                          0.00      12.52 r
  data arrival time                                                 12.52

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_transmitter_controller/message_reg[11]/CK (SDFFRQX2M)
                                                          0.00      12.10 r
  library hold time                                      -0.16      11.94
  data required time                                                11.94
  --------------------------------------------------------------------------
  data required time                                                11.94
  data arrival time                                                -12.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[12]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[12]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_transmitter_controller/message_reg[12]/CK (SDFFRQX2M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[12]/Q (SDFFRQX2M)
                                                          0.38      12.38 r
  U_system_controller/U_UART_transmitter_controller/U40/Y (AO22XLM)
                                                          0.14      12.52 r
  U_system_controller/U_UART_transmitter_controller/message_reg[12]/D (SDFFRQX2M)
                                                          0.00      12.52 r
  data arrival time                                                 12.52

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_transmitter_controller/message_reg[12]/CK (SDFFRQX2M)
                                                          0.00      12.10 r
  library hold time                                      -0.16      11.94
  data required time                                                11.94
  --------------------------------------------------------------------------
  data required time                                                11.94
  data arrival time                                                -12.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[13]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[13]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_transmitter_controller/message_reg[13]/CK (SDFFRQX2M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[13]/Q (SDFFRQX2M)
                                                          0.38      12.38 r
  U_system_controller/U_UART_transmitter_controller/U39/Y (AO22XLM)
                                                          0.14      12.52 r
  U_system_controller/U_UART_transmitter_controller/message_reg[13]/D (SDFFRQX2M)
                                                          0.00      12.52 r
  data arrival time                                                 12.52

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_transmitter_controller/message_reg[13]/CK (SDFFRQX2M)
                                                          0.00      12.10 r
  library hold time                                      -0.16      11.94
  data required time                                                11.94
  --------------------------------------------------------------------------
  data required time                                                11.94
  data arrival time                                                -12.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]/CK (SDFFRQX2M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]/Q (SDFFRQX2M)
                                                          0.38      12.38 r
  U_system_controller/U_UART_receiver_controller/U63/Y (AOI2BB2XLM)
                                                          0.14      12.51 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]/D (SDFFRQX2M)
                                                          0.00      12.51 r
  data arrival time                                                 12.51

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[3]/CK (SDFFRQX2M)
                                                          0.00      12.10 r
  library hold time                                      -0.16      11.94
  data required time                                                11.94
  --------------------------------------------------------------------------
  data required time                                                11.94
  data arrival time                                                -12.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]/CK (SDFFRQX2M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]/Q (SDFFRQX2M)
                                                          0.38      12.38 r
  U_system_controller/U_UART_receiver_controller/U61/Y (AOI2BB2XLM)
                                                          0.14      12.51 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]/D (SDFFRQX2M)
                                                          0.00      12.51 r
  data arrival time                                                 12.51

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[1]/CK (SDFFRQX2M)
                                                          0.00      12.10 r
  library hold time                                      -0.16      11.94
  data required time                                                11.94
  --------------------------------------------------------------------------
  data required time                                                11.94
  data arrival time                                                -12.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]/CK (SDFFRQX2M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]/Q (SDFFRQX2M)
                                                          0.38      12.38 r
  U_system_controller/U_UART_receiver_controller/U62/Y (AOI2BB2XLM)
                                                          0.14      12.51 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]/D (SDFFRQX2M)
                                                          0.00      12.51 r
  data arrival time                                                 12.51

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[2]/CK (SDFFRQX2M)
                                                          0.00      12.10 r
  library hold time                                      -0.16      11.94
  data required time                                                11.94
  --------------------------------------------------------------------------
  data required time                                                11.94
  data arrival time                                                -12.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]/CK (SDFFRQX2M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]/Q (SDFFRQX2M)
                                                          0.38      12.38 r
  U_system_controller/U_UART_receiver_controller/U60/Y (AOI2BB2XLM)
                                                          0.14      12.51 r
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]/D (SDFFRQX2M)
                                                          0.00      12.51 r
  data arrival time                                                 12.51

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_receiver_controller/Q_write_address_register_reg[0]/CK (SDFFRQX2M)
                                                          0.00      12.10 r
  library hold time                                      -0.16      11.94
  data required time                                                11.94
  --------------------------------------------------------------------------
  data required time                                                11.94
  data arrival time                                                -12.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U_register_file/read_data_reg[7]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/read_data_reg[7]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/read_data_reg[7]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/read_data_reg[7]/Q (SDFFRQX1M)          0.41      12.41 r
  U_register_file/U91/Y (OAI32XLM)                        0.07      12.48 f
  U_register_file/U92/Y (INVXLM)                          0.06      12.54 r
  U_register_file/read_data_reg[7]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/read_data_reg[7]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.17      11.93
  data required time                                                11.93
  --------------------------------------------------------------------------
  data required time                                                11.93
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/read_data_reg[6]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/read_data_reg[6]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/read_data_reg[6]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/read_data_reg[6]/Q (SDFFRQX1M)          0.41      12.41 r
  U_register_file/U135/Y (OAI32XLM)                       0.07      12.48 f
  U_register_file/U136/Y (INVXLM)                         0.06      12.54 r
  U_register_file/read_data_reg[6]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/read_data_reg[6]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.17      11.93
  data required time                                                11.93
  --------------------------------------------------------------------------
  data required time                                                11.93
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/read_data_reg[5]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/read_data_reg[5]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/read_data_reg[5]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/read_data_reg[5]/Q (SDFFRQX1M)          0.41      12.41 r
  U_register_file/U124/Y (OAI32XLM)                       0.07      12.48 f
  U_register_file/U125/Y (INVXLM)                         0.06      12.54 r
  U_register_file/read_data_reg[5]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/read_data_reg[5]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.17      11.93
  data required time                                                11.93
  --------------------------------------------------------------------------
  data required time                                                11.93
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/read_data_reg[4]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/read_data_reg[4]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/read_data_reg[4]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/read_data_reg[4]/Q (SDFFRQX1M)          0.41      12.41 r
  U_register_file/U113/Y (OAI32XLM)                       0.07      12.48 f
  U_register_file/U114/Y (INVXLM)                         0.06      12.54 r
  U_register_file/read_data_reg[4]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/read_data_reg[4]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.17      11.93
  data required time                                                11.93
  --------------------------------------------------------------------------
  data required time                                                11.93
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/read_data_reg[3]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/read_data_reg[3]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/read_data_reg[3]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/read_data_reg[3]/Q (SDFFRQX1M)          0.41      12.41 r
  U_register_file/U68/Y (OAI32XLM)                        0.07      12.48 f
  U_register_file/U69/Y (INVXLM)                          0.06      12.54 r
  U_register_file/read_data_reg[3]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/read_data_reg[3]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.17      11.93
  data required time                                                11.93
  --------------------------------------------------------------------------
  data required time                                                11.93
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/read_data_reg[2]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/read_data_reg[2]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/read_data_reg[2]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/read_data_reg[2]/Q (SDFFRQX1M)          0.41      12.41 r
  U_register_file/U57/Y (OAI32XLM)                        0.07      12.48 f
  U_register_file/U58/Y (INVXLM)                          0.06      12.54 r
  U_register_file/read_data_reg[2]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/read_data_reg[2]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.17      11.93
  data required time                                                11.93
  --------------------------------------------------------------------------
  data required time                                                11.93
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/read_data_reg[1]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/read_data_reg[1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/read_data_reg[1]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/read_data_reg[1]/Q (SDFFRQX1M)          0.41      12.41 r
  U_register_file/U102/Y (OAI32XLM)                       0.07      12.48 f
  U_register_file/U103/Y (INVXLM)                         0.06      12.54 r
  U_register_file/read_data_reg[1]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/read_data_reg[1]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.17      11.93
  data required time                                                11.93
  --------------------------------------------------------------------------
  data required time                                                11.93
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/read_data_reg[0]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/read_data_reg[0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/read_data_reg[0]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/read_data_reg[0]/Q (SDFFRQX1M)          0.41      12.41 r
  U_register_file/U80/Y (OAI32XLM)                        0.07      12.48 f
  U_register_file/U12/Y (INVXLM)                          0.06      12.54 r
  U_register_file/read_data_reg[0]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/read_data_reg[0]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.17      11.93
  data required time                                                11.93
  --------------------------------------------------------------------------
  data required time                                                11.93
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_register_file/memory_reg[10][1]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[10][1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[10][1]/CK (SDFFRQX1M)        0.00      12.00 r
  U_register_file/memory_reg[10][1]/Q (SDFFRQX1M)         0.40      12.40 r
  U_register_file/U246/Y (AOI2BB2XLM)                     0.14      12.53 r
  U_register_file/memory_reg[10][1]/D (SDFFRQX1M)         0.00      12.53 r
  data arrival time                                                 12.53

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[10][1]/CK (SDFFRQX1M)        0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_UART_receiver_data_synchronizer/synchronous_data_valid_reg
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_receiver_controller/counter_reg[1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid_reg/Q (SDFFRQX1M)
                                                          0.44      12.44 r
  U_UART_receiver_data_synchronizer/synchronous_data_valid (data_synchronizer_test_0)
                                                          0.00      12.44 r
  U_system_controller/receiver_parallel_data_valid_synchronized (system_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/parallel_data_valid_synchronized (UART_receiver_controller_test_1)
                                                          0.00      12.44 r
  U_system_controller/U_UART_receiver_controller/U57/Y (NOR2XLM)
                                                          0.06      12.50 f
  U_system_controller/U_UART_receiver_controller/counter_reg[1]/D (SDFFRQX1M)
                                                          0.00      12.50 f
  data arrival time                                                 12.50

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_receiver_controller/counter_reg[1]/CK (SDFFRQX1M)
                                                          0.00      12.10 r
  library hold time                                      -0.21      11.89
  data required time                                                11.89
  --------------------------------------------------------------------------
  data required time                                                11.89
  data arrival time                                                -12.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_system_controller/U_UART_transmitter_controller/message_reg[15]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_system_controller/U_UART_transmitter_controller/message_reg[15]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_system_controller/U_UART_transmitter_controller/message_reg[15]/CK (SDFFRQX1M)
                                                          0.00      12.00 r
  U_system_controller/U_UART_transmitter_controller/message_reg[15]/Q (SDFFRQX1M)
                                                          0.40      12.40 r
  U_system_controller/U_UART_transmitter_controller/U37/Y (AO22XLM)
                                                          0.14      12.54 r
  U_system_controller/U_UART_transmitter_controller/message_reg[15]/D (SDFFRQX1M)
                                                          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_system_controller/U_UART_transmitter_controller/message_reg[15]/CK (SDFFRQX1M)
                                                          0.00      12.10 r
  library hold time                                      -0.17      11.93
  data required time                                                11.93
  --------------------------------------------------------------------------
  data required time                                                11.93
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[3][7]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[3][7]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[3][7]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[3][7]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U175/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[3][7]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[3][7]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[3][6]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[3][6]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[3][6]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[3][6]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U176/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[3][6]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[3][6]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][7]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][7]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[5][7]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[5][7]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U193/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[5][7]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[5][7]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][6]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][6]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[5][6]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[5][6]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U194/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[5][6]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[5][6]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][5]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][5]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[5][5]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[5][5]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U195/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[5][5]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[5][5]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][4]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][4]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[5][4]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[5][4]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U196/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[5][4]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[5][4]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][3]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][3]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[5][3]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[5][3]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U197/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[5][3]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[5][3]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][2]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][2]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[5][2]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[5][2]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U198/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[5][2]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[5][2]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][1]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[5][1]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[5][1]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U199/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[5][1]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[5][1]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[5][0]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[5][0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[5][0]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[5][0]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U200/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[5][0]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[5][0]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[7][7]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[7][7]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[7][7]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[7][7]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U211/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[7][7]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[7][7]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[7][6]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[7][6]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[7][6]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[7][6]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U212/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[7][6]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[7][6]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[7][5]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[7][5]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[7][5]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[7][5]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U213/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[7][5]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[7][5]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[7][4]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[7][4]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[7][4]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[7][4]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U214/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[7][4]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[7][4]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[7][3]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[7][3]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[7][3]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[7][3]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U215/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[7][3]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[7][3]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[7][2]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[7][2]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[7][2]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[7][2]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U216/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[7][2]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[7][2]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[7][1]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[7][1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[7][1]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[7][1]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U217/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[7][1]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[7][1]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[7][0]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[7][0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[7][0]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[7][0]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U218/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[7][0]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[7][0]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[9][1]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[9][1]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[9][1]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[9][1]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U237/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[9][1]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[9][1]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_register_file/memory_reg[9][0]
              (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Endpoint: U_register_file/memory_reg[9][0]
            (rising edge-triggered flip-flop clocked by REFERENCE_CLK)
  Path Group: REFERENCE_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  U_register_file/memory_reg[9][0]/CK (SDFFRQX1M)         0.00      12.00 r
  U_register_file/memory_reg[9][0]/Q (SDFFRQX1M)          0.40      12.40 r
  U_register_file/U238/Y (AOI2BB2XLM)                     0.14      12.54 r
  U_register_file/memory_reg[9][0]/D (SDFFRQX1M)          0.00      12.54 r
  data arrival time                                                 12.54

  clock REFERENCE_CLK (rise edge)                        12.00      12.00
  clock network delay (ideal)                             0.00      12.00
  clock uncertainty                                       0.10      12.10
  U_register_file/memory_reg[9][0]/CK (SDFFRQX1M)         0.00      12.10 r
  library hold time                                      -0.18      11.92
  data required time                                                11.92
  --------------------------------------------------------------------------
  data required time                                                11.92
  data arrival time                                                -12.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_UART_reset_synchronizer/Q_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U_UART_reset_synchronizer/Q_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U_UART_reset_synchronizer/Q_reg[0]/CK (SDFFRQX1M)       0.00       0.00 r
  U_UART_reset_synchronizer/Q_reg[0]/Q (SDFFRQX1M)        0.38       0.38 r
  U_UART_reset_synchronizer/Q_reg[1]/D (SDFFRQX1M)        0.00       0.38 r
  data arrival time                                                  0.38

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_reset_synchronizer/Q_reg[1]/CK (SDFFRQX1M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U_clock_divider/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_clock_divider/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_clock_divider/counter_reg[3]/CK (SDFFRQX1M)           0.00       0.00 r
  U_clock_divider/counter_reg[3]/Q (SDFFRQX1M)            0.39       0.39 r
  U_clock_divider/U39/Y (AOI221XLM)                       0.11       0.50 f
  U_clock_divider/counter_reg[3]/D (SDFFRQX1M)            0.00       0.50 f
  data arrival time                                                  0.50

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_clock_divider/counter_reg[3]/CK (SDFFRQX1M)           0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U_clock_divider/divided_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_clock_divider/divided_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_clock_divider/divided_clk_reg/CK (SDFFRQX1M)          0.00       0.00 r
  U_clock_divider/divided_clk_reg/Q (SDFFRQX1M)           0.42       0.42 r
  U_clock_divider/U42/Y (AOI2BB2XLM)                      0.10       0.52 f
  U_clock_divider/divided_clk_reg/D (SDFFRQX1M)           0.00       0.52 f
  data arrival time                                                  0.52

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_clock_divider/divided_clk_reg/CK (SDFFRQX1M)          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg/Q (SDFFRQX1M)
                                                          0.40       0.40 r
  U_UART/U_UART_receiver/U_data_sampler/U49/Y (AO21XLM)
                                                          0.16       0.56 r
  U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg/D (SDFFRQX1M)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U_clock_divider/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_clock_divider/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_clock_divider/counter_reg[4]/CK (SDFFRQX1M)           0.00       0.00 r
  U_clock_divider/counter_reg[4]/Q (SDFFRQX1M)            0.40       0.40 r
  U_clock_divider/U41/Y (AOI221XLM)                       0.11       0.51 f
  U_clock_divider/counter_reg[4]/D (SDFFRQX1M)            0.00       0.51 f
  data arrival time                                                  0.51

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_clock_divider/counter_reg[4]/CK (SDFFRQX1M)           0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[2]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART/U_UART_receiver/U_deserializer/U26/Y (OAI21XLM)
                                                          0.08       0.50 f
  U_UART/U_UART_receiver/U_deserializer/U27/Y (OAI21XLM)
                                                          0.08       0.57 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[2]/D (SDFFRQX1M)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[1]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART/U_UART_receiver/U_deserializer/U16/Y (OAI21XLM)
                                                          0.08       0.50 f
  U_UART/U_UART_receiver/U_deserializer/U17/Y (OAI21XLM)
                                                          0.08       0.57 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[1]/D (SDFFRQX1M)
                                                          0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U_clock_divider/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_clock_divider/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_clock_divider/counter_reg[0]/CK (SDFFRQX1M)           0.00       0.00 r
  U_clock_divider/counter_reg[0]/Q (SDFFRQX1M)            0.47       0.47 r
  U_clock_divider/U36/Y (NOR2XLM)                         0.07       0.54 f
  U_clock_divider/counter_reg[0]/D (SDFFRQX1M)            0.00       0.54 f
  data arrival time                                                  0.54

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_clock_divider/counter_reg[0]/CK (SDFFRQX1M)           0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[4]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART/U_UART_receiver/U_deserializer/U24/Y (OAI21XLM)
                                                          0.08       0.50 f
  U_UART/U_UART_receiver/U_deserializer/U25/Y (OAI21XLM)
                                                          0.08       0.58 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[4]/D (SDFFRQX1M)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[3]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART/U_UART_receiver/U_deserializer/U12/Y (OAI21XLM)
                                                          0.08       0.50 f
  U_UART/U_UART_receiver/U_deserializer/U13/Y (OAI21XLM)
                                                          0.08       0.58 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[3]/D (SDFFRQX1M)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[7]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[7]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART/U_UART_receiver/U_deserializer/U8/Y (OAI21XLM)
                                                          0.08       0.51 f
  U_UART/U_UART_receiver/U_deserializer/U9/Y (OAI21XLM)
                                                          0.08       0.58 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[7]/D (SDFFRQX1M)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[7]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[5]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART/U_UART_receiver/U_deserializer/U19/Y (OAI21XLM)
                                                          0.08       0.51 f
  U_UART/U_UART_receiver/U_deserializer/U20/Y (OAI21XLM)
                                                          0.08       0.58 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[5]/D (SDFFRQX1M)
                                                          0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  U_UART/U_UART_receiver/U_deserializer/U23/Y (OAI21XLM)
                                                          0.08       0.51 f
  U_UART/U_UART_receiver/U_deserializer/U4/Y (OAI21XLM)
                                                          0.08       0.59 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]/D (SDFFRQX1M)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  U_UART/U_UART_receiver/U_deserializer/U21/Y (OAI21XLM)
                                                          0.08       0.51 f
  U_UART/U_UART_receiver/U_deserializer/U22/Y (OAI21XLM)
                                                          0.08       0.59 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]/D (SDFFRQX1M)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[3]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U49/Y (OAI31XLM)
                                                          0.13       0.56 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[3]/D (SDFFRQX1M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[2]/Q (SDFFRQX1M)
                                                          0.45       0.45 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U60/Y (OAI21XLM)
                                                          0.11       0.56 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[2]/D (SDFFRQX1M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_clock_divider/odd_toggle_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_clock_divider/odd_toggle_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_clock_divider/odd_toggle_reg/CK (SDFFSQX1M)           0.00       0.00 r
  U_clock_divider/odd_toggle_reg/Q (SDFFSQX1M)            0.46       0.46 r
  U_clock_divider/U6/Y (OAI21XLM)                         0.08       0.54 f
  U_clock_divider/U7/Y (OAI31XLM)                         0.08       0.62 r
  U_clock_divider/odd_toggle_reg/D (SDFFSQX1M)            0.00       0.62 r
  data arrival time                                                  0.62

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_clock_divider/odd_toggle_reg/CK (SDFFSQX1M)           0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[0]/Q (SDFFRQX1M)
                                                          0.49       0.49 r
  U_UART/U_UART_receiver/U_edge_counter/U14/Y (NOR2XLM)
                                                          0.07       0.57 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[0]/D (SDFFRQX1M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: U_UART/U_UART_receiver/U_data_sampler/samples_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_data_sampler/samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[0]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART/U_UART_receiver/U_data_sampler/U39/Y (MX2XLM)
                                                          0.19       0.61 r
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[0]/D (SDFFRQX1M)
                                                          0.00       0.61 r
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U_UART/U_UART_receiver/U_data_sampler/samples_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_data_sampler/samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[1]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART/U_UART_receiver/U_data_sampler/U36/Y (MX2XLM)
                                                          0.19       0.61 r
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[1]/D (SDFFRQX1M)
                                                          0.00       0.61 r
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U_UART/U_UART_receiver/U_data_sampler/samples_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_data_sampler/samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[2]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART/U_UART_receiver/U_data_sampler/U16/Y (MX2XLM)
                                                          0.19       0.61 r
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[2]/D (SDFFRQX1M)
                                                          0.00       0.61 r
  data arrival time                                                  0.61

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_data_sampler/samples_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]/Q (SDFFRQX1M)
                                                          0.45       0.45 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U58/Y (OAI21XLM)
                                                          0.12       0.58 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]/D (SDFFRQX1M)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U_clock_divider/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_clock_divider/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_clock_divider/counter_reg[1]/CK (SDFFRQX1M)           0.00       0.00 r
  U_clock_divider/counter_reg[1]/Q (SDFFRQX1M)            0.45       0.45 r
  U_clock_divider/U38/Y (AOI221XLM)                       0.12       0.57 f
  U_clock_divider/counter_reg[1]/D (SDFFRQX1M)            0.00       0.57 f
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_clock_divider/counter_reg[1]/CK (SDFFRQX1M)           0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]/Q (SDFFRQX1M)
                                                          0.46       0.46 r
  U_UART/U_UART_receiver/U_edge_counter/U23/Y (AOI221XLM)
                                                          0.13       0.59 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]/D (SDFFRQX1M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg/Q (SDFFRQX1M)
                                                          0.46       0.46 r
  U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error (stop_bit_checker_test_1)
                                                          0.00       0.46 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/stop_bit_error (UART_receiver_FSM_test_1)
                                                          0.00       0.46 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U53/Y (AOI32XLM)
                                                          0.17       0.63 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[2]/D (SDFFRQX1M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/Q (SDFFRQX1M)
                                                          0.50       0.50 r
  U_UART/U_UART_receiver/U_edge_counter/U17/Y (AOI221XLM)
                                                          0.13       0.63 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/D (SDFFRQX1M)
                                                          0.00       0.63 f
  data arrival time                                                  0.63

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U42/Y (OAI221XLM)
                                                          0.18       0.61 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U43/Y (INVXLM)
                                                          0.07       0.68 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[0]/D (SDFFRQX1M)
                                                          0.00       0.68 r
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: U_clock_divider/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_clock_divider/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_clock_divider/counter_reg[2]/CK (SDFFRQX1M)           0.00       0.00 r
  U_clock_divider/counter_reg[2]/Q (SDFFRQX1M)            0.46       0.46 f
  U_clock_divider/U8/Y (INVXLM)                           0.09       0.55 r
  U_clock_divider/U34/Y (AOI211XLM)                       0.11       0.66 f
  U_clock_divider/counter_reg[2]/D (SDFFRQX1M)            0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_clock_divider/counter_reg[2]/CK (SDFFRQX1M)           0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[3]/Q (SDFFRQX1M)
                                                          0.52       0.52 r
  U_UART/U_UART_receiver/U_edge_counter/U19/Y (AOI221XLM)
                                                          0.14       0.66 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[3]/D (SDFFRQX1M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U66/Y (NOR3XLM)
                                                          0.07       0.50 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U67/Y (OAI2BB2XLM)
                                                          0.17       0.67 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]/D (SDFFRQX1M)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_start_bit_checker/start_bit_error_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[1]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U56/Y (NOR3XLM)
                                                          0.07       0.51 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/start_bit_check_enable (UART_receiver_FSM_test_1)
                                                          0.00       0.51 f
  U_UART/U_UART_receiver/U_start_bit_checker/enable (start_bit_checker_test_1)
                                                          0.00       0.51 f
  U_UART/U_UART_receiver/U_start_bit_checker/U3/Y (AND2X1M)
                                                          0.18       0.68 f
  U_UART/U_UART_receiver/U_start_bit_checker/start_bit_error_reg/D (SDFFRQX1M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_start_bit_checker/start_bit_error_reg/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data_reg[0]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  U_UART/U_UART_receiver/U_deserializer/parallel_data[0] (deserializer_test_1)
                                                          0.00       0.43 r
  U_UART/U_UART_receiver/U_parity_bit_checker/parallel_data[0] (parity_bit_checker_test_1)
                                                          0.00       0.43 r
  U_UART/U_UART_receiver/U_parity_bit_checker/U7/Y (XOR3XLM)
                                                          0.24       0.67 r
  U_UART/U_UART_receiver/U_parity_bit_checker/U4/Y (AOI21XLM)
                                                          0.12       0.79 f
  U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg/D (SDFFRHQX8M)
                                                          0.00       0.79 f
  data arrival time                                                  0.79

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg/CK (SDFFRHQX8M)
                                                          0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_receiver/U_edge_counter/U9/Y (INVXLM)     0.11       0.61 r
  U_UART/U_UART_receiver/U_edge_counter/U16/Y (AOI211XLM)
                                                          0.12       0.72 f
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/D (SDFFRQX1M)
                                                          0.00       0.72 f
  data arrival time                                                  0.72

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_edge_counter/edge_count_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/data_transmission_state_reg[3]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U61/Y (NAND3XLM)
                                                          0.12       0.55 f
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U62/Y (OAI21XLM)
                                                          0.10       0.65 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/U65/Y (AO21XLM)
                                                          0.16       0.81 r
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[0]/D (SDFFRQX1M)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_UART_receiver_FSM/current_state_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_data_sampler/sample_enable_reg/Q (SDFFRQX1M)
                                                          0.45       0.45 f
  U_UART/U_UART_receiver/U_data_sampler/U41/Y (NOR2BXLM)
                                                          0.22       0.67 f
  U_UART/U_UART_receiver/U_data_sampler/sampled_bit (data_sampler_test_1)
                                                          0.00       0.67 f
  U_UART/U_UART_receiver/U_stop_bit_checker/sampled_bit (stop_bit_checker_test_1)
                                                          0.00       0.67 f
  U_UART/U_UART_receiver/U_stop_bit_checker/U3/Y (NOR2BXLM)
                                                          0.14       0.81 r
  U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg/D (SDFFRQX1M)
                                                          0.00       0.81 r
  data arrival time                                                  0.81

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_receiver/U_stop_bit_checker/stop_bit_error_reg/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.18      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.89


  Startpoint: U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg/CK (SDFFRHQX8M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error_reg/Q (SDFFRHQX8M)
                                                          0.71       0.71 f
  U_UART/U_UART_receiver/U_parity_bit_checker/parity_bit_error (parity_bit_checker_test_1)
                                                          0.00       0.71 f
  U_UART/U_UART_receiver/parity_error (UART_receiver_test_1)
                                                          0.00       0.71 f
  U_UART/parity_error_receiver (UART_test_1)              0.00       0.71 f
  parity_error (out)                                      0.00       0.71 f
  data arrival time                                                  0.71

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.20     -54.10
  data required time                                               -54.10
  --------------------------------------------------------------------------
  data required time                                               -54.10
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                       54.81


  Startpoint: U_UART/U_UART_receiver/U_start_bit_checker/start_bit_error_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: frame_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_receiver/U_start_bit_checker/start_bit_error_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_receiver/U_start_bit_checker/start_bit_error_reg/Q (SDFFRQX1M)
                                                          0.48       0.48 f
  U_UART/U_UART_receiver/U_start_bit_checker/start_bit_error (start_bit_checker_test_1)
                                                          0.00       0.48 f
  U_UART/U_UART_receiver/U1/Y (OR2X8M)                    0.54       1.02 f
  U_UART/U_UART_receiver/frame_error (UART_receiver_test_1)
                                                          0.00       1.02 f
  U_UART/frame_error_receiver (UART_test_1)               0.00       1.02 f
  frame_error (out)                                       0.00       1.02 f
  data arrival time                                                  1.02

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.20     -54.10
  data required time                                               -54.10
  --------------------------------------------------------------------------
  data required time                                               -54.10
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                       55.12


  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/Q_reg[0]/Q (SDFFRQX1M)
                                                          0.37       0.37 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/U0_register/Q[0] (register_test_3)
                                                          0.00       0.37 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/D[0] (register_1)
                                                          0.00       0.37 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/D (DFFSRX1M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFSRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/CK (DFFSRX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q_reg[0]/Q (DFFSRX1M)
                                                          0.54       0.54 f
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/register_instance[1].U_register/Q[0] (register_1)
                                                          0.00       0.54 f
  U_UART_transmitter_data_synchronizer/U_bus_synchronizer/synchronous_data[0] (bus_synchronizer_test_2)
                                                          0.00       0.54 f
  U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/D (DFFRQX1M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/CK (DFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                       0.00       0.10
  data required time                                                 0.10
  --------------------------------------------------------------------------
  data required time                                                 0.10
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]/QN (SDFFRX1M)
                                                          0.32       0.32 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U7/Y (AOI221XLM)
                                                          0.12       0.44 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U8/Y (INVXLM)
                                                          0.07       0.50 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[2]/D (SDFFSQX1M)
                                                          0.00       0.50 r
  data arrival time                                                  0.50

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[2]/CK (SDFFSQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]/QN (SDFFRX1M)
                                                          0.29       0.29 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U13/Y (NAND4XLM)
                                                          0.13       0.42 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U17/Y (NAND2XLM)
                                                          0.08       0.50 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/D (SDFFRQX1M)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]/QN (SDFFRX1M)
                                                          0.29       0.29 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U13/Y (NAND4XLM)
                                                          0.13       0.42 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U14/Y (OAI31XLM)
                                                          0.07       0.49 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]/D (SDFFRX1M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/current_state_reg[0]/CK (SDFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U_UART/U_UART_transmitter/U_parity_calculator/parity_bit_reg
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_parity_calculator/parity_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_parity_calculator/parity_bit_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_parity_calculator/parity_bit_reg/Q (SDFFRQX1M)
                                                          0.40       0.40 r
  U_UART/U_UART_transmitter/U_parity_calculator/U9/Y (AO21XLM)
                                                          0.16       0.56 r
  U_UART/U_UART_transmitter/U_parity_calculator/parity_bit_reg/D (SDFFRQX1M)
                                                          0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_transmitter/U_parity_calculator/parity_bit_reg/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[0]/Q (SDFFRQX1M)
                                                          0.46       0.46 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U26/Y (NOR2XLM)
                                                          0.07       0.52 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[0]/D (SDFFRQX1M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[3]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U28/Y (AOI221XLM)
                                                          0.12       0.54 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[3]/D (SDFFRQX1M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[5]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART_transmitter_data_synchronizer/U5/Y (AO22XLM)     0.17       0.59 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[5]/D (SDFFRQX1M)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[5]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[0]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART_transmitter_data_synchronizer/U8/Y (AO22XLM)     0.17       0.59 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[0]/D (SDFFRQX1M)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[0]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[1]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART_transmitter_data_synchronizer/U10/Y (AO22XLM)
                                                          0.17       0.59 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[1]/D (SDFFRQX1M)
                                                          0.00       0.59 r
  data arrival time                                                  0.59

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]/Q (SDFFRQX1M)
                                                          0.42       0.42 r
  U_UART_transmitter_data_synchronizer/U11/Y (AO22XLM)
                                                          0.17       0.60 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]/D (SDFFRQX1M)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[7]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[3]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  U_UART_transmitter_data_synchronizer/U9/Y (AO22XLM)     0.17       0.60 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[3]/D (SDFFRQX1M)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[3]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[6]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  U_UART_transmitter_data_synchronizer/U6/Y (AO22XLM)     0.17       0.60 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[6]/D (SDFFRQX1M)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[6]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[4]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  U_UART_transmitter_data_synchronizer/U7/Y (AO22XLM)     0.17       0.60 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[4]/D (SDFFRQX1M)
                                                          0.00       0.60 r
  data arrival time                                                  0.60

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[4]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[2]/Q (SDFFRQX1M)
                                                          0.43       0.43 r
  U_UART_transmitter_data_synchronizer/U12/Y (AO22XLM)
                                                          0.17       0.61 r
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[2]/D (SDFFRQX1M)
                                                          0.00       0.61 r
  data arrival time                                                  0.61

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_transmitter_data_synchronizer/synchronous_data_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[1]/Q (SDFFRQX1M)
                                                          0.45       0.45 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U25/Y (AOI221XLM)
                                                          0.13       0.58 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[1]/D (SDFFRQX1M)
                                                          0.00       0.58 f
  data arrival time                                                  0.58

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: U_UART/U_UART_transmitter/U_serializer/serial_data_reg
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_serializer/serial_data_reg
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_serializer/serial_data_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_serializer/serial_data_reg/Q (SDFFRQX1M)
                                                          0.40       0.40 r
  U_UART/U_UART_transmitter/U_serializer/U4/Y (OAI2B1XLM)
                                                          0.24       0.64 r
  U_UART/U_UART_transmitter/U_serializer/serial_data_reg/D (SDFFRQX1M)
                                                          0.00       0.64 r
  data arrival time                                                  0.64

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_transmitter/U_serializer/serial_data_reg/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART_transmitter_data_synchronizer/synchronous_data_valid_reg
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  U_UART_transmitter_data_synchronizer/Q_pulse_generator_reg/Q (DFFRQX1M)
                                                          0.44       0.44 r
  U_UART_transmitter_data_synchronizer/U3/Y (NOR2BXLM)
                                                          0.16       0.60 f
  U_UART_transmitter_data_synchronizer/synchronous_data_valid_reg/D (SDFFRQX1M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART_transmitter_data_synchronizer/synchronous_data_valid_reg/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[1]
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[1]/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[1]/Q (SDFFRQX1M)
                                                          0.49       0.49 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U18/Y (NAND2XLM)
                                                          0.09       0.58 r
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/U23/Y (AOI211XLM)
                                                          0.11       0.69 f
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[2]/D (SDFFRQX1M)
                                                          0.00       0.69 f
  data arrival time                                                  0.69

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U_UART/U_UART_transmitter/U_UART_transmitter_FSM/serial_data_transmission_state_reg[2]/CK (SDFFRQX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: U_UART/U_UART_transmitter/U_serializer/serial_data_reg
              (rising edge-triggered flip-flop clocked by UART_TRANSMITTER_CLK)
  Endpoint: serial_data_out
            (output port clocked by UART_TRANSMITTER_CLK)
  Path Group: UART_TRANSMITTER_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U_UART/U_UART_transmitter/U_serializer/serial_data_reg/CK (SDFFRQX1M)
                                                          0.00       0.00 r
  U_UART/U_UART_transmitter/U_serializer/serial_data_reg/Q (SDFFRQX1M)
                                                          0.40       0.40 r
  U_UART/U_UART_transmitter/U_serializer/serial_data (serializer_test_1)
                                                          0.00       0.40 r
  U_UART/U_UART_transmitter/U_output_multiplexer/serial_data (output_multiplexer)
                                                          0.00       0.40 r
  U_UART/U_UART_transmitter/U_output_multiplexer/U7/Y (AOI21XLM)
                                                          0.10       0.50 f
  U_UART/U_UART_transmitter/U_output_multiplexer/U5/Y (AOI31XLM)
                                                          0.08       0.58 r
  U_UART/U_UART_transmitter/U_output_multiplexer/U3/Y (INVXLM)
                                                          0.12       0.71 f
  U_UART/U_UART_transmitter/U_output_multiplexer/U4/Y (CLKINVX8M)
                                                          0.74       1.44 r
  U_UART/U_UART_transmitter/U_output_multiplexer/mux_out (output_multiplexer)
                                                          0.00       1.44 r
  U_UART/U_UART_transmitter/TX_out (UART_transmitter_test_1)
                                                          0.00       1.44 r
  U_UART/serial_data_transmitter (UART_test_1)            0.00       1.44 r
  serial_data_out (out)                                   0.00       1.44 r
  data arrival time                                                  1.44

  clock UART_TRANSMITTER_CLK (rise edge)                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                               -1734.40   -1734.30
  data required time                                             -1734.30
  --------------------------------------------------------------------------
  data required time                                             -1734.30
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                     1735.74


1
