module commonAlu (
  input wire clk,
  input wire rst,
  input wire data_ready,//è¦è¿›è¡Œè¿ç®—çš„æ•°æ®æ˜¯å¦å‡†å¤‡å°±ç»ªçš„æ ‡å¿?
  input wire [31:0] x, //æ“ä½œæ•°A
  input wire [31:0] y, //æ“ä½œæ•°B
  input wire [3:0] ctrl, //åŠŸèƒ½å‡½æ•°ï¼Œé?‰æ‹©æ‰§è¡Œå…·ä½“çš„å“ªé¡¹åŠŸèƒ?
  input wire [4:0] save_no_in, //ä¿ç•™ç«™å·
  input wire [4:0] rd_rob_in, //ç»“æœå½±å“åˆ°çš„ROB
  output reg done,  //è¿ç®—å™¨æ“ä½œçš„å®Œæˆä¿¡å·
  output reg [4:0] save_no_out,
  output reg [4:0] rd_rob_out,
  output reg signed [31:0] result//è¿ç®—å™¨çš„æ‰§è¡Œæ•ˆæœ
);


  wire [31:0] result_div,result_mul;
  reg [31:0] input_a_div,input_b_div,input_a_mul,input_b_mul;
  
  wire [31:0] test1;
  wire test2;

  wire busy_div;
  wire exception_mul;

  wire done_div,done_mul;

  divider div(input_a_div,input_b_div,data_ready,clk,rst,data_ready,result_div,busy_div);
  multiplier mul(clk,data_ready,rst,input_a_mul,input_b_mul,result_mul,exception_mul,done_mul);

  always @(*) begin
    save_no_out <= save_no_in;
    rd_rob_out <= rd_rob_in;
  end

  always @(*) begin
    if (ctrl == 4'b0010) begin//ä¹˜æ³•
      input_a_mul <= x;
      input_b_mul <= y;
      result <=result_mul;
      done <= done_mul;
    end
    else if (ctrl == 4'b0011) begin //é™¤æ³•
      input_a_div <= x;
      input_b_div <= y;
      result <=result_div;
      done <= !busy_div;
    end
  end
  
  // ila_0 ila_inst(.clk(clk),.probe0(result),.probe1(done),.probe2(clk));

endmodule
