---
title: "HDL templates"
description: "Handy templates to help submit faster with an HDL"
---

# Verilog

https://github.com/TinyTapeout/ttihp-verilog-template

This repo shows how to:

* [specify the files](https://github.com/TinyTapeout/ttihp-verilog-template/blob/main/info.yaml#L18) for building the ASIC
* [run an automatic test](/hdl/testing) when you push new code to the repo
