 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Sep 19 01:18:06 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (DFFRHQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (DFFRHQX1M)               0.30       0.30 f
  U0_RegFile/REG0[7] (RegFile)                            0.00       0.30 f
  U0_ALU/A[7] (ALU)                                       0.00       0.30 f
  U0_ALU/U4/Y (BUFX10M)                                   0.15       0.44 f
  U0_ALU/U158/Y (AOI22XLM)                                0.14       0.58 r
  U0_ALU/U85/Y (AOI31X2M)                                 0.10       0.69 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       0.69 f
  data arrival time                                                  0.69

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_RegFile/regArr_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][7]/CK (DFFRHQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[0][7]/Q (DFFRHQX1M)               0.33       0.33 r
  U0_RegFile/REG0[7] (RegFile)                            0.00       0.33 r
  U0_ALU/A[7] (ALU)                                       0.00       0.33 r
  U0_ALU/U4/Y (BUFX10M)                                   0.14       0.47 r
  U0_ALU/U83/Y (OA22X2M)                                  0.16       0.63 r
  U0_ALU/U82/Y (AOI31X2M)                                 0.08       0.71 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       0.71 f
  data arrival time                                                  0.71

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.51       0.51 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.51 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.51 f
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.16       0.67 r
  U0_SYS_CTRL/U30/Y (NOR2X2M)                             0.10       0.76 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.76 f
  U0_ALU/EN (ALU)                                         0.00       0.76 f
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       0.76 f
  data arrival time                                                  0.76

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX8M)               0.38       0.38 r
  U0_RegFile/REG1[7] (RegFile)                            0.00       0.38 r
  U0_ALU/B[7] (ALU)                                       0.00       0.38 r
  U0_ALU/div_52/b[7] (ALU_DW_div_uns_1)                   0.00       0.38 r
  U0_ALU/div_52/U6/Y (INVX12M)                            0.07       0.45 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4M)
                                                          0.27       0.72 f
  U0_ALU/div_52/quotient[0] (ALU_DW_div_uns_1)            0.00       0.72 f
  U0_ALU/U10/Y (NOR2X4M)                                  0.08       0.79 r
  U0_ALU/U165/Y (AOI211X2M)                               0.07       0.86 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00       0.86 f
  data arrival time                                                  0.86

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00       0.10 r
  library hold time                                      -0.01       0.09
  data required time                                                 0.09
  --------------------------------------------------------------------------
  data required time                                                 0.09
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX8M)               0.34       0.34 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       0.34 f
  U0_ALU/B[7] (ALU)                                       0.00       0.34 f
  U0_ALU/add_43/B[7] (ALU_DW01_add_0)                     0.00       0.34 f
  U0_ALU/add_43/U1_7/CO (ADDFX2M)                         0.31       0.65 f
  U0_ALU/add_43/SUM[8] (ALU_DW01_add_0)                   0.00       0.65 f
  U0_ALU/U80/Y (AOI21X2M)                                 0.14       0.79 r
  U0_ALU/U79/Y (AOI21X2M)                                 0.06       0.85 f
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       0.85 f
  data arrival time                                                  0.85

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: U0_RegFile/regArr_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][3]/CK (DFFRHQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][3]/Q (DFFRHQX2M)               0.35       0.35 r
  U0_RegFile/REG1[3] (RegFile)                            0.00       0.35 r
  U0_ALU/B[3] (ALU)                                       0.00       0.35 r
  U0_ALU/U123/Y (OAI222XLM)                               0.22       0.57 f
  U0_ALU/U75/Y (AOI211X2M)                                0.18       0.75 r
  U0_ALU/U73/Y (AOI31X2M)                                 0.11       0.86 f
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       0.86 f
  data arrival time                                                  0.86

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: U0_RegFile/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][5]/CK (DFFRHQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][5]/Q (DFFRHQX2M)               0.32       0.32 f
  U0_RegFile/REG1[5] (RegFile)                            0.00       0.32 f
  U0_ALU/B[5] (ALU)                                       0.00       0.32 f
  U0_ALU/U131/Y (INVXLM)                                  0.09       0.41 r
  U0_ALU/U130/Y (OAI222XLM)                               0.18       0.59 f
  U0_ALU/U97/Y (AOI211X2M)                                0.18       0.77 r
  U0_ALU/U94/Y (AOI31X2M)                                 0.11       0.88 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       0.88 f
  data arrival time                                                  0.88

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.37       0.37 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.37 r
  U0_ALU/A[1] (ALU)                                       0.00       0.37 r
  U0_ALU/U119/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/U68/Y (MX2X2M)                                   0.17       0.80 r
  U0_ALU/U66/Y (AOI31X2M)                                 0.08       0.89 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       0.89 f
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_RegFile/regArr_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][4]/CK (DFFRHQX2M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][4]/Q (DFFRHQX2M)               0.33       0.33 f
  U0_RegFile/REG1[4] (RegFile)                            0.00       0.33 f
  U0_ALU/B[4] (ALU)                                       0.00       0.33 f
  U0_ALU/U127/Y (INVXLM)                                  0.10       0.42 r
  U0_ALU/U126/Y (OAI222XLM)                               0.18       0.60 f
  U0_ALU/U78/Y (AOI211X2M)                                0.18       0.78 r
  U0_ALU/U76/Y (AOI31X2M)                                 0.11       0.89 f
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       0.89 f
  data arrival time                                                  0.89

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: U0_RegFile/regArr_reg[0][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][3]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][3]/Q (DFFRQX2M)                0.47       0.47 f
  U0_RegFile/REG0[3] (RegFile)                            0.00       0.47 f
  U0_ALU/A[3] (ALU)                                       0.00       0.47 f
  U0_ALU/U117/Y (BUFX2M)                                  0.23       0.70 f
  U0_ALU/U72/Y (AOI22XLM)                                 0.17       0.87 r
  U0_ALU/U69/Y (AOI31X2M)                                 0.10       0.97 f
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       0.97 f
  data arrival time                                                  0.97

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.51       0.51 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.51 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.51 f
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.16       0.67 r
  U0_SYS_CTRL/U30/Y (NOR2X2M)                             0.10       0.76 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.76 f
  U0_ALU/EN (ALU)                                         0.00       0.76 f
  U0_ALU/U51/Y (NAND2X2M)                                 0.15       0.92 r
  U0_ALU/U19/Y (OAI2BB1X2M)                               0.07       0.99 f
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.51       0.51 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.51 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.51 f
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.16       0.67 r
  U0_SYS_CTRL/U30/Y (NOR2X2M)                             0.10       0.76 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.76 f
  U0_ALU/EN (ALU)                                         0.00       0.76 f
  U0_ALU/U51/Y (NAND2X2M)                                 0.15       0.92 r
  U0_ALU/U20/Y (OAI2BB1X2M)                               0.07       0.99 f
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.51       0.51 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.51 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.51 f
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.16       0.67 r
  U0_SYS_CTRL/U30/Y (NOR2X2M)                             0.10       0.76 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.76 f
  U0_ALU/EN (ALU)                                         0.00       0.76 f
  U0_ALU/U51/Y (NAND2X2M)                                 0.15       0.92 r
  U0_ALU/U23/Y (OAI2BB1X2M)                               0.07       0.99 f
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.51       0.51 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.51 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.51 f
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.16       0.67 r
  U0_SYS_CTRL/U30/Y (NOR2X2M)                             0.10       0.76 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.76 f
  U0_ALU/EN (ALU)                                         0.00       0.76 f
  U0_ALU/U51/Y (NAND2X2M)                                 0.15       0.92 r
  U0_ALU/U22/Y (OAI2BB1X2M)                               0.07       0.99 f
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.51       0.51 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.51 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.51 f
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.16       0.67 r
  U0_SYS_CTRL/U30/Y (NOR2X2M)                             0.10       0.76 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.76 f
  U0_ALU/EN (ALU)                                         0.00       0.76 f
  U0_ALU/U51/Y (NAND2X2M)                                 0.15       0.92 r
  U0_ALU/U21/Y (OAI2BB1X2M)                               0.07       0.99 f
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.51       0.51 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.51 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.51 f
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.16       0.67 r
  U0_SYS_CTRL/U30/Y (NOR2X2M)                             0.10       0.76 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.76 f
  U0_ALU/EN (ALU)                                         0.00       0.76 f
  U0_ALU/U51/Y (NAND2X2M)                                 0.15       0.92 r
  U0_ALU/U25/Y (OAI2BB1X2M)                               0.07       0.99 f
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U0_ref_sync/enable_pulse_d_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/enable_pulse_d_reg/CK (DFFRQX2M)            0.00       0.00 r
  U0_ref_sync/enable_pulse_d_reg/Q (DFFRQX2M)             0.51       0.51 f
  U0_ref_sync/enable_pulse_d (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                                          0.00       0.51 f
  U0_SYS_CTRL/UART_RX_VLD (SYS_CTRL)                      0.00       0.51 f
  U0_SYS_CTRL/U42/Y (INVX2M)                              0.16       0.67 r
  U0_SYS_CTRL/U30/Y (NOR2X2M)                             0.10       0.76 f
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       0.76 f
  U0_ALU/EN (ALU)                                         0.00       0.76 f
  U0_ALU/U51/Y (NAND2X2M)                                 0.15       0.92 r
  U0_ALU/U24/Y (OAI2BB1X2M)                               0.07       0.99 f
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       0.99 f
  data arrival time                                                  0.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: U0_SYS_CTRL/RF_ADDR_REG_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/RF_ADDR_REG_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/RF_ADDR_REG_reg[0]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/RF_ADDR_REG_reg[0]/QN (DFFRX1M)             0.34       0.34 r
  U0_SYS_CTRL/U88/Y (OAI22X1M)                            0.09       0.43 f
  U0_SYS_CTRL/RF_ADDR_REG_reg[0]/D (DFFRX1M)              0.00       0.43 f
  data arrival time                                                  0.43

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/RF_ADDR_REG_reg[0]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_SYS_CTRL/RF_ADDR_REG_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/RF_ADDR_REG_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/RF_ADDR_REG_reg[1]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/RF_ADDR_REG_reg[1]/QN (DFFRX1M)             0.34       0.34 r
  U0_SYS_CTRL/U89/Y (OAI22X1M)                            0.09       0.43 f
  U0_SYS_CTRL/RF_ADDR_REG_reg[1]/D (DFFRX1M)              0.00       0.43 f
  data arrival time                                                  0.43

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/RF_ADDR_REG_reg[1]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/Q (DFFRQX2M)        0.38       0.38 r
  U0_UART_FIFO/u_fifo_wr/U7/Y (XNOR2X2M)                  0.05       0.44 f
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/D (DFFRQX2M)        0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: U0_SYS_CTRL/RF_ADDR_REG_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/RF_ADDR_REG_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/RF_ADDR_REG_reg[2]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/RF_ADDR_REG_reg[2]/QN (DFFRX1M)             0.35       0.35 r
  U0_SYS_CTRL/U90/Y (OAI22X1M)                            0.10       0.44 f
  U0_SYS_CTRL/RF_ADDR_REG_reg[2]/D (DFFRX1M)              0.00       0.44 f
  data arrival time                                                  0.44

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/RF_ADDR_REG_reg[2]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U1_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: U1_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U1_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U1_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)                0.45       0.45 f
  U1_RST_SYNC/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_r2w_sync/sync_reg_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ref_sync/sync_reg_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ref_sync/sync_reg_reg[0]/Q (DFFRQX2M)                0.45       0.45 f
  U0_ref_sync/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[15]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[15]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[15]/CK (DFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[15]/QN (DFFRX1M)            0.35       0.35 r
  U0_SYS_CTRL/U105/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[15]/D (DFFRX1M)             0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[15]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[14]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[14]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[14]/CK (DFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[14]/QN (DFFRX1M)            0.35       0.35 r
  U0_SYS_CTRL/U104/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[14]/D (DFFRX1M)             0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[14]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[13]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[13]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[13]/CK (DFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[13]/QN (DFFRX1M)            0.35       0.35 r
  U0_SYS_CTRL/U103/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[13]/D (DFFRX1M)             0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[13]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[12]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[12]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[12]/CK (DFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[12]/QN (DFFRX1M)            0.35       0.35 r
  U0_SYS_CTRL/U102/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[12]/D (DFFRX1M)             0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[12]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[11]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[11]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[11]/CK (DFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[11]/QN (DFFRX1M)            0.35       0.35 r
  U0_SYS_CTRL/U101/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[11]/D (DFFRX1M)             0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[11]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[10]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[10]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[10]/CK (DFFRX1M)            0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[10]/QN (DFFRX1M)            0.35       0.35 r
  U0_SYS_CTRL/U100/Y (OAI2BB2X1M)                         0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[10]/D (DFFRX1M)             0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[10]/CK (DFFRX1M)            0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[9]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[9]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[9]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[9]/QN (DFFRX1M)             0.35       0.35 r
  U0_SYS_CTRL/U99/Y (OAI2BB2X1M)                          0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[9]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[9]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[8]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_SYS_CTRL/ALU_OUT_REG_reg[8]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/ALU_OUT_REG_reg[8]/CK (DFFRX1M)             0.00       0.00 r
  U0_SYS_CTRL/ALU_OUT_REG_reg[8]/QN (DFFRX1M)             0.35       0.35 r
  U0_SYS_CTRL/U98/Y (OAI2BB2X1M)                          0.10       0.45 f
  U0_SYS_CTRL/ALU_OUT_REG_reg[8]/D (DFFRX1M)              0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_SYS_CTRL/ALU_OUT_REG_reg[8]/CK (DFFRX1M)             0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_ref_sync/sync_reg_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ref_sync/enable_flop_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ref_sync/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_ref_sync/sync_reg_reg[1]/Q (DFFRQX2M)                0.46       0.46 f
  U0_ref_sync/enable_flop_reg/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ref_sync/enable_flop_reg/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.39


  Startpoint: U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/CK (DFFRQX2M)       0.00       0.00 r
  U0_UART_FIFO/u_fifo_wr/w_ptr_reg[3]/Q (DFFRQX2M)        0.47       0.47 f
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_wr/gray_w_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_RST_SYNC/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg[0]/Q (DFFRQX2M)                0.45       0.45 f
  U0_RST_SYNC/sync_reg_reg[1]/D (DFFRQX2M)                0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_reg_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.00 r
  U0_ClkDiv/odd_edge_tog_reg/Q (DFFSQX2M)                 0.42       0.42 r
  U0_ClkDiv/U29/Y (XNOR2X1M)                              0.05       0.48 f
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U1_ClkDiv/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.00 r
  U1_ClkDiv/odd_edge_tog_reg/Q (DFFSQX2M)                 0.42       0.42 r
  U1_ClkDiv/U29/Y (XNOR2X1M)                              0.05       0.48 f
  U1_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: U0_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  U0_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.38       0.38 r
  U0_ClkDiv/U26/Y (CLKXOR2X2M)             0.20       0.58 f
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       0.58 f
  data arrival time                                   0.58

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: U1_ClkDiv/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.00 r
  U1_ClkDiv/div_clk_reg/Q (DFFRQX2M)       0.38       0.38 r
  U1_ClkDiv/U26/Y (CLKXOR2X2M)             0.20       0.58 f
  U1_ClkDiv/div_clk_reg/D (DFFRQX2M)       0.00       0.58 f
  data arrival time                                   0.58

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: U0_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[6]/Q (DFFRQX2M)                     0.40       0.40 r
  U0_ClkDiv/U24/Y (AO22X1M)                               0.15       0.54 r
  U0_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U1_ClkDiv/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[6]/Q (DFFRQX2M)                     0.40       0.40 r
  U1_ClkDiv/U24/Y (AO22X1M)                               0.15       0.54 r
  U1_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       0.54 r
  data arrival time                                                  0.54

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: U0_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[5]/Q (DFFRQX2M)                     0.40       0.40 r
  U0_ClkDiv/U23/Y (AO22X1M)                               0.15       0.55 r
  U0_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[4]/Q (DFFRQX2M)                     0.40       0.40 r
  U0_ClkDiv/U22/Y (AO22X1M)                               0.15       0.55 r
  U0_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[3]/Q (DFFRQX2M)                     0.40       0.40 r
  U0_ClkDiv/U21/Y (AO22X1M)                               0.15       0.55 r
  U0_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_ClkDiv/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[5]/Q (DFFRQX2M)                     0.40       0.40 r
  U1_ClkDiv/U23/Y (AO22X1M)                               0.15       0.55 r
  U1_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_ClkDiv/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[4]/Q (DFFRQX2M)                     0.40       0.40 r
  U1_ClkDiv/U22/Y (AO22X1M)                               0.15       0.55 r
  U1_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_ClkDiv/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[3]/Q (DFFRQX2M)                     0.40       0.40 r
  U1_ClkDiv/U21/Y (AO22X1M)                               0.15       0.55 r
  U1_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.40       0.40 r
  U0_ClkDiv/U20/Y (AO22X1M)                               0.15       0.55 r
  U0_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[1]/Q (DFFRQX2M)                     0.40       0.40 r
  U0_ClkDiv/U19/Y (AO22X1M)                               0.15       0.55 r
  U0_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.40       0.40 r
  U1_ClkDiv/U20/Y (AO22X1M)                               0.15       0.55 r
  U1_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U1_ClkDiv/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[1]/Q (DFFRQX2M)                     0.40       0.40 r
  U1_ClkDiv/U19/Y (AO22X1M)                               0.15       0.55 r
  U1_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       0.55 r
  data arrival time                                                  0.55

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: U0_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.41       0.41 r
  U0_ClkDiv/U18/Y (AO22X1M)                               0.15       0.56 r
  U0_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U1_ClkDiv/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[0]/Q (DFFRQX2M)                     0.41       0.41 r
  U1_ClkDiv/U18/Y (AO22X1M)                               0.15       0.56 r
  U1_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U1_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFRQX2M)
                                                          0.36       0.36 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8)
                                                          0.00       0.36 r
  U0_UART/U0_UART_RX/parity_error (UART_RX)               0.00       0.36 r
  U0_UART/parity_error (UART)                             0.00       0.36 r
  parity_error (out)                                      0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                       54.52


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN (DFFRX1M)
                                                          0.35       0.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y (OAI32X1M)
                                                          0.07       0.42 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX1M)
                                                          0.00       0.42 f
  data arrival time                                                  0.42

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit (data_sampling)
                                                          0.00       0.40 r
  U0_UART/U0_UART_RX/U0_stp_chk/sampled_bit (stp_chk)     0.00       0.40 r
  U0_UART/U0_UART_RX/U0_stp_chk/U2/Y (OAI2BB2X1M)         0.09       0.48 f
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/D (DFFRQX2M)
                                                          0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U29/Y (OAI21X1M)         0.08       0.49 f
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (OAI32X1M)
                                                          0.10       0.52 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (OAI22X1M)
                                                          0.10       0.54 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.50       0.50 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U22/Y (NOR2X2M)
                                                          0.06       0.56 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y (OAI32X1M)
                                                          0.11       0.57 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_deserializer/U17/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_deserializer/U3/Y (OAI22X1M)      0.06       0.61 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_deserializer/U19/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_deserializer/U7/Y (OAI22X1M)      0.06       0.61 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/Q (DFFRQX2M)
                                                          0.47       0.47 f
  U0_UART/U0_UART_RX/U0_data_sampling/U33/Y (CLKNAND2X2M)
                                                          0.06       0.52 r
  U0_UART/U0_UART_RX/U0_data_sampling/U24/Y (MXI2X1M)     0.08       0.60 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_deserializer/U18/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_deserializer/U6/Y (OAI22X1M)      0.06       0.61 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_deserializer/U16/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_deserializer/U5/Y (OAI22X1M)      0.06       0.61 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_deserializer/U14/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_deserializer/U8/Y (OAI22X1M)      0.06       0.61 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_deserializer/U13/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_deserializer/U4/Y (OAI22X1M)      0.06       0.61 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_data_sampling/U43/Y (CLKNAND2X2M)
                                                          0.06       0.54 r
  U0_UART/U0_UART_RX/U0_data_sampling/U34/Y (MXI2X1M)     0.07       0.61 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_data_sampling/U53/Y (CLKNAND2X2M)
                                                          0.06       0.54 r
  U0_UART/U0_UART_RX/U0_data_sampling/U44/Y (MXI2X1M)     0.07       0.61 f
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U23/Y (NOR2X1M)          0.07       0.47 f
  U0_UART/U0_UART_RX/U0_uart_fsm/par_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00       0.47 f
  U0_UART/U0_UART_RX/U0_par_chk/Enable (par_chk_DATA_WIDTH8)
                                                          0.00       0.47 f
  U0_UART/U0_UART_RX/U0_par_chk/U4/Y (INVX2M)             0.06       0.53 r
  U0_UART/U0_UART_RX/U0_par_chk/U3/Y (OAI2BB2X1M)         0.09       0.62 f
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_deserializer/U17/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_deserializer/U11/Y (OAI2BB2X1M)
                                                          0.09       0.64 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  U0_UART/U0_UART_RX/U0_deserializer/U15/Y (INVX2M)       0.07       0.55 r
  U0_UART/U0_UART_RX/U0_deserializer/U12/Y (OAI2BB2X1M)
                                                          0.09       0.64 f
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       0.64 f
  data arrival time                                                  0.64

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2X2M)          0.13       0.51 r
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00       0.51 r
  data arrival time                                                  0.51

  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[3][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[2][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[1][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_w2r_sync/sync_reg_reg[0][1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/U19/Y (XNOR2X2M)                 0.06       0.46 f
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/D (DFFRQX2M)       0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.00 r
  U0_PULSE_GEN/rcv_flop_reg/Q (DFFRQX2M)                  0.46       0.46 f
  U0_PULSE_GEN/pls_flop_reg/D (DFFRQX2M)                  0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/pls_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRQX2M)       0.41       0.41 r
  U0_UART_FIFO/u_fifo_rd/U20/Y (OAI21X2M)                 0.07       0.49 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (DFFRQX2M)        0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/Q (DFFRQX2M)         0.48       0.48 f
  U0_UART/U0_UART_TX/U0_fsm/busy (uart_tx_fsm)            0.00       0.48 f
  U0_UART/U0_UART_TX/busy (UART_TX_DATA_WIDTH8)           0.00       0.48 f
  U0_UART/TX_OUT_V (UART)                                 0.00       0.48 f
  U0_PULSE_GEN/lvl_sig (PULSE_GEN)                        0.00       0.48 f
  U0_PULSE_GEN/rcv_flop_reg/D (DFFRQX2M)                  0.00       0.48 f
  data arrival time                                                  0.48

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_PULSE_GEN/rcv_flop_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  U0_UART/U0_UART_TX/U0_Serializer/U11/Y (NOR2X2M)        0.07       0.49 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[3]/Q (DFFRQX2M)       0.50       0.50 f
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.50 f
  data arrival time                                                  0.50

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART_FIFO/u_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_TX/U0_fsm/U15/Y (AOI21X2M)              0.06       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_TX/U0_fsm/U14/Y (AOI21X2M)              0.06       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/D (DFFRQX2M)
                                                          0.00       0.53 f
  data arrival time                                                  0.53

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_TX/U0_fsm/U11/Y (NOR3X2M)               0.08       0.55 f
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/D (DFFRQX2M)
                                                          0.00       0.55 f
  data arrival time                                                  0.55

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  U0_UART/U0_UART_TX/U0_Serializer/U9/Y (INVX2M)          0.05       0.43 f
  U0_UART/U0_UART_TX/U0_Serializer/U7/Y (NAND2X2M)        0.06       0.49 r
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (OAI32X1M)        0.07       0.56 f
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  U0_UART/U0_UART_TX/U0_fsm/U13/Y (OAI21X2M)              0.09       0.56 f
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/D (DFFRQX2M)         0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/Q (DFFRQX2M)
                                                          0.37       0.37 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity (parity_calc_WIDTH8)
                                                          0.00       0.37 r
  U0_UART/U0_UART_TX/U0_mux/IN_2 (mux)                    0.00       0.37 r
  U0_UART/U0_UART_TX/U0_mux/U6/Y (AOI22X1M)               0.08       0.44 f
  U0_UART/U0_UART_TX/U0_mux/U4/Y (OAI2B2X1M)              0.14       0.58 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/D (DFFRHQX8M)         0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRHQX8M)        0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U24/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U22/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (OAI2BB1X2M)     0.15       0.61 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


1
