// Seed: 1043591711
module module_0 (
    id_1
);
  output wire id_1;
endmodule
macromodule module_1 #(
    parameter id_1 = 32'd99,
    parameter id_5 = 32'd81
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire _id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire _id_1;
  logic [-1 : id_5] id_12, id_13;
  generate
    logic [id_1 : -1  -  1] id_14;
  endgenerate
  module_0 modCall_1 (id_12);
endmodule
