

================================================================
== Vitis HLS Report for 'LinearContrastStretching_Pipeline_VITIS_LOOP_24_1'
================================================================
* Date:           Thu Apr  4 15:41:53 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        image_linear_contrast
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_1  |        ?|        ?|        40|          2|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    403|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|    4222|   3520|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    171|    -|
|Register         |        -|    -|    1254|    256|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    5476|   4350|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       5|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |mul_8ns_8ns_16_1_1_U3     |mul_8ns_8ns_16_1_1    |        0|   0|    0|   41|    0|
    |mul_8ns_8ns_16_1_1_U9     |mul_8ns_8ns_16_1_1    |        0|   0|    0|   41|    0|
    |mul_9s_9s_17_1_1_U1       |mul_9s_9s_17_1_1      |        0|   0|    0|   51|    0|
    |mul_9s_9s_17_1_1_U2       |mul_9s_9s_17_1_1      |        0|   0|    0|   51|    0|
    |mul_9s_9s_17_1_1_U7       |mul_9s_9s_17_1_1      |        0|   0|    0|   51|    0|
    |mul_9s_9s_17_1_1_U8       |mul_9s_9s_17_1_1      |        0|   0|    0|   51|    0|
    |sdiv_17ns_9s_8_21_1_U4    |sdiv_17ns_9s_8_21_1   |        0|   0|  738|  565|    0|
    |sdiv_17ns_9s_8_21_1_U5    |sdiv_17ns_9s_8_21_1   |        0|   0|  738|  565|    0|
    |sdiv_17ns_9s_8_21_1_U10   |sdiv_17ns_9s_8_21_1   |        0|   0|  738|  565|    0|
    |sdiv_17ns_9s_8_21_1_U11   |sdiv_17ns_9s_8_21_1   |        0|   0|  738|  565|    0|
    |udiv_16ns_8ns_8_20_1_U6   |udiv_16ns_8ns_8_20_1  |        0|   0|  635|  487|    0|
    |udiv_16ns_8ns_8_20_1_U12  |udiv_16ns_8ns_8_20_1  |        0|   0|  635|  487|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                     |                      |        0|   0| 4222| 3520|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln28_1_fu_423_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln28_2_fu_433_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln28_fu_360_p2                  |         +|   0|  0|  39|          32|          32|
    |add_ln34_1_fu_533_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln34_fu_515_p2                  |         +|   0|  0|  15|           8|           8|
    |add_ln38_1_fu_524_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln38_fu_507_p2                  |         +|   0|  0|  15|           8|           8|
    |idx_5_fu_372_p2                     |         +|   0|  0|  39|          32|           2|
    |sub_ln34_1_fu_473_p2                |         -|   0|  0|  14|           9|           9|
    |sub_ln34_fu_404_p2                  |         -|   0|  0|  14|           9|           9|
    |sub_ln38_1_fu_459_p2                |         -|   0|  0|  14|           9|           9|
    |sub_ln38_fu_390_p2                  |         -|   0|  0|  14|           9|           9|
    |ap_block_state10_pp0_stage1_iter4   |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_901                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_924                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_927                    |       and|   0|  0|   2|           1|           1|
    |grp_fu_304_p2                       |      icmp|   0|  0|  15|           8|           8|
    |grp_fu_309_p2                       |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln24_fu_354_p2                 |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state33_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state34_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state35_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state39_pp0_stage0_iter19  |        or|   0|  0|   2|           1|           1|
    |ap_block_state40_pp0_stage1_iter19  |        or|   0|  0|   2|           1|           1|
    |idx_4_fu_428_p2                     |        or|   0|  0|  32|          32|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 403|         291|         231|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  14|          3|    1|          3|
    |ap_done_int                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                          |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter16_storereflowmerge_reg_254   |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter17_storereflowmerge3_reg_264  |  14|          3|    8|         24|
    |ap_sig_allocacmp_idx_3                           |   9|          2|   32|         64|
    |idx_fu_84                                        |   9|          2|   32|         64|
    |image_in_blk_n_AR                                |   9|          2|    1|          2|
    |image_in_blk_n_R                                 |   9|          2|    1|          2|
    |image_out_blk_n_AW                               |   9|          2|    1|          2|
    |image_out_blk_n_B                                |   9|          2|    1|          2|
    |image_out_blk_n_W                                |   9|          2|    1|          2|
    |m_axi_image_out_AWADDR                           |  14|          3|   32|         96|
    |m_axi_image_out_WDATA                            |  25|          5|    8|         40|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            | 171|         37|  129|        331|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |add_ln34_1_reg_727                               |   8|   0|    8|          0|
    |add_ln38_1_reg_722                               |   8|   0|    8|          0|
    |ap_CS_fsm                                        |   2|   0|    2|          0|
    |ap_done_reg                                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                 |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_storereflowmerge3_reg_264  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter10_storereflowmerge_reg_254   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter11_storereflowmerge3_reg_264  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter11_storereflowmerge_reg_254   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter12_storereflowmerge3_reg_264  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter12_storereflowmerge_reg_254   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter13_storereflowmerge3_reg_264  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter13_storereflowmerge_reg_254   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter14_storereflowmerge3_reg_264  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter14_storereflowmerge_reg_254   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter15_storereflowmerge3_reg_264  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter15_storereflowmerge_reg_254   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter16_storereflowmerge3_reg_264  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter16_storereflowmerge_reg_254   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter17_storereflowmerge3_reg_264  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_storereflowmerge3_reg_264   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_storereflowmerge_reg_254    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_storereflowmerge3_reg_264   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_storereflowmerge_reg_254    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_storereflowmerge3_reg_264   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_storereflowmerge_reg_254    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_storereflowmerge3_reg_264   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_storereflowmerge_reg_254    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter5_storereflowmerge3_reg_264   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter5_storereflowmerge_reg_254    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter6_storereflowmerge3_reg_264   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter6_storereflowmerge_reg_254    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter7_storereflowmerge3_reg_264   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter7_storereflowmerge_reg_254    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter8_storereflowmerge3_reg_264   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter8_storereflowmerge_reg_254    |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter9_storereflowmerge3_reg_264   |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter9_storereflowmerge_reg_254    |   8|   0|    8|          0|
    |high_threshold_cast6_cast_reg_593                |   8|   0|    9|          1|
    |icmp_ln24_reg_636                                |   1|   0|    1|          0|
    |icmp_ln28_1_reg_669                              |   1|   0|    1|          0|
    |icmp_ln28_reg_646                                |   1|   0|    1|          0|
    |icmp_ln32_1_reg_673                              |   1|   0|    1|          0|
    |icmp_ln32_reg_650                                |   1|   0|    1|          0|
    |idx_3_reg_629                                    |  32|   0|   32|          0|
    |idx_fu_84                                        |  32|   0|   32|          0|
    |image_in_addr_reg_640                            |  32|   0|   32|          0|
    |low_new_threshold_cast3_cast_reg_605             |   8|   0|   16|          8|
    |low_threshold_cast4_cast_reg_599                 |   8|   0|   16|          8|
    |low_threshold_cast7_cast_reg_623                 |   8|   0|    9|          1|
    |mul_ln30_1_reg_687                               |  16|   0|   16|          0|
    |mul_ln30_reg_664                                 |  16|   0|   16|          0|
    |mul_ln34_1_reg_682                               |  17|   0|   17|          0|
    |mul_ln34_reg_659                                 |  17|   0|   17|          0|
    |mul_ln38_1_reg_677                               |  17|   0|   17|          0|
    |mul_ln38_reg_654                                 |  17|   0|   17|          0|
    |reg_284                                          |   8|   0|    8|          0|
    |reg_288                                          |  32|   0|   32|          0|
    |reg_296                                          |  32|   0|   32|          0|
    |sdiv_ln34_reg_702                                |   8|   0|    8|          0|
    |sdiv_ln38_reg_697                                |   8|   0|    8|          0|
    |sext_ln24_cast_reg_611                           |  17|   0|   17|          0|
    |sext_ln34_1_cast_reg_587                         |  17|   0|   17|          0|
    |sext_ln38_2_cast_reg_617                         |  17|   0|   17|          0|
    |sext_ln38_cast_reg_581                           |  17|   0|   17|          0|
    |udiv_ln30_1_reg_707                              |   8|   0|    8|          0|
    |udiv_ln30_1_reg_707_pp0_iter16_reg               |   8|   0|    8|          0|
    |udiv_ln30_reg_692                                |   8|   0|    8|          0|
    |udiv_ln30_reg_692_pp0_iter16_reg                 |   8|   0|    8|          0|
    |icmp_ln24_reg_636                                |  64|  32|    1|          0|
    |icmp_ln28_1_reg_669                              |  64|  32|    1|          0|
    |icmp_ln28_reg_646                                |  64|  32|    1|          0|
    |icmp_ln32_1_reg_673                              |  64|  32|    1|          0|
    |icmp_ln32_reg_650                                |  64|  32|    1|          0|
    |idx_3_reg_629                                    |  64|  32|   32|          0|
    |reg_288                                          |  64|  32|   32|          0|
    |reg_296                                          |  64|  32|   32|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            |1254| 256|  861|         18|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_24_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  LinearContrastStretching_Pipeline_VITIS_LOOP_24_1|  return value|
|m_axi_image_in_AWVALID    |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWREADY    |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWADDR     |  out|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWID       |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWLEN      |  out|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWSIZE     |  out|    3|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWBURST    |  out|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWLOCK     |  out|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWCACHE    |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWPROT     |  out|    3|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWQOS      |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWREGION   |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_AWUSER     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WVALID     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WREADY     |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WDATA      |  out|    8|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WSTRB      |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WLAST      |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WID        |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_WUSER      |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARVALID    |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARREADY    |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARADDR     |  out|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARID       |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARLEN      |  out|   32|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARSIZE     |  out|    3|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARBURST    |  out|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARLOCK     |  out|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARCACHE    |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARPROT     |  out|    3|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARQOS      |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARREGION   |  out|    4|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_ARUSER     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RVALID     |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RREADY     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RDATA      |   in|    8|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RLAST      |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RID        |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RFIFONUM   |   in|   11|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RUSER      |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_RRESP      |   in|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BVALID     |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BREADY     |  out|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BRESP      |   in|    2|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BID        |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_in_BUSER      |   in|    1|       m_axi|                                           image_in|       pointer|
|m_axi_image_out_AWVALID   |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWREADY   |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWADDR    |  out|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWID      |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWLEN     |  out|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWSIZE    |  out|    3|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWBURST   |  out|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWLOCK    |  out|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWCACHE   |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWPROT    |  out|    3|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWQOS     |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWREGION  |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_AWUSER    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WVALID    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WREADY    |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WDATA     |  out|    8|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WSTRB     |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WLAST     |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WID       |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_WUSER     |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARVALID   |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARREADY   |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARADDR    |  out|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARID      |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARLEN     |  out|   32|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARSIZE    |  out|    3|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARBURST   |  out|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARLOCK    |  out|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARCACHE   |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARPROT    |  out|    3|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARQOS     |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARREGION  |  out|    4|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_ARUSER    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RVALID    |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RREADY    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RDATA     |   in|    8|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RLAST     |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RID       |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RFIFONUM  |   in|   11|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RUSER     |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_RRESP     |   in|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BVALID    |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BREADY    |  out|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BRESP     |   in|    2|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BID       |   in|    1|       m_axi|                                          image_out|       pointer|
|m_axi_image_out_BUSER     |   in|    1|       m_axi|                                          image_out|       pointer|
|image_length              |   in|   32|     ap_none|                                       image_length|        scalar|
|low_threshold_cast7       |   in|    8|     ap_none|                                low_threshold_cast7|        scalar|
|sext_ln38_2               |   in|    9|     ap_none|                                        sext_ln38_2|        scalar|
|sext_ln24                 |   in|    9|     ap_none|                                          sext_ln24|        scalar|
|low_new_threshold         |   in|    8|     ap_none|                                  low_new_threshold|        scalar|
|high_threshold            |   in|    8|     ap_none|                                     high_threshold|        scalar|
|low_threshold             |   in|    8|     ap_none|                                      low_threshold|        scalar|
|low_new_threshold_cast3   |   in|    8|     ap_none|                            low_new_threshold_cast3|        scalar|
|low_threshold_cast4       |   in|    8|     ap_none|                                low_threshold_cast4|        scalar|
|image_in_offset           |   in|   32|     ap_none|                                    image_in_offset|        scalar|
|image_out_offset          |   in|   32|     ap_none|                                   image_out_offset|        scalar|
|high_threshold_cast6      |   in|    8|     ap_none|                               high_threshold_cast6|        scalar|
|sext_ln34_1               |   in|    9|     ap_none|                                        sext_ln34_1|        scalar|
|sext_ln38                 |   in|    9|     ap_none|                                          sext_ln38|        scalar|
|high_new_threshold        |   in|    8|     ap_none|                                 high_new_threshold|        scalar|
+--------------------------+-----+-----+------------+---------------------------------------------------+--------------+

