
multisteering-wheel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027a8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080028b4  080028b4  000038b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028e0  080028e0  00004010  2**0
                  CONTENTS
  4 .ARM          00000000  080028e0  080028e0  00004010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080028e0  080028e0  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028e0  080028e0  000038e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080028e4  080028e4  000038e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  080028e8  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  20000010  080028f8  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000d8  080028f8  000040d8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008561  00000000  00000000  00004039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016f7  00000000  00000000  0000c59a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000778  00000000  00000000  0000dc98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005b6  00000000  00000000  0000e410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d06  00000000  00000000  0000e9c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008bd0  00000000  00000000  000256cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008408d  00000000  00000000  0002e29c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b2329  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001dc4  00000000  00000000  000b236c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000b4130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	0800289c 	.word	0x0800289c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	0800289c 	.word	0x0800289c

0800014c <HAL_CAN_RxFifo0MsgPendingCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]

}
 8000154:	bf00      	nop
 8000156:	370c      	adds	r7, #12
 8000158:	46bd      	mov	sp, r7
 800015a:	bc80      	pop	{r7}
 800015c:	4770      	bx	lr

0800015e <HAL_CAN_ErrorCallback>:
void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800015e:	b580      	push	{r7, lr}
 8000160:	b082      	sub	sp, #8
 8000162:	af00      	add	r7, sp, #0
 8000164:	6078      	str	r0, [r7, #4]
	Error_Handler();
 8000166:	f000 fc4d 	bl	8000a04 <Error_Handler>
}
 800016a:	bf00      	nop
 800016c:	3708      	adds	r7, #8
 800016e:	46bd      	mov	sp, r7
 8000170:	bd80      	pop	{r7, pc}
	...

08000174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000174:	b580      	push	{r7, lr}
 8000176:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000178:	f000 fdb2 	bl	8000ce0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800017c:	f000 f816 	bl	80001ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000180:	f000 f8dc 	bl	800033c <MX_GPIO_Init>
  MX_CAN_Init();
 8000184:	f000 f858 	bl	8000238 <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000188:	f000 f8ae 	bl	80002e8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  startup();
 800018c:	f000 fbe4 	bl	8000958 <startup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	button_handler();
 8000190:	f000 f980 	bl	8000494 <button_handler>
	RPM = RxData_x600[0,1];
 8000194:	4b03      	ldr	r3, [pc, #12]	@ (80001a4 <main+0x30>)
 8000196:	785b      	ldrb	r3, [r3, #1]
 8000198:	461a      	mov	r2, r3
 800019a:	4b03      	ldr	r3, [pc, #12]	@ (80001a8 <main+0x34>)
 800019c:	801a      	strh	r2, [r3, #0]
	button_handler();
 800019e:	bf00      	nop
 80001a0:	e7f6      	b.n	8000190 <main+0x1c>
 80001a2:	bf00      	nop
 80001a4:	200000bc 	.word	0x200000bc
 80001a8:	200000c8 	.word	0x200000c8

080001ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001ac:	b580      	push	{r7, lr}
 80001ae:	b090      	sub	sp, #64	@ 0x40
 80001b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001b2:	f107 0318 	add.w	r3, r7, #24
 80001b6:	2228      	movs	r2, #40	@ 0x28
 80001b8:	2100      	movs	r1, #0
 80001ba:	4618      	mov	r0, r3
 80001bc:	f002 fb42 	bl	8002844 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001c0:	1d3b      	adds	r3, r7, #4
 80001c2:	2200      	movs	r2, #0
 80001c4:	601a      	str	r2, [r3, #0]
 80001c6:	605a      	str	r2, [r3, #4]
 80001c8:	609a      	str	r2, [r3, #8]
 80001ca:	60da      	str	r2, [r3, #12]
 80001cc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001ce:	2301      	movs	r3, #1
 80001d0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001d8:	2300      	movs	r3, #0
 80001da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001dc:	2301      	movs	r3, #1
 80001de:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001e0:	2302      	movs	r3, #2
 80001e2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001e4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80001ea:	f44f 13c0 	mov.w	r3, #1572864	@ 0x180000
 80001ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001f0:	f107 0318 	add.w	r3, r7, #24
 80001f4:	4618      	mov	r0, r3
 80001f6:	f001 fe37 	bl	8001e68 <HAL_RCC_OscConfig>
 80001fa:	4603      	mov	r3, r0
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	d001      	beq.n	8000204 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000200:	f000 fc00 	bl	8000a04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000204:	230f      	movs	r3, #15
 8000206:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000208:	2302      	movs	r3, #2
 800020a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800020c:	2300      	movs	r3, #0
 800020e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000210:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000214:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000216:	2300      	movs	r3, #0
 8000218:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800021a:	1d3b      	adds	r3, r7, #4
 800021c:	2102      	movs	r1, #2
 800021e:	4618      	mov	r0, r3
 8000220:	f002 f8a4 	bl	800236c <HAL_RCC_ClockConfig>
 8000224:	4603      	mov	r3, r0
 8000226:	2b00      	cmp	r3, #0
 8000228:	d001      	beq.n	800022e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800022a:	f000 fbeb 	bl	8000a04 <Error_Handler>
  }
}
 800022e:	bf00      	nop
 8000230:	3740      	adds	r7, #64	@ 0x40
 8000232:	46bd      	mov	sp, r7
 8000234:	bd80      	pop	{r7, pc}
	...

08000238 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	b08a      	sub	sp, #40	@ 0x28
 800023c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 800023e:	4b28      	ldr	r3, [pc, #160]	@ (80002e0 <MX_CAN_Init+0xa8>)
 8000240:	4a28      	ldr	r2, [pc, #160]	@ (80002e4 <MX_CAN_Init+0xac>)
 8000242:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8000244:	4b26      	ldr	r3, [pc, #152]	@ (80002e0 <MX_CAN_Init+0xa8>)
 8000246:	2210      	movs	r2, #16
 8000248:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800024a:	4b25      	ldr	r3, [pc, #148]	@ (80002e0 <MX_CAN_Init+0xa8>)
 800024c:	2200      	movs	r2, #0
 800024e:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000250:	4b23      	ldr	r3, [pc, #140]	@ (80002e0 <MX_CAN_Init+0xa8>)
 8000252:	2200      	movs	r2, #0
 8000254:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000256:	4b22      	ldr	r3, [pc, #136]	@ (80002e0 <MX_CAN_Init+0xa8>)
 8000258:	2200      	movs	r2, #0
 800025a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800025c:	4b20      	ldr	r3, [pc, #128]	@ (80002e0 <MX_CAN_Init+0xa8>)
 800025e:	2200      	movs	r2, #0
 8000260:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000262:	4b1f      	ldr	r3, [pc, #124]	@ (80002e0 <MX_CAN_Init+0xa8>)
 8000264:	2200      	movs	r2, #0
 8000266:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000268:	4b1d      	ldr	r3, [pc, #116]	@ (80002e0 <MX_CAN_Init+0xa8>)
 800026a:	2200      	movs	r2, #0
 800026c:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800026e:	4b1c      	ldr	r3, [pc, #112]	@ (80002e0 <MX_CAN_Init+0xa8>)
 8000270:	2200      	movs	r2, #0
 8000272:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000274:	4b1a      	ldr	r3, [pc, #104]	@ (80002e0 <MX_CAN_Init+0xa8>)
 8000276:	2200      	movs	r2, #0
 8000278:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800027a:	4b19      	ldr	r3, [pc, #100]	@ (80002e0 <MX_CAN_Init+0xa8>)
 800027c:	2200      	movs	r2, #0
 800027e:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000280:	4b17      	ldr	r3, [pc, #92]	@ (80002e0 <MX_CAN_Init+0xa8>)
 8000282:	2200      	movs	r2, #0
 8000284:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000286:	4816      	ldr	r0, [pc, #88]	@ (80002e0 <MX_CAN_Init+0xa8>)
 8000288:	f000 fdb0 	bl	8000dec <HAL_CAN_Init>
 800028c:	4603      	mov	r3, r0
 800028e:	2b00      	cmp	r3, #0
 8000290:	d001      	beq.n	8000296 <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 8000292:	f000 fbb7 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  sFilterConfig.FilterBank = 0;
 8000296:	2300      	movs	r3, #0
 8000298:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800029a:	2300      	movs	r3, #0
 800029c:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 800029e:	2300      	movs	r3, #0
 80002a0:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterIdHigh = 0x600;
 80002a2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80002a6:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0x600;
 80002a8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80002ac:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0x7F8<<5;
 80002ae:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80002b2:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0x7F8<<5;
 80002b4:	f44f 437f 	mov.w	r3, #65280	@ 0xff00
 80002b8:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80002ba:	2300      	movs	r3, #0
 80002bc:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 80002be:	2301      	movs	r3, #1
 80002c0:	623b      	str	r3, [r7, #32]
  //sFilterConfig.SlaveStartFilterBank = 14;

  if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80002c2:	463b      	mov	r3, r7
 80002c4:	4619      	mov	r1, r3
 80002c6:	4806      	ldr	r0, [pc, #24]	@ (80002e0 <MX_CAN_Init+0xa8>)
 80002c8:	f000 fe8b 	bl	8000fe2 <HAL_CAN_ConfigFilter>
 80002cc:	4603      	mov	r3, r0
 80002ce:	2b00      	cmp	r3, #0
 80002d0:	d001      	beq.n	80002d6 <MX_CAN_Init+0x9e>
  {
  Error_Handler();
 80002d2:	f000 fb97 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE END CAN_Init 2 */

}
 80002d6:	bf00      	nop
 80002d8:	3728      	adds	r7, #40	@ 0x28
 80002da:	46bd      	mov	sp, r7
 80002dc:	bd80      	pop	{r7, pc}
 80002de:	bf00      	nop
 80002e0:	2000002c 	.word	0x2000002c
 80002e4:	40006400 	.word	0x40006400

080002e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80002e8:	b580      	push	{r7, lr}
 80002ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80002ec:	4b11      	ldr	r3, [pc, #68]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 80002ee:	4a12      	ldr	r2, [pc, #72]	@ (8000338 <MX_USART1_UART_Init+0x50>)
 80002f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80002f2:	4b10      	ldr	r3, [pc, #64]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 80002f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80002f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80002fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 80002fc:	2200      	movs	r2, #0
 80002fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000300:	4b0c      	ldr	r3, [pc, #48]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 8000302:	2200      	movs	r2, #0
 8000304:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000306:	4b0b      	ldr	r3, [pc, #44]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 8000308:	2200      	movs	r2, #0
 800030a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800030c:	4b09      	ldr	r3, [pc, #36]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 800030e:	220c      	movs	r2, #12
 8000310:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000312:	4b08      	ldr	r3, [pc, #32]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 8000314:	2200      	movs	r2, #0
 8000316:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000318:	4b06      	ldr	r3, [pc, #24]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 800031a:	2200      	movs	r2, #0
 800031c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800031e:	4805      	ldr	r0, [pc, #20]	@ (8000334 <MX_USART1_UART_Init+0x4c>)
 8000320:	f002 f9b2 	bl	8002688 <HAL_UART_Init>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800032a:	f000 fb6b 	bl	8000a04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800032e:	bf00      	nop
 8000330:	bd80      	pop	{r7, pc}
 8000332:	bf00      	nop
 8000334:	20000054 	.word	0x20000054
 8000338:	40013800 	.word	0x40013800

0800033c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b088      	sub	sp, #32
 8000340:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000342:	f107 0310 	add.w	r3, r7, #16
 8000346:	2200      	movs	r2, #0
 8000348:	601a      	str	r2, [r3, #0]
 800034a:	605a      	str	r2, [r3, #4]
 800034c:	609a      	str	r2, [r3, #8]
 800034e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000350:	4b4b      	ldr	r3, [pc, #300]	@ (8000480 <MX_GPIO_Init+0x144>)
 8000352:	699b      	ldr	r3, [r3, #24]
 8000354:	4a4a      	ldr	r2, [pc, #296]	@ (8000480 <MX_GPIO_Init+0x144>)
 8000356:	f043 0310 	orr.w	r3, r3, #16
 800035a:	6193      	str	r3, [r2, #24]
 800035c:	4b48      	ldr	r3, [pc, #288]	@ (8000480 <MX_GPIO_Init+0x144>)
 800035e:	699b      	ldr	r3, [r3, #24]
 8000360:	f003 0310 	and.w	r3, r3, #16
 8000364:	60fb      	str	r3, [r7, #12]
 8000366:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000368:	4b45      	ldr	r3, [pc, #276]	@ (8000480 <MX_GPIO_Init+0x144>)
 800036a:	699b      	ldr	r3, [r3, #24]
 800036c:	4a44      	ldr	r2, [pc, #272]	@ (8000480 <MX_GPIO_Init+0x144>)
 800036e:	f043 0320 	orr.w	r3, r3, #32
 8000372:	6193      	str	r3, [r2, #24]
 8000374:	4b42      	ldr	r3, [pc, #264]	@ (8000480 <MX_GPIO_Init+0x144>)
 8000376:	699b      	ldr	r3, [r3, #24]
 8000378:	f003 0320 	and.w	r3, r3, #32
 800037c:	60bb      	str	r3, [r7, #8]
 800037e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000380:	4b3f      	ldr	r3, [pc, #252]	@ (8000480 <MX_GPIO_Init+0x144>)
 8000382:	699b      	ldr	r3, [r3, #24]
 8000384:	4a3e      	ldr	r2, [pc, #248]	@ (8000480 <MX_GPIO_Init+0x144>)
 8000386:	f043 0308 	orr.w	r3, r3, #8
 800038a:	6193      	str	r3, [r2, #24]
 800038c:	4b3c      	ldr	r3, [pc, #240]	@ (8000480 <MX_GPIO_Init+0x144>)
 800038e:	699b      	ldr	r3, [r3, #24]
 8000390:	f003 0308 	and.w	r3, r3, #8
 8000394:	607b      	str	r3, [r7, #4]
 8000396:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000398:	4b39      	ldr	r3, [pc, #228]	@ (8000480 <MX_GPIO_Init+0x144>)
 800039a:	699b      	ldr	r3, [r3, #24]
 800039c:	4a38      	ldr	r2, [pc, #224]	@ (8000480 <MX_GPIO_Init+0x144>)
 800039e:	f043 0304 	orr.w	r3, r3, #4
 80003a2:	6193      	str	r3, [r2, #24]
 80003a4:	4b36      	ldr	r3, [pc, #216]	@ (8000480 <MX_GPIO_Init+0x144>)
 80003a6:	699b      	ldr	r3, [r3, #24]
 80003a8:	f003 0304 	and.w	r3, r3, #4
 80003ac:	603b      	str	r3, [r7, #0]
 80003ae:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_LED_GPIO_Port, CAN_LED_Pin, GPIO_PIN_RESET);
 80003b0:	2200      	movs	r2, #0
 80003b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80003b6:	4833      	ldr	r0, [pc, #204]	@ (8000484 <MX_GPIO_Init+0x148>)
 80003b8:	f001 fd25 	bl	8001e06 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 80003bc:	2200      	movs	r2, #0
 80003be:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80003c2:	4831      	ldr	r0, [pc, #196]	@ (8000488 <MX_GPIO_Init+0x14c>)
 80003c4:	f001 fd1f 	bl	8001e06 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80003c8:	2200      	movs	r2, #0
 80003ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003ce:	482f      	ldr	r0, [pc, #188]	@ (800048c <MX_GPIO_Init+0x150>)
 80003d0:	f001 fd19 	bl	8001e06 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CAN_LED_Pin */
  GPIO_InitStruct.Pin = CAN_LED_Pin;
 80003d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80003d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003da:	2301      	movs	r3, #1
 80003dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003de:	2300      	movs	r3, #0
 80003e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003e2:	2302      	movs	r3, #2
 80003e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(CAN_LED_GPIO_Port, &GPIO_InitStruct);
 80003e6:	f107 0310 	add.w	r3, r7, #16
 80003ea:	4619      	mov	r1, r3
 80003ec:	4825      	ldr	r0, [pc, #148]	@ (8000484 <MX_GPIO_Init+0x148>)
 80003ee:	f001 fb6f 	bl	8001ad0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LED4_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin;
 80003f2:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80003f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003f8:	2301      	movs	r3, #1
 80003fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003fc:	2300      	movs	r3, #0
 80003fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000400:	2302      	movs	r3, #2
 8000402:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000404:	f107 0310 	add.w	r3, r7, #16
 8000408:	4619      	mov	r1, r3
 800040a:	481f      	ldr	r0, [pc, #124]	@ (8000488 <MX_GPIO_Init+0x14c>)
 800040c:	f001 fb60 	bl	8001ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8000410:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000414:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000416:	2301      	movs	r3, #1
 8000418:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800041a:	2300      	movs	r3, #0
 800041c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800041e:	2302      	movs	r3, #2
 8000420:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8000422:	f107 0310 	add.w	r3, r7, #16
 8000426:	4619      	mov	r1, r3
 8000428:	4818      	ldr	r0, [pc, #96]	@ (800048c <MX_GPIO_Init+0x150>)
 800042a:	f001 fb51 	bl	8001ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_6_Pin */
  GPIO_InitStruct.Pin = BTN_6_Pin;
 800042e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000432:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000434:	4b16      	ldr	r3, [pc, #88]	@ (8000490 <MX_GPIO_Init+0x154>)
 8000436:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000438:	2300      	movs	r3, #0
 800043a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN_6_GPIO_Port, &GPIO_InitStruct);
 800043c:	f107 0310 	add.w	r3, r7, #16
 8000440:	4619      	mov	r1, r3
 8000442:	4812      	ldr	r0, [pc, #72]	@ (800048c <MX_GPIO_Init+0x150>)
 8000444:	f001 fb44 	bl	8001ad0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BTN_1_Pin BTN_2_Pin BTN_3_Pin BTN_4_Pin */
  GPIO_InitStruct.Pin = BTN_1_Pin|BTN_2_Pin|BTN_3_Pin|BTN_4_Pin;
 8000448:	2378      	movs	r3, #120	@ 0x78
 800044a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800044c:	4b10      	ldr	r3, [pc, #64]	@ (8000490 <MX_GPIO_Init+0x154>)
 800044e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000450:	2302      	movs	r3, #2
 8000452:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000454:	f107 0310 	add.w	r3, r7, #16
 8000458:	4619      	mov	r1, r3
 800045a:	480b      	ldr	r0, [pc, #44]	@ (8000488 <MX_GPIO_Init+0x14c>)
 800045c:	f001 fb38 	bl	8001ad0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_5_Pin */
  GPIO_InitStruct.Pin = BTN_5_Pin;
 8000460:	2380      	movs	r3, #128	@ 0x80
 8000462:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000464:	4b0a      	ldr	r3, [pc, #40]	@ (8000490 <MX_GPIO_Init+0x154>)
 8000466:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000468:	2300      	movs	r3, #0
 800046a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BTN_5_GPIO_Port, &GPIO_InitStruct);
 800046c:	f107 0310 	add.w	r3, r7, #16
 8000470:	4619      	mov	r1, r3
 8000472:	4805      	ldr	r0, [pc, #20]	@ (8000488 <MX_GPIO_Init+0x14c>)
 8000474:	f001 fb2c 	bl	8001ad0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000478:	bf00      	nop
 800047a:	3720      	adds	r7, #32
 800047c:	46bd      	mov	sp, r7
 800047e:	bd80      	pop	{r7, pc}
 8000480:	40021000 	.word	0x40021000
 8000484:	40011000 	.word	0x40011000
 8000488:	40010c00 	.word	0x40010c00
 800048c:	40010800 	.word	0x40010800
 8000490:	10110000 	.word	0x10110000

08000494 <button_handler>:

/* USER CODE BEGIN 4 */
void button_handler()
{
 8000494:	b580      	push	{r7, lr}
 8000496:	af00      	add	r7, sp, #0
	  /* ENGINE STARTUP BUTTON HANDLER */
	  if (HAL_GPIO_ReadPin(BTN_1_GPIO_Port, BTN_1_Pin) && (HAL_GetTick() - time_ms > 150) && flag_btn1 == 0) {
 8000498:	2108      	movs	r1, #8
 800049a:	480d      	ldr	r0, [pc, #52]	@ (80004d0 <button_handler+0x3c>)
 800049c:	f001 fc9c 	bl	8001dd8 <HAL_GPIO_ReadPin>
 80004a0:	4603      	mov	r3, r0
 80004a2:	2b00      	cmp	r3, #0
 80004a4:	d032      	beq.n	800050c <button_handler+0x78>
 80004a6:	f000 fc73 	bl	8000d90 <HAL_GetTick>
 80004aa:	4602      	mov	r2, r0
 80004ac:	4b09      	ldr	r3, [pc, #36]	@ (80004d4 <button_handler+0x40>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	1ad3      	subs	r3, r2, r3
 80004b2:	2b96      	cmp	r3, #150	@ 0x96
 80004b4:	d92a      	bls.n	800050c <button_handler+0x78>
 80004b6:	4b08      	ldr	r3, [pc, #32]	@ (80004d8 <button_handler+0x44>)
 80004b8:	781b      	ldrb	r3, [r3, #0]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d126      	bne.n	800050c <button_handler+0x78>
		  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80004be:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80004c2:	4803      	ldr	r0, [pc, #12]	@ (80004d0 <button_handler+0x3c>)
 80004c4:	f001 fcb7 	bl	8001e36 <HAL_GPIO_TogglePin>
		  flag_btn1 = 1;
 80004c8:	4b03      	ldr	r3, [pc, #12]	@ (80004d8 <button_handler+0x44>)
 80004ca:	2201      	movs	r2, #1
 80004cc:	701a      	strb	r2, [r3, #0]
		  while(HAL_GPIO_ReadPin(BTN_1_GPIO_Port, BTN_1_Pin)){
 80004ce:	e011      	b.n	80004f4 <button_handler+0x60>
 80004d0:	40010c00 	.word	0x40010c00
 80004d4:	200000d0 	.word	0x200000d0
 80004d8:	200000ca 	.word	0x200000ca
		  		  /* SEND CAN MSG ENGINE STARTUP HERE */
			  msg_type = 0;
 80004dc:	4baf      	ldr	r3, [pc, #700]	@ (800079c <button_handler+0x308>)
 80004de:	2200      	movs	r2, #0
 80004e0:	701a      	strb	r2, [r3, #0]
			  while(can_msg_handler(msg_type));
 80004e2:	bf00      	nop
 80004e4:	4bad      	ldr	r3, [pc, #692]	@ (800079c <button_handler+0x308>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	4618      	mov	r0, r3
 80004ea:	f000 f993 	bl	8000814 <can_msg_handler>
 80004ee:	4603      	mov	r3, r0
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d1f7      	bne.n	80004e4 <button_handler+0x50>
		  while(HAL_GPIO_ReadPin(BTN_1_GPIO_Port, BTN_1_Pin)){
 80004f4:	2108      	movs	r1, #8
 80004f6:	48aa      	ldr	r0, [pc, #680]	@ (80007a0 <button_handler+0x30c>)
 80004f8:	f001 fc6e 	bl	8001dd8 <HAL_GPIO_ReadPin>
 80004fc:	4603      	mov	r3, r0
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d1ec      	bne.n	80004dc <button_handler+0x48>
		  		  /* ENGINE STARTUP SWITCH IS NOT LATCHING ! */
		  }
		  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000502:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000506:	48a6      	ldr	r0, [pc, #664]	@ (80007a0 <button_handler+0x30c>)
 8000508:	f001 fc95 	bl	8001e36 <HAL_GPIO_TogglePin>
	  	}
	  if (!HAL_GPIO_ReadPin(BTN_1_GPIO_Port, BTN_1_Pin) && flag_btn1 == 1) {
 800050c:	2108      	movs	r1, #8
 800050e:	48a4      	ldr	r0, [pc, #656]	@ (80007a0 <button_handler+0x30c>)
 8000510:	f001 fc62 	bl	8001dd8 <HAL_GPIO_ReadPin>
 8000514:	4603      	mov	r3, r0
 8000516:	2b00      	cmp	r3, #0
 8000518:	d109      	bne.n	800052e <button_handler+0x9a>
 800051a:	4ba2      	ldr	r3, [pc, #648]	@ (80007a4 <button_handler+0x310>)
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	2b01      	cmp	r3, #1
 8000520:	d105      	bne.n	800052e <button_handler+0x9a>
	 		  flag_btn1 = 0;
 8000522:	4ba0      	ldr	r3, [pc, #640]	@ (80007a4 <button_handler+0x310>)
 8000524:	2200      	movs	r2, #0
 8000526:	701a      	strb	r2, [r3, #0]
	 		  HAL_Delay(100);
 8000528:	2064      	movs	r0, #100	@ 0x64
 800052a:	f000 fc3b 	bl	8000da4 <HAL_Delay>
	 	}
	  /* ENGINE STOP BUTTON HANDLER */
	  if (HAL_GPIO_ReadPin(BTN_2_GPIO_Port, BTN_2_Pin) && (HAL_GetTick() - time_ms > 150) && flag_btn2 == 0) {
 800052e:	2110      	movs	r1, #16
 8000530:	489b      	ldr	r0, [pc, #620]	@ (80007a0 <button_handler+0x30c>)
 8000532:	f001 fc51 	bl	8001dd8 <HAL_GPIO_ReadPin>
 8000536:	4603      	mov	r3, r0
 8000538:	2b00      	cmp	r3, #0
 800053a:	d01b      	beq.n	8000574 <button_handler+0xe0>
 800053c:	f000 fc28 	bl	8000d90 <HAL_GetTick>
 8000540:	4602      	mov	r2, r0
 8000542:	4b99      	ldr	r3, [pc, #612]	@ (80007a8 <button_handler+0x314>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	1ad3      	subs	r3, r2, r3
 8000548:	2b96      	cmp	r3, #150	@ 0x96
 800054a:	d913      	bls.n	8000574 <button_handler+0xe0>
 800054c:	4b97      	ldr	r3, [pc, #604]	@ (80007ac <button_handler+0x318>)
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d10f      	bne.n	8000574 <button_handler+0xe0>
		  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8000554:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000558:	4891      	ldr	r0, [pc, #580]	@ (80007a0 <button_handler+0x30c>)
 800055a:	f001 fc6c 	bl	8001e36 <HAL_GPIO_TogglePin>
		  flag_btn2 = 1;
 800055e:	4b93      	ldr	r3, [pc, #588]	@ (80007ac <button_handler+0x318>)
 8000560:	2201      	movs	r2, #1
 8000562:	701a      	strb	r2, [r3, #0]
		  	  /* SEND CAN STOP ENGINE MSG HERE */
		  	  HAL_Delay(100);
 8000564:	2064      	movs	r0, #100	@ 0x64
 8000566:	f000 fc1d 	bl	8000da4 <HAL_Delay>
		  	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 800056a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800056e:	488c      	ldr	r0, [pc, #560]	@ (80007a0 <button_handler+0x30c>)
 8000570:	f001 fc61 	bl	8001e36 <HAL_GPIO_TogglePin>
	  	}
	  if (!HAL_GPIO_ReadPin(BTN_2_GPIO_Port, BTN_2_Pin) && flag_btn2 == 1) {
 8000574:	2110      	movs	r1, #16
 8000576:	488a      	ldr	r0, [pc, #552]	@ (80007a0 <button_handler+0x30c>)
 8000578:	f001 fc2e 	bl	8001dd8 <HAL_GPIO_ReadPin>
 800057c:	4603      	mov	r3, r0
 800057e:	2b00      	cmp	r3, #0
 8000580:	d109      	bne.n	8000596 <button_handler+0x102>
 8000582:	4b8a      	ldr	r3, [pc, #552]	@ (80007ac <button_handler+0x318>)
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	2b01      	cmp	r3, #1
 8000588:	d105      	bne.n	8000596 <button_handler+0x102>
		  flag_btn2 = 0;
 800058a:	4b88      	ldr	r3, [pc, #544]	@ (80007ac <button_handler+0x318>)
 800058c:	2200      	movs	r2, #0
 800058e:	701a      	strb	r2, [r3, #0]
	 		  HAL_Delay(100);
 8000590:	2064      	movs	r0, #100	@ 0x64
 8000592:	f000 fc07 	bl	8000da4 <HAL_Delay>
	 	}
	  /* NEUTRAL GEAR BUTTON COMBINATION HANDLER */
	  HAL_Delay(PILOT_FINGER_TAP_SPEED);
 8000596:	2096      	movs	r0, #150	@ 0x96
 8000598:	f000 fc04 	bl	8000da4 <HAL_Delay>
	  if (HAL_GPIO_ReadPin(BTN_3_GPIO_Port, BTN_3_Pin) && HAL_GPIO_ReadPin(BTN_4_GPIO_Port, BTN_4_Pin) && (HAL_GetTick() - time_ms > 150) && flag_btn3 == 0 && flag_btn4 == 0){
 800059c:	2120      	movs	r1, #32
 800059e:	4880      	ldr	r0, [pc, #512]	@ (80007a0 <button_handler+0x30c>)
 80005a0:	f001 fc1a 	bl	8001dd8 <HAL_GPIO_ReadPin>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d033      	beq.n	8000612 <button_handler+0x17e>
 80005aa:	2140      	movs	r1, #64	@ 0x40
 80005ac:	487c      	ldr	r0, [pc, #496]	@ (80007a0 <button_handler+0x30c>)
 80005ae:	f001 fc13 	bl	8001dd8 <HAL_GPIO_ReadPin>
 80005b2:	4603      	mov	r3, r0
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d02c      	beq.n	8000612 <button_handler+0x17e>
 80005b8:	f000 fbea 	bl	8000d90 <HAL_GetTick>
 80005bc:	4602      	mov	r2, r0
 80005be:	4b7a      	ldr	r3, [pc, #488]	@ (80007a8 <button_handler+0x314>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	1ad3      	subs	r3, r2, r3
 80005c4:	2b96      	cmp	r3, #150	@ 0x96
 80005c6:	d924      	bls.n	8000612 <button_handler+0x17e>
 80005c8:	4b79      	ldr	r3, [pc, #484]	@ (80007b0 <button_handler+0x31c>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d120      	bne.n	8000612 <button_handler+0x17e>
 80005d0:	4b78      	ldr	r3, [pc, #480]	@ (80007b4 <button_handler+0x320>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d11c      	bne.n	8000612 <button_handler+0x17e>
	 		  flag_btn3 = 1;
 80005d8:	4b75      	ldr	r3, [pc, #468]	@ (80007b0 <button_handler+0x31c>)
 80005da:	2201      	movs	r2, #1
 80005dc:	701a      	strb	r2, [r3, #0]
	 		  flag_btn4 = 1;
 80005de:	4b75      	ldr	r3, [pc, #468]	@ (80007b4 <button_handler+0x320>)
 80005e0:	2201      	movs	r2, #1
 80005e2:	701a      	strb	r2, [r3, #0]
	 		  /* SEND CAN NEUTRAL GEAR MSG HERE */
		  	  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 80005e4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005e8:	486d      	ldr	r0, [pc, #436]	@ (80007a0 <button_handler+0x30c>)
 80005ea:	f001 fc24 	bl	8001e36 <HAL_GPIO_TogglePin>
		  	  HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 80005ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80005f2:	486b      	ldr	r0, [pc, #428]	@ (80007a0 <button_handler+0x30c>)
 80005f4:	f001 fc1f 	bl	8001e36 <HAL_GPIO_TogglePin>
		  	  HAL_Delay(100);
 80005f8:	2064      	movs	r0, #100	@ 0x64
 80005fa:	f000 fbd3 	bl	8000da4 <HAL_Delay>
		  	  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 80005fe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000602:	4867      	ldr	r0, [pc, #412]	@ (80007a0 <button_handler+0x30c>)
 8000604:	f001 fc17 	bl	8001e36 <HAL_GPIO_TogglePin>
		  	  HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8000608:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800060c:	4864      	ldr	r0, [pc, #400]	@ (80007a0 <button_handler+0x30c>)
 800060e:	f001 fc12 	bl	8001e36 <HAL_GPIO_TogglePin>
	  }
	  if (!HAL_GPIO_ReadPin(BTN_3_GPIO_Port, BTN_3_Pin) && !HAL_GPIO_ReadPin(BTN_4_GPIO_Port, BTN_4_Pin) && flag_btn3 == 1 && flag_btn4 == 1) {
 8000612:	2120      	movs	r1, #32
 8000614:	4862      	ldr	r0, [pc, #392]	@ (80007a0 <button_handler+0x30c>)
 8000616:	f001 fbdf 	bl	8001dd8 <HAL_GPIO_ReadPin>
 800061a:	4603      	mov	r3, r0
 800061c:	2b00      	cmp	r3, #0
 800061e:	d117      	bne.n	8000650 <button_handler+0x1bc>
 8000620:	2140      	movs	r1, #64	@ 0x40
 8000622:	485f      	ldr	r0, [pc, #380]	@ (80007a0 <button_handler+0x30c>)
 8000624:	f001 fbd8 	bl	8001dd8 <HAL_GPIO_ReadPin>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d110      	bne.n	8000650 <button_handler+0x1bc>
 800062e:	4b60      	ldr	r3, [pc, #384]	@ (80007b0 <button_handler+0x31c>)
 8000630:	781b      	ldrb	r3, [r3, #0]
 8000632:	2b01      	cmp	r3, #1
 8000634:	d10c      	bne.n	8000650 <button_handler+0x1bc>
 8000636:	4b5f      	ldr	r3, [pc, #380]	@ (80007b4 <button_handler+0x320>)
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	2b01      	cmp	r3, #1
 800063c:	d108      	bne.n	8000650 <button_handler+0x1bc>
	  	 		  flag_btn3 = 0;
 800063e:	4b5c      	ldr	r3, [pc, #368]	@ (80007b0 <button_handler+0x31c>)
 8000640:	2200      	movs	r2, #0
 8000642:	701a      	strb	r2, [r3, #0]
	  	 		  flag_btn4 = 0;
 8000644:	4b5b      	ldr	r3, [pc, #364]	@ (80007b4 <button_handler+0x320>)
 8000646:	2200      	movs	r2, #0
 8000648:	701a      	strb	r2, [r3, #0]
	  	 		  HAL_Delay(100);
 800064a:	2064      	movs	r0, #100	@ 0x64
 800064c:	f000 fbaa 	bl	8000da4 <HAL_Delay>
	  	 	}
	  /* GEAR UP BUTTON HANDLER */
	  if (HAL_GPIO_ReadPin(BTN_3_GPIO_Port, BTN_3_Pin) && !HAL_GPIO_ReadPin(BTN_4_GPIO_Port, BTN_4_Pin) && (HAL_GetTick() - time_ms > 150) && flag_btn3 == 0) {
 8000650:	2120      	movs	r1, #32
 8000652:	4853      	ldr	r0, [pc, #332]	@ (80007a0 <button_handler+0x30c>)
 8000654:	f001 fbc0 	bl	8001dd8 <HAL_GPIO_ReadPin>
 8000658:	4603      	mov	r3, r0
 800065a:	2b00      	cmp	r3, #0
 800065c:	d022      	beq.n	80006a4 <button_handler+0x210>
 800065e:	2140      	movs	r1, #64	@ 0x40
 8000660:	484f      	ldr	r0, [pc, #316]	@ (80007a0 <button_handler+0x30c>)
 8000662:	f001 fbb9 	bl	8001dd8 <HAL_GPIO_ReadPin>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d11b      	bne.n	80006a4 <button_handler+0x210>
 800066c:	f000 fb90 	bl	8000d90 <HAL_GetTick>
 8000670:	4602      	mov	r2, r0
 8000672:	4b4d      	ldr	r3, [pc, #308]	@ (80007a8 <button_handler+0x314>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	1ad3      	subs	r3, r2, r3
 8000678:	2b96      	cmp	r3, #150	@ 0x96
 800067a:	d913      	bls.n	80006a4 <button_handler+0x210>
 800067c:	4b4c      	ldr	r3, [pc, #304]	@ (80007b0 <button_handler+0x31c>)
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d10f      	bne.n	80006a4 <button_handler+0x210>
		  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8000684:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000688:	4845      	ldr	r0, [pc, #276]	@ (80007a0 <button_handler+0x30c>)
 800068a:	f001 fbd4 	bl	8001e36 <HAL_GPIO_TogglePin>
		  flag_btn3 = 1;
 800068e:	4b48      	ldr	r3, [pc, #288]	@ (80007b0 <button_handler+0x31c>)
 8000690:	2201      	movs	r2, #1
 8000692:	701a      	strb	r2, [r3, #0]
		  	  /* SEND CAN GEAR UP MSG HERE */

		  HAL_Delay(100);
 8000694:	2064      	movs	r0, #100	@ 0x64
 8000696:	f000 fb85 	bl	8000da4 <HAL_Delay>
		  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 800069a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800069e:	4840      	ldr	r0, [pc, #256]	@ (80007a0 <button_handler+0x30c>)
 80006a0:	f001 fbc9 	bl	8001e36 <HAL_GPIO_TogglePin>
	  	}
	  if (!HAL_GPIO_ReadPin(BTN_3_GPIO_Port, BTN_3_Pin) && flag_btn3 == 1) {
 80006a4:	2120      	movs	r1, #32
 80006a6:	483e      	ldr	r0, [pc, #248]	@ (80007a0 <button_handler+0x30c>)
 80006a8:	f001 fb96 	bl	8001dd8 <HAL_GPIO_ReadPin>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d109      	bne.n	80006c6 <button_handler+0x232>
 80006b2:	4b3f      	ldr	r3, [pc, #252]	@ (80007b0 <button_handler+0x31c>)
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	2b01      	cmp	r3, #1
 80006b8:	d105      	bne.n	80006c6 <button_handler+0x232>
	 		  flag_btn3 = 0;
 80006ba:	4b3d      	ldr	r3, [pc, #244]	@ (80007b0 <button_handler+0x31c>)
 80006bc:	2200      	movs	r2, #0
 80006be:	701a      	strb	r2, [r3, #0]
	 		  HAL_Delay(100);
 80006c0:	2064      	movs	r0, #100	@ 0x64
 80006c2:	f000 fb6f 	bl	8000da4 <HAL_Delay>
	 	}
	  /* GEAR DOWN BUTTON HANDLER */
	  if (HAL_GPIO_ReadPin(BTN_4_GPIO_Port, BTN_4_Pin) && !HAL_GPIO_ReadPin(BTN_3_GPIO_Port, BTN_3_Pin)  && (HAL_GetTick() - time_ms > 150) && flag_btn4 == 0) {
 80006c6:	2140      	movs	r1, #64	@ 0x40
 80006c8:	4835      	ldr	r0, [pc, #212]	@ (80007a0 <button_handler+0x30c>)
 80006ca:	f001 fb85 	bl	8001dd8 <HAL_GPIO_ReadPin>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d022      	beq.n	800071a <button_handler+0x286>
 80006d4:	2120      	movs	r1, #32
 80006d6:	4832      	ldr	r0, [pc, #200]	@ (80007a0 <button_handler+0x30c>)
 80006d8:	f001 fb7e 	bl	8001dd8 <HAL_GPIO_ReadPin>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d11b      	bne.n	800071a <button_handler+0x286>
 80006e2:	f000 fb55 	bl	8000d90 <HAL_GetTick>
 80006e6:	4602      	mov	r2, r0
 80006e8:	4b2f      	ldr	r3, [pc, #188]	@ (80007a8 <button_handler+0x314>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	1ad3      	subs	r3, r2, r3
 80006ee:	2b96      	cmp	r3, #150	@ 0x96
 80006f0:	d913      	bls.n	800071a <button_handler+0x286>
 80006f2:	4b30      	ldr	r3, [pc, #192]	@ (80007b4 <button_handler+0x320>)
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d10f      	bne.n	800071a <button_handler+0x286>
		      HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 80006fa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80006fe:	4828      	ldr	r0, [pc, #160]	@ (80007a0 <button_handler+0x30c>)
 8000700:	f001 fb99 	bl	8001e36 <HAL_GPIO_TogglePin>
		  	  flag_btn4 = 1;
 8000704:	4b2b      	ldr	r3, [pc, #172]	@ (80007b4 <button_handler+0x320>)
 8000706:	2201      	movs	r2, #1
 8000708:	701a      	strb	r2, [r3, #0]
		  	  /* SEND CAN GEAR DOWN MSG HERE */

		  	  HAL_Delay(100);
 800070a:	2064      	movs	r0, #100	@ 0x64
 800070c:	f000 fb4a 	bl	8000da4 <HAL_Delay>
		  	  HAL_GPIO_TogglePin(LED4_GPIO_Port, LED4_Pin);
 8000710:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000714:	4822      	ldr	r0, [pc, #136]	@ (80007a0 <button_handler+0x30c>)
 8000716:	f001 fb8e 	bl	8001e36 <HAL_GPIO_TogglePin>
	  	}
	  if (!HAL_GPIO_ReadPin(BTN_4_GPIO_Port, BTN_4_Pin) && flag_btn4 == 1) {
 800071a:	2140      	movs	r1, #64	@ 0x40
 800071c:	4820      	ldr	r0, [pc, #128]	@ (80007a0 <button_handler+0x30c>)
 800071e:	f001 fb5b 	bl	8001dd8 <HAL_GPIO_ReadPin>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d109      	bne.n	800073c <button_handler+0x2a8>
 8000728:	4b22      	ldr	r3, [pc, #136]	@ (80007b4 <button_handler+0x320>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	2b01      	cmp	r3, #1
 800072e:	d105      	bne.n	800073c <button_handler+0x2a8>
	 		  flag_btn4 = 0;
 8000730:	4b20      	ldr	r3, [pc, #128]	@ (80007b4 <button_handler+0x320>)
 8000732:	2200      	movs	r2, #0
 8000734:	701a      	strb	r2, [r3, #0]
	 		  HAL_Delay(100);
 8000736:	2064      	movs	r0, #100	@ 0x64
 8000738:	f000 fb34 	bl	8000da4 <HAL_Delay>
	 	}
	  /* NEXT SCREEN BUTTON HANDLER */
	  if (HAL_GPIO_ReadPin(BTN_5_GPIO_Port, BTN_5_Pin) && (HAL_GetTick() - time_ms > 150) && flag_btn5 == 0) {
 800073c:	2180      	movs	r1, #128	@ 0x80
 800073e:	4818      	ldr	r0, [pc, #96]	@ (80007a0 <button_handler+0x30c>)
 8000740:	f001 fb4a 	bl	8001dd8 <HAL_GPIO_ReadPin>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d011      	beq.n	800076e <button_handler+0x2da>
 800074a:	f000 fb21 	bl	8000d90 <HAL_GetTick>
 800074e:	4602      	mov	r2, r0
 8000750:	4b15      	ldr	r3, [pc, #84]	@ (80007a8 <button_handler+0x314>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	1ad3      	subs	r3, r2, r3
 8000756:	2b96      	cmp	r3, #150	@ 0x96
 8000758:	d909      	bls.n	800076e <button_handler+0x2da>
 800075a:	4b17      	ldr	r3, [pc, #92]	@ (80007b8 <button_handler+0x324>)
 800075c:	781b      	ldrb	r3, [r3, #0]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d105      	bne.n	800076e <button_handler+0x2da>
		  	  flag_btn5 = 1;
 8000762:	4b15      	ldr	r3, [pc, #84]	@ (80007b8 <button_handler+0x324>)
 8000764:	2201      	movs	r2, #1
 8000766:	701a      	strb	r2, [r3, #0]
		  	  /* SEND USART NEXT SCREEN MSG HERE */

		  	  HAL_Delay(100);
 8000768:	2064      	movs	r0, #100	@ 0x64
 800076a:	f000 fb1b 	bl	8000da4 <HAL_Delay>
	  	}
	  if (!HAL_GPIO_ReadPin(BTN_5_GPIO_Port, BTN_5_Pin) && flag_btn5 == 1) {
 800076e:	2180      	movs	r1, #128	@ 0x80
 8000770:	480b      	ldr	r0, [pc, #44]	@ (80007a0 <button_handler+0x30c>)
 8000772:	f001 fb31 	bl	8001dd8 <HAL_GPIO_ReadPin>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d106      	bne.n	800078a <button_handler+0x2f6>
 800077c:	4b0e      	ldr	r3, [pc, #56]	@ (80007b8 <button_handler+0x324>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	2b01      	cmp	r3, #1
 8000782:	d102      	bne.n	800078a <button_handler+0x2f6>
	 		  flag_btn5 = 0;
 8000784:	4b0c      	ldr	r3, [pc, #48]	@ (80007b8 <button_handler+0x324>)
 8000786:	2200      	movs	r2, #0
 8000788:	701a      	strb	r2, [r3, #0]
	 		  //HAL_Delay(100);
	 	}
	  /* PREVIOUS SCREEN BUTTON HANDLER */
	  if (HAL_GPIO_ReadPin(BTN_6_GPIO_Port, BTN_6_Pin) && (HAL_GetTick() - time_ms > 150) && flag_btn6 == 0) {
 800078a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800078e:	480b      	ldr	r0, [pc, #44]	@ (80007bc <button_handler+0x328>)
 8000790:	f001 fb22 	bl	8001dd8 <HAL_GPIO_ReadPin>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d024      	beq.n	80007e4 <button_handler+0x350>
 800079a:	e011      	b.n	80007c0 <button_handler+0x32c>
 800079c:	20000000 	.word	0x20000000
 80007a0:	40010c00 	.word	0x40010c00
 80007a4:	200000ca 	.word	0x200000ca
 80007a8:	200000d0 	.word	0x200000d0
 80007ac:	200000cb 	.word	0x200000cb
 80007b0:	200000cc 	.word	0x200000cc
 80007b4:	200000cd 	.word	0x200000cd
 80007b8:	200000ce 	.word	0x200000ce
 80007bc:	40010800 	.word	0x40010800
 80007c0:	f000 fae6 	bl	8000d90 <HAL_GetTick>
 80007c4:	4602      	mov	r2, r0
 80007c6:	4b10      	ldr	r3, [pc, #64]	@ (8000808 <button_handler+0x374>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	1ad3      	subs	r3, r2, r3
 80007cc:	2b96      	cmp	r3, #150	@ 0x96
 80007ce:	d909      	bls.n	80007e4 <button_handler+0x350>
 80007d0:	4b0e      	ldr	r3, [pc, #56]	@ (800080c <button_handler+0x378>)
 80007d2:	781b      	ldrb	r3, [r3, #0]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d105      	bne.n	80007e4 <button_handler+0x350>
		  	  flag_btn6 = 1;
 80007d8:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <button_handler+0x378>)
 80007da:	2201      	movs	r2, #1
 80007dc:	701a      	strb	r2, [r3, #0]
		  	  /* SEND USART PREVIOUS SCREEN MSG HERE */

		  	  HAL_Delay(100);
 80007de:	2064      	movs	r0, #100	@ 0x64
 80007e0:	f000 fae0 	bl	8000da4 <HAL_Delay>
	  	}
	  if (!HAL_GPIO_ReadPin(BTN_6_GPIO_Port, BTN_6_Pin) && flag_btn6 == 1) {
 80007e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007e8:	4809      	ldr	r0, [pc, #36]	@ (8000810 <button_handler+0x37c>)
 80007ea:	f001 faf5 	bl	8001dd8 <HAL_GPIO_ReadPin>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d106      	bne.n	8000802 <button_handler+0x36e>
 80007f4:	4b05      	ldr	r3, [pc, #20]	@ (800080c <button_handler+0x378>)
 80007f6:	781b      	ldrb	r3, [r3, #0]
 80007f8:	2b01      	cmp	r3, #1
 80007fa:	d102      	bne.n	8000802 <button_handler+0x36e>
	 		  flag_btn6 = 0;
 80007fc:	4b03      	ldr	r3, [pc, #12]	@ (800080c <button_handler+0x378>)
 80007fe:	2200      	movs	r2, #0
 8000800:	701a      	strb	r2, [r3, #0]
	 		  //HAL_Delay(100);
	 	}

}
 8000802:	bf00      	nop
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	200000d0 	.word	0x200000d0
 800080c:	200000cf 	.word	0x200000cf
 8000810:	40010800 	.word	0x40010800

08000814 <can_msg_handler>:
int can_msg_handler(uint8_t typemsg){
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	4603      	mov	r3, r0
 800081c:	71fb      	strb	r3, [r7, #7]
	switch (typemsg) {
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	2b04      	cmp	r3, #4
 8000822:	f200 808a 	bhi.w	800093a <can_msg_handler+0x126>
 8000826:	a201      	add	r2, pc, #4	@ (adr r2, 800082c <can_msg_handler+0x18>)
 8000828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800082c:	08000841 	.word	0x08000841
 8000830:	08000873 	.word	0x08000873
 8000834:	080008a5 	.word	0x080008a5
 8000838:	080008d7 	.word	0x080008d7
 800083c:	08000909 	.word	0x08000909
		case 0:
	/* MSG START ENGINE */
	TxHeader.StdId = 0x642;
 8000840:	4b41      	ldr	r3, [pc, #260]	@ (8000948 <can_msg_handler+0x134>)
 8000842:	f240 6242 	movw	r2, #1602	@ 0x642
 8000846:	601a      	str	r2, [r3, #0]
	TxData[4] = 0b00000001; //using binary system to make bit set more clear
 8000848:	4b40      	ldr	r3, [pc, #256]	@ (800094c <can_msg_handler+0x138>)
 800084a:	2201      	movs	r2, #1
 800084c:	711a      	strb	r2, [r3, #4]
	while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0); //CAN SW#0
 800084e:	bf00      	nop
 8000850:	483f      	ldr	r0, [pc, #252]	@ (8000950 <can_msg_handler+0x13c>)
 8000852:	f000 fda2 	bl	800139a <HAL_CAN_GetTxMailboxesFreeLevel>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d0f9      	beq.n	8000850 <can_msg_handler+0x3c>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, TxMailbox);
 800085c:	4b3d      	ldr	r3, [pc, #244]	@ (8000954 <can_msg_handler+0x140>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	4a3a      	ldr	r2, [pc, #232]	@ (800094c <can_msg_handler+0x138>)
 8000862:	4939      	ldr	r1, [pc, #228]	@ (8000948 <can_msg_handler+0x134>)
 8000864:	483a      	ldr	r0, [pc, #232]	@ (8000950 <can_msg_handler+0x13c>)
 8000866:	f000 fcc9 	bl	80011fc <HAL_CAN_AddTxMessage>
	TxData[4] = 0x00;
 800086a:	4b38      	ldr	r3, [pc, #224]	@ (800094c <can_msg_handler+0x138>)
 800086c:	2200      	movs	r2, #0
 800086e:	711a      	strb	r2, [r3, #4]
			break;
 8000870:	e064      	b.n	800093c <can_msg_handler+0x128>
		case 1:
	/* MSG STOP ENGINE */
	TxHeader.StdId = 0x642;
 8000872:	4b35      	ldr	r3, [pc, #212]	@ (8000948 <can_msg_handler+0x134>)
 8000874:	f240 6242 	movw	r2, #1602	@ 0x642
 8000878:	601a      	str	r2, [r3, #0]
	TxData[4] = 0b00000010; //CAN SW#1
 800087a:	4b34      	ldr	r3, [pc, #208]	@ (800094c <can_msg_handler+0x138>)
 800087c:	2202      	movs	r2, #2
 800087e:	711a      	strb	r2, [r3, #4]
	while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0);
 8000880:	bf00      	nop
 8000882:	4833      	ldr	r0, [pc, #204]	@ (8000950 <can_msg_handler+0x13c>)
 8000884:	f000 fd89 	bl	800139a <HAL_CAN_GetTxMailboxesFreeLevel>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d0f9      	beq.n	8000882 <can_msg_handler+0x6e>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, TxMailbox);
 800088e:	4b31      	ldr	r3, [pc, #196]	@ (8000954 <can_msg_handler+0x140>)
 8000890:	681b      	ldr	r3, [r3, #0]
 8000892:	4a2e      	ldr	r2, [pc, #184]	@ (800094c <can_msg_handler+0x138>)
 8000894:	492c      	ldr	r1, [pc, #176]	@ (8000948 <can_msg_handler+0x134>)
 8000896:	482e      	ldr	r0, [pc, #184]	@ (8000950 <can_msg_handler+0x13c>)
 8000898:	f000 fcb0 	bl	80011fc <HAL_CAN_AddTxMessage>
	TxData[4] = 0x00;
 800089c:	4b2b      	ldr	r3, [pc, #172]	@ (800094c <can_msg_handler+0x138>)
 800089e:	2200      	movs	r2, #0
 80008a0:	711a      	strb	r2, [r3, #4]
			break;
 80008a2:	e04b      	b.n	800093c <can_msg_handler+0x128>
		case 2:
	/* MSG GEAR UP */
	TxHeader.StdId = 0x642;
 80008a4:	4b28      	ldr	r3, [pc, #160]	@ (8000948 <can_msg_handler+0x134>)
 80008a6:	f240 6242 	movw	r2, #1602	@ 0x642
 80008aa:	601a      	str	r2, [r3, #0]
	TxData[4] = 0b00000100; //CAN SW#2
 80008ac:	4b27      	ldr	r3, [pc, #156]	@ (800094c <can_msg_handler+0x138>)
 80008ae:	2204      	movs	r2, #4
 80008b0:	711a      	strb	r2, [r3, #4]
	while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0);
 80008b2:	bf00      	nop
 80008b4:	4826      	ldr	r0, [pc, #152]	@ (8000950 <can_msg_handler+0x13c>)
 80008b6:	f000 fd70 	bl	800139a <HAL_CAN_GetTxMailboxesFreeLevel>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d0f9      	beq.n	80008b4 <can_msg_handler+0xa0>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, TxMailbox);
 80008c0:	4b24      	ldr	r3, [pc, #144]	@ (8000954 <can_msg_handler+0x140>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4a21      	ldr	r2, [pc, #132]	@ (800094c <can_msg_handler+0x138>)
 80008c6:	4920      	ldr	r1, [pc, #128]	@ (8000948 <can_msg_handler+0x134>)
 80008c8:	4821      	ldr	r0, [pc, #132]	@ (8000950 <can_msg_handler+0x13c>)
 80008ca:	f000 fc97 	bl	80011fc <HAL_CAN_AddTxMessage>
	TxData[4] = 0x00;
 80008ce:	4b1f      	ldr	r3, [pc, #124]	@ (800094c <can_msg_handler+0x138>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	711a      	strb	r2, [r3, #4]
			break;
 80008d4:	e032      	b.n	800093c <can_msg_handler+0x128>
		case 3:
	/* MSG GEAR DOWN */
	TxHeader.StdId = 0x642;
 80008d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000948 <can_msg_handler+0x134>)
 80008d8:	f240 6242 	movw	r2, #1602	@ 0x642
 80008dc:	601a      	str	r2, [r3, #0]
	TxData[4] = 0b00001000; //CAN SW #3
 80008de:	4b1b      	ldr	r3, [pc, #108]	@ (800094c <can_msg_handler+0x138>)
 80008e0:	2208      	movs	r2, #8
 80008e2:	711a      	strb	r2, [r3, #4]
	while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0);
 80008e4:	bf00      	nop
 80008e6:	481a      	ldr	r0, [pc, #104]	@ (8000950 <can_msg_handler+0x13c>)
 80008e8:	f000 fd57 	bl	800139a <HAL_CAN_GetTxMailboxesFreeLevel>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d0f9      	beq.n	80008e6 <can_msg_handler+0xd2>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, TxMailbox);
 80008f2:	4b18      	ldr	r3, [pc, #96]	@ (8000954 <can_msg_handler+0x140>)
 80008f4:	681b      	ldr	r3, [r3, #0]
 80008f6:	4a15      	ldr	r2, [pc, #84]	@ (800094c <can_msg_handler+0x138>)
 80008f8:	4913      	ldr	r1, [pc, #76]	@ (8000948 <can_msg_handler+0x134>)
 80008fa:	4815      	ldr	r0, [pc, #84]	@ (8000950 <can_msg_handler+0x13c>)
 80008fc:	f000 fc7e 	bl	80011fc <HAL_CAN_AddTxMessage>
	TxData[4] = 0x00;
 8000900:	4b12      	ldr	r3, [pc, #72]	@ (800094c <can_msg_handler+0x138>)
 8000902:	2200      	movs	r2, #0
 8000904:	711a      	strb	r2, [r3, #4]
			break;
 8000906:	e019      	b.n	800093c <can_msg_handler+0x128>
		case 4:
	/* MSG GEAR NEUTRAL */
	TxHeader.StdId = 0x642;
 8000908:	4b0f      	ldr	r3, [pc, #60]	@ (8000948 <can_msg_handler+0x134>)
 800090a:	f240 6242 	movw	r2, #1602	@ 0x642
 800090e:	601a      	str	r2, [r3, #0]
	TxData[4] = 0b00010000; //CAN SW#4
 8000910:	4b0e      	ldr	r3, [pc, #56]	@ (800094c <can_msg_handler+0x138>)
 8000912:	2210      	movs	r2, #16
 8000914:	711a      	strb	r2, [r3, #4]
	while(HAL_CAN_GetTxMailboxesFreeLevel(&hcan) == 0);
 8000916:	bf00      	nop
 8000918:	480d      	ldr	r0, [pc, #52]	@ (8000950 <can_msg_handler+0x13c>)
 800091a:	f000 fd3e 	bl	800139a <HAL_CAN_GetTxMailboxesFreeLevel>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d0f9      	beq.n	8000918 <can_msg_handler+0x104>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, TxMailbox);
 8000924:	4b0b      	ldr	r3, [pc, #44]	@ (8000954 <can_msg_handler+0x140>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a08      	ldr	r2, [pc, #32]	@ (800094c <can_msg_handler+0x138>)
 800092a:	4907      	ldr	r1, [pc, #28]	@ (8000948 <can_msg_handler+0x134>)
 800092c:	4808      	ldr	r0, [pc, #32]	@ (8000950 <can_msg_handler+0x13c>)
 800092e:	f000 fc65 	bl	80011fc <HAL_CAN_AddTxMessage>
	TxData[4] = 0x00;
 8000932:	4b06      	ldr	r3, [pc, #24]	@ (800094c <can_msg_handler+0x138>)
 8000934:	2200      	movs	r2, #0
 8000936:	711a      	strb	r2, [r3, #4]
			break;
 8000938:	e000      	b.n	800093c <can_msg_handler+0x128>
		default:
	/* MSG NONE */
			break;
 800093a:	bf00      	nop
		msg_type = 255; // SET NONE TYPE MSG
		return 0; // return OK value to prevent endless loop
	}
}
 800093c:	bf00      	nop
 800093e:	4618      	mov	r0, r3
 8000940:	3708      	adds	r7, #8
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	2000009c 	.word	0x2000009c
 800094c:	200000b4 	.word	0x200000b4
 8000950:	2000002c 	.word	0x2000002c
 8000954:	200000c4 	.word	0x200000c4

08000958 <startup>:
void startup(){
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
	 HAL_GPIO_WritePin(CAN_LED_GPIO_Port, CAN_LED_Pin, 0);
 800095c:	2200      	movs	r2, #0
 800095e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000962:	4823      	ldr	r0, [pc, #140]	@ (80009f0 <startup+0x98>)
 8000964:	f001 fa4f 	bl	8001e06 <HAL_GPIO_WritePin>
	  TxHeader.StdId = 0x642;
 8000968:	4b22      	ldr	r3, [pc, #136]	@ (80009f4 <startup+0x9c>)
 800096a:	f240 6242 	movw	r2, #1602	@ 0x642
 800096e:	601a      	str	r2, [r3, #0]
	  TxHeader.ExtId = 0;
 8000970:	4b20      	ldr	r3, [pc, #128]	@ (80009f4 <startup+0x9c>)
 8000972:	2200      	movs	r2, #0
 8000974:	605a      	str	r2, [r3, #4]
	  TxHeader.RTR = CAN_RTR_DATA; // CAN_RTR_REMOTE
 8000976:	4b1f      	ldr	r3, [pc, #124]	@ (80009f4 <startup+0x9c>)
 8000978:	2200      	movs	r2, #0
 800097a:	60da      	str	r2, [r3, #12]
	  TxHeader.IDE = CAN_ID_STD;   // USE STANDART ID
 800097c:	4b1d      	ldr	r3, [pc, #116]	@ (80009f4 <startup+0x9c>)
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
	  TxHeader.DLC = 8;
 8000982:	4b1c      	ldr	r3, [pc, #112]	@ (80009f4 <startup+0x9c>)
 8000984:	2208      	movs	r2, #8
 8000986:	611a      	str	r2, [r3, #16]
	  TxHeader.TransmitGlobalTime = 0;
 8000988:	4b1a      	ldr	r3, [pc, #104]	@ (80009f4 <startup+0x9c>)
 800098a:	2200      	movs	r2, #0
 800098c:	751a      	strb	r2, [r3, #20]
	  while(HAL_CAN_Start(&hcan) == HAL_ERROR);
 800098e:	bf00      	nop
 8000990:	4819      	ldr	r0, [pc, #100]	@ (80009f8 <startup+0xa0>)
 8000992:	f000 fbef 	bl	8001174 <HAL_CAN_Start>
 8000996:	4603      	mov	r3, r0
 8000998:	2b01      	cmp	r3, #1
 800099a:	d0f9      	beq.n	8000990 <startup+0x38>
	  /* SOME LED BLINK FOR SUCCESSFUL STARTUP*/
	  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 800099c:	2102      	movs	r1, #2
 800099e:	4816      	ldr	r0, [pc, #88]	@ (80009f8 <startup+0xa0>)
 80009a0:	f000 fd2f 	bl	8001402 <HAL_CAN_ActivateNotification>
	  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin, 1);
 80009a4:	2201      	movs	r2, #1
 80009a6:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80009aa:	4814      	ldr	r0, [pc, #80]	@ (80009fc <startup+0xa4>)
 80009ac:	f001 fa2b 	bl	8001e06 <HAL_GPIO_WritePin>
	  HAL_Delay(200);
 80009b0:	20c8      	movs	r0, #200	@ 0xc8
 80009b2:	f000 f9f7 	bl	8000da4 <HAL_Delay>
	  HAL_GPIO_WritePin(CAN_LED_GPIO_Port, CAN_LED_Pin, 1);
 80009b6:	2201      	movs	r2, #1
 80009b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009bc:	480c      	ldr	r0, [pc, #48]	@ (80009f0 <startup+0x98>)
 80009be:	f001 fa22 	bl	8001e06 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin, 0);
 80009c2:	2200      	movs	r2, #0
 80009c4:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80009c8:	480c      	ldr	r0, [pc, #48]	@ (80009fc <startup+0xa4>)
 80009ca:	f001 fa1c 	bl	8001e06 <HAL_GPIO_WritePin>
	  HAL_Delay(200);
 80009ce:	20c8      	movs	r0, #200	@ 0xc8
 80009d0:	f000 f9e8 	bl	8000da4 <HAL_Delay>
	  HAL_GPIO_WritePin(CAN_LED_GPIO_Port, CAN_LED_Pin, 0);
 80009d4:	2200      	movs	r2, #0
 80009d6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009da:	4805      	ldr	r0, [pc, #20]	@ (80009f0 <startup+0x98>)
 80009dc:	f001 fa13 	bl	8001e06 <HAL_GPIO_WritePin>
	  time_ms = HAL_GetTick();
 80009e0:	f000 f9d6 	bl	8000d90 <HAL_GetTick>
 80009e4:	4603      	mov	r3, r0
 80009e6:	4a06      	ldr	r2, [pc, #24]	@ (8000a00 <startup+0xa8>)
 80009e8:	6013      	str	r3, [r2, #0]
}
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	40011000 	.word	0x40011000
 80009f4:	2000009c 	.word	0x2000009c
 80009f8:	2000002c 	.word	0x2000002c
 80009fc:	40010c00 	.word	0x40010c00
 8000a00:	200000d0 	.word	0x200000d0

08000a04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a08:	b672      	cpsid	i
}
 8000a0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_WritePin(CAN_LED_GPIO_Port, CAN_LED_Pin, 1);
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a12:	4805      	ldr	r0, [pc, #20]	@ (8000a28 <Error_Handler+0x24>)
 8000a14:	f001 f9f7 	bl	8001e06 <HAL_GPIO_WritePin>
	  HAL_Delay(5000);
 8000a18:	f241 3088 	movw	r0, #5000	@ 0x1388
 8000a1c:	f000 f9c2 	bl	8000da4 <HAL_Delay>
	  HAL_NVIC_SystemReset();
 8000a20:	f001 f845 	bl	8001aae <HAL_NVIC_SystemReset>
	  HAL_GPIO_WritePin(CAN_LED_GPIO_Port, CAN_LED_Pin, 1);
 8000a24:	bf00      	nop
 8000a26:	e7f1      	b.n	8000a0c <Error_Handler+0x8>
 8000a28:	40011000 	.word	0x40011000

08000a2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000a32:	4b15      	ldr	r3, [pc, #84]	@ (8000a88 <HAL_MspInit+0x5c>)
 8000a34:	699b      	ldr	r3, [r3, #24]
 8000a36:	4a14      	ldr	r2, [pc, #80]	@ (8000a88 <HAL_MspInit+0x5c>)
 8000a38:	f043 0301 	orr.w	r3, r3, #1
 8000a3c:	6193      	str	r3, [r2, #24]
 8000a3e:	4b12      	ldr	r3, [pc, #72]	@ (8000a88 <HAL_MspInit+0x5c>)
 8000a40:	699b      	ldr	r3, [r3, #24]
 8000a42:	f003 0301 	and.w	r3, r3, #1
 8000a46:	60bb      	str	r3, [r7, #8]
 8000a48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000a88 <HAL_MspInit+0x5c>)
 8000a4c:	69db      	ldr	r3, [r3, #28]
 8000a4e:	4a0e      	ldr	r2, [pc, #56]	@ (8000a88 <HAL_MspInit+0x5c>)
 8000a50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a54:	61d3      	str	r3, [r2, #28]
 8000a56:	4b0c      	ldr	r3, [pc, #48]	@ (8000a88 <HAL_MspInit+0x5c>)
 8000a58:	69db      	ldr	r3, [r3, #28]
 8000a5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a5e:	607b      	str	r3, [r7, #4]
 8000a60:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a62:	4b0a      	ldr	r3, [pc, #40]	@ (8000a8c <HAL_MspInit+0x60>)
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000a6e:	60fb      	str	r3, [r7, #12]
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a76:	60fb      	str	r3, [r7, #12]
 8000a78:	4a04      	ldr	r2, [pc, #16]	@ (8000a8c <HAL_MspInit+0x60>)
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	3714      	adds	r7, #20
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bc80      	pop	{r7}
 8000a86:	4770      	bx	lr
 8000a88:	40021000 	.word	0x40021000
 8000a8c:	40010000 	.word	0x40010000

08000a90 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b08a      	sub	sp, #40	@ 0x28
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a98:	f107 0314 	add.w	r3, r7, #20
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	601a      	str	r2, [r3, #0]
 8000aa0:	605a      	str	r2, [r3, #4]
 8000aa2:	609a      	str	r2, [r3, #8]
 8000aa4:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	4a2d      	ldr	r2, [pc, #180]	@ (8000b60 <HAL_CAN_MspInit+0xd0>)
 8000aac:	4293      	cmp	r3, r2
 8000aae:	d153      	bne.n	8000b58 <HAL_CAN_MspInit+0xc8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000ab0:	4b2c      	ldr	r3, [pc, #176]	@ (8000b64 <HAL_CAN_MspInit+0xd4>)
 8000ab2:	69db      	ldr	r3, [r3, #28]
 8000ab4:	4a2b      	ldr	r2, [pc, #172]	@ (8000b64 <HAL_CAN_MspInit+0xd4>)
 8000ab6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000aba:	61d3      	str	r3, [r2, #28]
 8000abc:	4b29      	ldr	r3, [pc, #164]	@ (8000b64 <HAL_CAN_MspInit+0xd4>)
 8000abe:	69db      	ldr	r3, [r3, #28]
 8000ac0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ac4:	613b      	str	r3, [r7, #16]
 8000ac6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ac8:	4b26      	ldr	r3, [pc, #152]	@ (8000b64 <HAL_CAN_MspInit+0xd4>)
 8000aca:	699b      	ldr	r3, [r3, #24]
 8000acc:	4a25      	ldr	r2, [pc, #148]	@ (8000b64 <HAL_CAN_MspInit+0xd4>)
 8000ace:	f043 0308 	orr.w	r3, r3, #8
 8000ad2:	6193      	str	r3, [r2, #24]
 8000ad4:	4b23      	ldr	r3, [pc, #140]	@ (8000b64 <HAL_CAN_MspInit+0xd4>)
 8000ad6:	699b      	ldr	r3, [r3, #24]
 8000ad8:	f003 0308 	and.w	r3, r3, #8
 8000adc:	60fb      	str	r3, [r7, #12]
 8000ade:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000ae0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ae4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aee:	f107 0314 	add.w	r3, r7, #20
 8000af2:	4619      	mov	r1, r3
 8000af4:	481c      	ldr	r0, [pc, #112]	@ (8000b68 <HAL_CAN_MspInit+0xd8>)
 8000af6:	f000 ffeb 	bl	8001ad0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000afa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000afe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b00:	2302      	movs	r3, #2
 8000b02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b04:	2303      	movs	r3, #3
 8000b06:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b08:	f107 0314 	add.w	r3, r7, #20
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4816      	ldr	r0, [pc, #88]	@ (8000b68 <HAL_CAN_MspInit+0xd8>)
 8000b10:	f000 ffde 	bl	8001ad0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8000b14:	4b15      	ldr	r3, [pc, #84]	@ (8000b6c <HAL_CAN_MspInit+0xdc>)
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b1c:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8000b20:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b24:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000b28:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b30:	627b      	str	r3, [r7, #36]	@ 0x24
 8000b32:	4a0e      	ldr	r2, [pc, #56]	@ (8000b6c <HAL_CAN_MspInit+0xdc>)
 8000b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b36:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 1, 0);
 8000b38:	2200      	movs	r2, #0
 8000b3a:	2101      	movs	r1, #1
 8000b3c:	2014      	movs	r0, #20
 8000b3e:	f000 ff8c 	bl	8001a5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000b42:	2014      	movs	r0, #20
 8000b44:	f000 ffa5 	bl	8001a92 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 2, 0);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	2102      	movs	r1, #2
 8000b4c:	2015      	movs	r0, #21
 8000b4e:	f000 ff84 	bl	8001a5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000b52:	2015      	movs	r0, #21
 8000b54:	f000 ff9d 	bl	8001a92 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000b58:	bf00      	nop
 8000b5a:	3728      	adds	r7, #40	@ 0x28
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	40006400 	.word	0x40006400
 8000b64:	40021000 	.word	0x40021000
 8000b68:	40010c00 	.word	0x40010c00
 8000b6c:	40010000 	.word	0x40010000

08000b70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b088      	sub	sp, #32
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b78:	f107 0310 	add.w	r3, r7, #16
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	609a      	str	r2, [r3, #8]
 8000b84:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bfc <HAL_UART_MspInit+0x8c>)
 8000b8c:	4293      	cmp	r3, r2
 8000b8e:	d131      	bne.n	8000bf4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b90:	4b1b      	ldr	r3, [pc, #108]	@ (8000c00 <HAL_UART_MspInit+0x90>)
 8000b92:	699b      	ldr	r3, [r3, #24]
 8000b94:	4a1a      	ldr	r2, [pc, #104]	@ (8000c00 <HAL_UART_MspInit+0x90>)
 8000b96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b9a:	6193      	str	r3, [r2, #24]
 8000b9c:	4b18      	ldr	r3, [pc, #96]	@ (8000c00 <HAL_UART_MspInit+0x90>)
 8000b9e:	699b      	ldr	r3, [r3, #24]
 8000ba0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ba4:	60fb      	str	r3, [r7, #12]
 8000ba6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba8:	4b15      	ldr	r3, [pc, #84]	@ (8000c00 <HAL_UART_MspInit+0x90>)
 8000baa:	699b      	ldr	r3, [r3, #24]
 8000bac:	4a14      	ldr	r2, [pc, #80]	@ (8000c00 <HAL_UART_MspInit+0x90>)
 8000bae:	f043 0304 	orr.w	r3, r3, #4
 8000bb2:	6193      	str	r3, [r2, #24]
 8000bb4:	4b12      	ldr	r3, [pc, #72]	@ (8000c00 <HAL_UART_MspInit+0x90>)
 8000bb6:	699b      	ldr	r3, [r3, #24]
 8000bb8:	f003 0304 	and.w	r3, r3, #4
 8000bbc:	60bb      	str	r3, [r7, #8]
 8000bbe:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000bc0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000bc4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc6:	2302      	movs	r3, #2
 8000bc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bca:	2303      	movs	r3, #3
 8000bcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bce:	f107 0310 	add.w	r3, r7, #16
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	480b      	ldr	r0, [pc, #44]	@ (8000c04 <HAL_UART_MspInit+0x94>)
 8000bd6:	f000 ff7b 	bl	8001ad0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000bda:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bde:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000be0:	2300      	movs	r3, #0
 8000be2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be4:	2300      	movs	r3, #0
 8000be6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be8:	f107 0310 	add.w	r3, r7, #16
 8000bec:	4619      	mov	r1, r3
 8000bee:	4805      	ldr	r0, [pc, #20]	@ (8000c04 <HAL_UART_MspInit+0x94>)
 8000bf0:	f000 ff6e 	bl	8001ad0 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000bf4:	bf00      	nop
 8000bf6:	3720      	adds	r7, #32
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	40013800 	.word	0x40013800
 8000c00:	40021000 	.word	0x40021000
 8000c04:	40010800 	.word	0x40010800

08000c08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <NMI_Handler+0x4>

08000c10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <HardFault_Handler+0x4>

08000c18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <MemManage_Handler+0x4>

08000c20 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <BusFault_Handler+0x4>

08000c28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c2c:	bf00      	nop
 8000c2e:	e7fd      	b.n	8000c2c <UsageFault_Handler+0x4>

08000c30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bc80      	pop	{r7}
 8000c3a:	4770      	bx	lr

08000c3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bc80      	pop	{r7}
 8000c46:	4770      	bx	lr

08000c48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c4c:	bf00      	nop
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bc80      	pop	{r7}
 8000c52:	4770      	bx	lr

08000c54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c58:	f000 f888 	bl	8000d6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c5c:	bf00      	nop
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000c64:	4802      	ldr	r0, [pc, #8]	@ (8000c70 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000c66:	f000 fbf1 	bl	800144c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000c6a:	bf00      	nop
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	bf00      	nop
 8000c70:	2000002c 	.word	0x2000002c

08000c74 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000c78:	4802      	ldr	r0, [pc, #8]	@ (8000c84 <CAN1_RX1_IRQHandler+0x10>)
 8000c7a:	f000 fbe7 	bl	800144c <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000c7e:	bf00      	nop
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	2000002c 	.word	0x2000002c

08000c88 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c8c:	bf00      	nop
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bc80      	pop	{r7}
 8000c92:	4770      	bx	lr

08000c94 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c94:	f7ff fff8 	bl	8000c88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c98:	480b      	ldr	r0, [pc, #44]	@ (8000cc8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c9a:	490c      	ldr	r1, [pc, #48]	@ (8000ccc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c9c:	4a0c      	ldr	r2, [pc, #48]	@ (8000cd0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ca0:	e002      	b.n	8000ca8 <LoopCopyDataInit>

08000ca2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ca2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca6:	3304      	adds	r3, #4

08000ca8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000caa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cac:	d3f9      	bcc.n	8000ca2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cae:	4a09      	ldr	r2, [pc, #36]	@ (8000cd4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000cb0:	4c09      	ldr	r4, [pc, #36]	@ (8000cd8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb4:	e001      	b.n	8000cba <LoopFillZerobss>

08000cb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb8:	3204      	adds	r2, #4

08000cba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cbc:	d3fb      	bcc.n	8000cb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cbe:	f001 fdc9 	bl	8002854 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cc2:	f7ff fa57 	bl	8000174 <main>
  bx lr
 8000cc6:	4770      	bx	lr
  ldr r0, =_sdata
 8000cc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ccc:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000cd0:	080028e8 	.word	0x080028e8
  ldr r2, =_sbss
 8000cd4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000cd8:	200000d8 	.word	0x200000d8

08000cdc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cdc:	e7fe      	b.n	8000cdc <ADC1_2_IRQHandler>
	...

08000ce0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ce4:	4b08      	ldr	r3, [pc, #32]	@ (8000d08 <HAL_Init+0x28>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a07      	ldr	r2, [pc, #28]	@ (8000d08 <HAL_Init+0x28>)
 8000cea:	f043 0310 	orr.w	r3, r3, #16
 8000cee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cf0:	2003      	movs	r0, #3
 8000cf2:	f000 fea7 	bl	8001a44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cf6:	200f      	movs	r0, #15
 8000cf8:	f000 f808 	bl	8000d0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cfc:	f7ff fe96 	bl	8000a2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	40022000 	.word	0x40022000

08000d0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d14:	4b12      	ldr	r3, [pc, #72]	@ (8000d60 <HAL_InitTick+0x54>)
 8000d16:	681a      	ldr	r2, [r3, #0]
 8000d18:	4b12      	ldr	r3, [pc, #72]	@ (8000d64 <HAL_InitTick+0x58>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d22:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	f000 fec3 	bl	8001ab6 <HAL_SYSTICK_Config>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
 8000d38:	e00e      	b.n	8000d58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2b0f      	cmp	r3, #15
 8000d3e:	d80a      	bhi.n	8000d56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d40:	2200      	movs	r2, #0
 8000d42:	6879      	ldr	r1, [r7, #4]
 8000d44:	f04f 30ff 	mov.w	r0, #4294967295
 8000d48:	f000 fe87 	bl	8001a5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d4c:	4a06      	ldr	r2, [pc, #24]	@ (8000d68 <HAL_InitTick+0x5c>)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d52:	2300      	movs	r3, #0
 8000d54:	e000      	b.n	8000d58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d56:	2301      	movs	r3, #1
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	20000004 	.word	0x20000004
 8000d64:	2000000c 	.word	0x2000000c
 8000d68:	20000008 	.word	0x20000008

08000d6c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d70:	4b05      	ldr	r3, [pc, #20]	@ (8000d88 <HAL_IncTick+0x1c>)
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	461a      	mov	r2, r3
 8000d76:	4b05      	ldr	r3, [pc, #20]	@ (8000d8c <HAL_IncTick+0x20>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4413      	add	r3, r2
 8000d7c:	4a03      	ldr	r2, [pc, #12]	@ (8000d8c <HAL_IncTick+0x20>)
 8000d7e:	6013      	str	r3, [r2, #0]
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bc80      	pop	{r7}
 8000d86:	4770      	bx	lr
 8000d88:	2000000c 	.word	0x2000000c
 8000d8c:	200000d4 	.word	0x200000d4

08000d90 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  return uwTick;
 8000d94:	4b02      	ldr	r3, [pc, #8]	@ (8000da0 <HAL_GetTick+0x10>)
 8000d96:	681b      	ldr	r3, [r3, #0]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bc80      	pop	{r7}
 8000d9e:	4770      	bx	lr
 8000da0:	200000d4 	.word	0x200000d4

08000da4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dac:	f7ff fff0 	bl	8000d90 <HAL_GetTick>
 8000db0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dbc:	d005      	beq.n	8000dca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000de8 <HAL_Delay+0x44>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000dca:	bf00      	nop
 8000dcc:	f7ff ffe0 	bl	8000d90 <HAL_GetTick>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	68bb      	ldr	r3, [r7, #8]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	68fa      	ldr	r2, [r7, #12]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d8f7      	bhi.n	8000dcc <HAL_Delay+0x28>
  {
  }
}
 8000ddc:	bf00      	nop
 8000dde:	bf00      	nop
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	2000000c 	.word	0x2000000c

08000dec <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b084      	sub	sp, #16
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d101      	bne.n	8000dfe <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	e0ed      	b.n	8000fda <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e04:	b2db      	uxtb	r3, r3
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d102      	bne.n	8000e10 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000e0a:	6878      	ldr	r0, [r7, #4]
 8000e0c:	f7ff fe40 	bl	8000a90 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f042 0201 	orr.w	r2, r2, #1
 8000e1e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e20:	f7ff ffb6 	bl	8000d90 <HAL_GetTick>
 8000e24:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000e26:	e012      	b.n	8000e4e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e28:	f7ff ffb2 	bl	8000d90 <HAL_GetTick>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	68fb      	ldr	r3, [r7, #12]
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	2b0a      	cmp	r3, #10
 8000e34:	d90b      	bls.n	8000e4e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e3a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2205      	movs	r2, #5
 8000e46:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	e0c5      	b.n	8000fda <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	685b      	ldr	r3, [r3, #4]
 8000e54:	f003 0301 	and.w	r3, r3, #1
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d0e5      	beq.n	8000e28 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	681a      	ldr	r2, [r3, #0]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f022 0202 	bic.w	r2, r2, #2
 8000e6a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e6c:	f7ff ff90 	bl	8000d90 <HAL_GetTick>
 8000e70:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000e72:	e012      	b.n	8000e9a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e74:	f7ff ff8c 	bl	8000d90 <HAL_GetTick>
 8000e78:	4602      	mov	r2, r0
 8000e7a:	68fb      	ldr	r3, [r7, #12]
 8000e7c:	1ad3      	subs	r3, r2, r3
 8000e7e:	2b0a      	cmp	r3, #10
 8000e80:	d90b      	bls.n	8000e9a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e86:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	2205      	movs	r2, #5
 8000e92:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	e09f      	b.n	8000fda <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	f003 0302 	and.w	r3, r3, #2
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d1e5      	bne.n	8000e74 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	7e1b      	ldrb	r3, [r3, #24]
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d108      	bne.n	8000ec2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000ebe:	601a      	str	r2, [r3, #0]
 8000ec0:	e007      	b.n	8000ed2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000ed0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	7e5b      	ldrb	r3, [r3, #25]
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d108      	bne.n	8000eec <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	e007      	b.n	8000efc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000efa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	7e9b      	ldrb	r3, [r3, #26]
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d108      	bne.n	8000f16 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	681a      	ldr	r2, [r3, #0]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f042 0220 	orr.w	r2, r2, #32
 8000f12:	601a      	str	r2, [r3, #0]
 8000f14:	e007      	b.n	8000f26 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f022 0220 	bic.w	r2, r2, #32
 8000f24:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	7edb      	ldrb	r3, [r3, #27]
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d108      	bne.n	8000f40 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f022 0210 	bic.w	r2, r2, #16
 8000f3c:	601a      	str	r2, [r3, #0]
 8000f3e:	e007      	b.n	8000f50 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f042 0210 	orr.w	r2, r2, #16
 8000f4e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	7f1b      	ldrb	r3, [r3, #28]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d108      	bne.n	8000f6a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	681a      	ldr	r2, [r3, #0]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f042 0208 	orr.w	r2, r2, #8
 8000f66:	601a      	str	r2, [r3, #0]
 8000f68:	e007      	b.n	8000f7a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f022 0208 	bic.w	r2, r2, #8
 8000f78:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	7f5b      	ldrb	r3, [r3, #29]
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d108      	bne.n	8000f94 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f042 0204 	orr.w	r2, r2, #4
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	e007      	b.n	8000fa4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f022 0204 	bic.w	r2, r2, #4
 8000fa2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	689a      	ldr	r2, [r3, #8]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	431a      	orrs	r2, r3
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	691b      	ldr	r3, [r3, #16]
 8000fb2:	431a      	orrs	r2, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	695b      	ldr	r3, [r3, #20]
 8000fb8:	ea42 0103 	orr.w	r1, r2, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	1e5a      	subs	r2, r3, #1
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	430a      	orrs	r2, r1
 8000fc8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000fd8:	2300      	movs	r3, #0
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3710      	adds	r7, #16
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000fe2:	b480      	push	{r7}
 8000fe4:	b087      	sub	sp, #28
 8000fe6:	af00      	add	r7, sp, #0
 8000fe8:	6078      	str	r0, [r7, #4]
 8000fea:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ff8:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000ffa:	7cfb      	ldrb	r3, [r7, #19]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d003      	beq.n	8001008 <HAL_CAN_ConfigFilter+0x26>
 8001000:	7cfb      	ldrb	r3, [r7, #19]
 8001002:	2b02      	cmp	r3, #2
 8001004:	f040 80aa 	bne.w	800115c <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800100e:	f043 0201 	orr.w	r2, r3, #1
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	695b      	ldr	r3, [r3, #20]
 800101c:	f003 031f 	and.w	r3, r3, #31
 8001020:	2201      	movs	r2, #1
 8001022:	fa02 f303 	lsl.w	r3, r2, r3
 8001026:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	43db      	mvns	r3, r3
 8001032:	401a      	ands	r2, r3
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	69db      	ldr	r3, [r3, #28]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d123      	bne.n	800108a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	43db      	mvns	r3, r3
 800104c:	401a      	ands	r2, r3
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	68db      	ldr	r3, [r3, #12]
 8001058:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	685b      	ldr	r3, [r3, #4]
 800105e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001060:	683a      	ldr	r2, [r7, #0]
 8001062:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001064:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001066:	697b      	ldr	r3, [r7, #20]
 8001068:	3248      	adds	r2, #72	@ 0x48
 800106a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800107e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001080:	6979      	ldr	r1, [r7, #20]
 8001082:	3348      	adds	r3, #72	@ 0x48
 8001084:	00db      	lsls	r3, r3, #3
 8001086:	440b      	add	r3, r1
 8001088:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	69db      	ldr	r3, [r3, #28]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d122      	bne.n	80010d8 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	431a      	orrs	r2, r3
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80010ae:	683a      	ldr	r2, [r7, #0]
 80010b0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80010b2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	3248      	adds	r2, #72	@ 0x48
 80010b8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	68db      	ldr	r3, [r3, #12]
 80010c6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80010cc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80010ce:	6979      	ldr	r1, [r7, #20]
 80010d0:	3348      	adds	r3, #72	@ 0x48
 80010d2:	00db      	lsls	r3, r3, #3
 80010d4:	440b      	add	r3, r1
 80010d6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	699b      	ldr	r3, [r3, #24]
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d109      	bne.n	80010f4 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	43db      	mvns	r3, r3
 80010ea:	401a      	ands	r2, r3
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80010f2:	e007      	b.n	8001104 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	431a      	orrs	r2, r3
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	691b      	ldr	r3, [r3, #16]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d109      	bne.n	8001120 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	43db      	mvns	r3, r3
 8001116:	401a      	ands	r2, r3
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800111e:	e007      	b.n	8001130 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	431a      	orrs	r2, r3
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	6a1b      	ldr	r3, [r3, #32]
 8001134:	2b01      	cmp	r3, #1
 8001136:	d107      	bne.n	8001148 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	431a      	orrs	r2, r3
 8001142:	697b      	ldr	r3, [r7, #20]
 8001144:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800114e:	f023 0201 	bic.w	r2, r3, #1
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001158:	2300      	movs	r3, #0
 800115a:	e006      	b.n	800116a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001160:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001168:	2301      	movs	r3, #1
  }
}
 800116a:	4618      	mov	r0, r3
 800116c:	371c      	adds	r7, #28
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr

08001174 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001182:	b2db      	uxtb	r3, r3
 8001184:	2b01      	cmp	r3, #1
 8001186:	d12e      	bne.n	80011e6 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	2202      	movs	r2, #2
 800118c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	681a      	ldr	r2, [r3, #0]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f022 0201 	bic.w	r2, r2, #1
 800119e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80011a0:	f7ff fdf6 	bl	8000d90 <HAL_GetTick>
 80011a4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80011a6:	e012      	b.n	80011ce <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80011a8:	f7ff fdf2 	bl	8000d90 <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	2b0a      	cmp	r3, #10
 80011b4:	d90b      	bls.n	80011ce <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ba:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	2205      	movs	r2, #5
 80011c6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80011ca:	2301      	movs	r3, #1
 80011cc:	e012      	b.n	80011f4 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f003 0301 	and.w	r3, r3, #1
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d1e5      	bne.n	80011a8 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80011e2:	2300      	movs	r3, #0
 80011e4:	e006      	b.n	80011f4 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ea:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80011f2:	2301      	movs	r3, #1
  }
}
 80011f4:	4618      	mov	r0, r3
 80011f6:	3710      	adds	r7, #16
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b089      	sub	sp, #36	@ 0x24
 8001200:	af00      	add	r7, sp, #0
 8001202:	60f8      	str	r0, [r7, #12]
 8001204:	60b9      	str	r1, [r7, #8]
 8001206:	607a      	str	r2, [r7, #4]
 8001208:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001210:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800121a:	7ffb      	ldrb	r3, [r7, #31]
 800121c:	2b01      	cmp	r3, #1
 800121e:	d003      	beq.n	8001228 <HAL_CAN_AddTxMessage+0x2c>
 8001220:	7ffb      	ldrb	r3, [r7, #31]
 8001222:	2b02      	cmp	r3, #2
 8001224:	f040 80ad 	bne.w	8001382 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d10a      	bne.n	8001248 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001238:	2b00      	cmp	r3, #0
 800123a:	d105      	bne.n	8001248 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800123c:	69bb      	ldr	r3, [r7, #24]
 800123e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001242:	2b00      	cmp	r3, #0
 8001244:	f000 8095 	beq.w	8001372 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	0e1b      	lsrs	r3, r3, #24
 800124c:	f003 0303 	and.w	r3, r3, #3
 8001250:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001252:	2201      	movs	r2, #1
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	409a      	lsls	r2, r3
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d10d      	bne.n	8001280 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800126e:	68f9      	ldr	r1, [r7, #12]
 8001270:	6809      	ldr	r1, [r1, #0]
 8001272:	431a      	orrs	r2, r3
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	3318      	adds	r3, #24
 8001278:	011b      	lsls	r3, r3, #4
 800127a:	440b      	add	r3, r1
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	e00f      	b.n	80012a0 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800128a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001290:	68f9      	ldr	r1, [r7, #12]
 8001292:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001294:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	3318      	adds	r3, #24
 800129a:	011b      	lsls	r3, r3, #4
 800129c:	440b      	add	r3, r1
 800129e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	6819      	ldr	r1, [r3, #0]
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	691a      	ldr	r2, [r3, #16]
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	3318      	adds	r3, #24
 80012ac:	011b      	lsls	r3, r3, #4
 80012ae:	440b      	add	r3, r1
 80012b0:	3304      	adds	r3, #4
 80012b2:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80012b4:	68bb      	ldr	r3, [r7, #8]
 80012b6:	7d1b      	ldrb	r3, [r3, #20]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d111      	bne.n	80012e0 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	3318      	adds	r3, #24
 80012c4:	011b      	lsls	r3, r3, #4
 80012c6:	4413      	add	r3, r2
 80012c8:	3304      	adds	r3, #4
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	68fa      	ldr	r2, [r7, #12]
 80012ce:	6811      	ldr	r1, [r2, #0]
 80012d0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	3318      	adds	r3, #24
 80012d8:	011b      	lsls	r3, r3, #4
 80012da:	440b      	add	r3, r1
 80012dc:	3304      	adds	r3, #4
 80012de:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3307      	adds	r3, #7
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	061a      	lsls	r2, r3, #24
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3306      	adds	r3, #6
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	041b      	lsls	r3, r3, #16
 80012f0:	431a      	orrs	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	3305      	adds	r3, #5
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	021b      	lsls	r3, r3, #8
 80012fa:	4313      	orrs	r3, r2
 80012fc:	687a      	ldr	r2, [r7, #4]
 80012fe:	3204      	adds	r2, #4
 8001300:	7812      	ldrb	r2, [r2, #0]
 8001302:	4610      	mov	r0, r2
 8001304:	68fa      	ldr	r2, [r7, #12]
 8001306:	6811      	ldr	r1, [r2, #0]
 8001308:	ea43 0200 	orr.w	r2, r3, r0
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	011b      	lsls	r3, r3, #4
 8001310:	440b      	add	r3, r1
 8001312:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001316:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	3303      	adds	r3, #3
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	061a      	lsls	r2, r3, #24
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	3302      	adds	r3, #2
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	041b      	lsls	r3, r3, #16
 8001328:	431a      	orrs	r2, r3
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	3301      	adds	r3, #1
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	021b      	lsls	r3, r3, #8
 8001332:	4313      	orrs	r3, r2
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	7812      	ldrb	r2, [r2, #0]
 8001338:	4610      	mov	r0, r2
 800133a:	68fa      	ldr	r2, [r7, #12]
 800133c:	6811      	ldr	r1, [r2, #0]
 800133e:	ea43 0200 	orr.w	r2, r3, r0
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	011b      	lsls	r3, r3, #4
 8001346:	440b      	add	r3, r1
 8001348:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800134c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	3318      	adds	r3, #24
 8001356:	011b      	lsls	r3, r3, #4
 8001358:	4413      	add	r3, r2
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	68fa      	ldr	r2, [r7, #12]
 800135e:	6811      	ldr	r1, [r2, #0]
 8001360:	f043 0201 	orr.w	r2, r3, #1
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	3318      	adds	r3, #24
 8001368:	011b      	lsls	r3, r3, #4
 800136a:	440b      	add	r3, r1
 800136c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800136e:	2300      	movs	r3, #0
 8001370:	e00e      	b.n	8001390 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001376:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e006      	b.n	8001390 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001386:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
  }
}
 8001390:	4618      	mov	r0, r3
 8001392:	3724      	adds	r7, #36	@ 0x24
 8001394:	46bd      	mov	sp, r7
 8001396:	bc80      	pop	{r7}
 8001398:	4770      	bx	lr

0800139a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800139a:	b480      	push	{r7}
 800139c:	b085      	sub	sp, #20
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80013a2:	2300      	movs	r3, #0
 80013a4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013ac:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80013ae:	7afb      	ldrb	r3, [r7, #11]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d002      	beq.n	80013ba <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80013b4:	7afb      	ldrb	r3, [r7, #11]
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d11d      	bne.n	80013f6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d002      	beq.n	80013ce <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	3301      	adds	r3, #1
 80013cc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d002      	beq.n	80013e2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	3301      	adds	r3, #1
 80013e0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d002      	beq.n	80013f6 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	3301      	adds	r3, #1
 80013f4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 80013f6:	68fb      	ldr	r3, [r7, #12]
}
 80013f8:	4618      	mov	r0, r3
 80013fa:	3714      	adds	r7, #20
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bc80      	pop	{r7}
 8001400:	4770      	bx	lr

08001402 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001402:	b480      	push	{r7}
 8001404:	b085      	sub	sp, #20
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
 800140a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001412:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001414:	7bfb      	ldrb	r3, [r7, #15]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d002      	beq.n	8001420 <HAL_CAN_ActivateNotification+0x1e>
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	2b02      	cmp	r3, #2
 800141e:	d109      	bne.n	8001434 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	6959      	ldr	r1, [r3, #20]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	683a      	ldr	r2, [r7, #0]
 800142c:	430a      	orrs	r2, r1
 800142e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001430:	2300      	movs	r3, #0
 8001432:	e006      	b.n	8001442 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001438:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001440:	2301      	movs	r3, #1
  }
}
 8001442:	4618      	mov	r0, r3
 8001444:	3714      	adds	r7, #20
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr

0800144c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08a      	sub	sp, #40	@ 0x28
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001454:	2300      	movs	r3, #0
 8001456:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	695b      	ldr	r3, [r3, #20]
 800145e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	68db      	ldr	r3, [r3, #12]
 8001476:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	691b      	ldr	r3, [r3, #16]
 800147e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	699b      	ldr	r3, [r3, #24]
 8001486:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001488:	6a3b      	ldr	r3, [r7, #32]
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	2b00      	cmp	r3, #0
 8001490:	d07c      	beq.n	800158c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001492:	69bb      	ldr	r3, [r7, #24]
 8001494:	f003 0301 	and.w	r3, r3, #1
 8001498:	2b00      	cmp	r3, #0
 800149a:	d023      	beq.n	80014e4 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	2201      	movs	r2, #1
 80014a2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80014a4:	69bb      	ldr	r3, [r7, #24]
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d003      	beq.n	80014b6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f000 f983 	bl	80017ba <HAL_CAN_TxMailbox0CompleteCallback>
 80014b4:	e016      	b.n	80014e4 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	f003 0304 	and.w	r3, r3, #4
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d004      	beq.n	80014ca <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80014c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80014c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80014c8:	e00c      	b.n	80014e4 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80014ca:	69bb      	ldr	r3, [r7, #24]
 80014cc:	f003 0308 	and.w	r3, r3, #8
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d004      	beq.n	80014de <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80014d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80014da:	627b      	str	r3, [r7, #36]	@ 0x24
 80014dc:	e002      	b.n	80014e4 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f000 f986 	bl	80017f0 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80014e4:	69bb      	ldr	r3, [r7, #24]
 80014e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d024      	beq.n	8001538 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014f6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d003      	beq.n	800150a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f000 f962 	bl	80017cc <HAL_CAN_TxMailbox1CompleteCallback>
 8001508:	e016      	b.n	8001538 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001510:	2b00      	cmp	r3, #0
 8001512:	d004      	beq.n	800151e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001516:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800151a:	627b      	str	r3, [r7, #36]	@ 0x24
 800151c:	e00c      	b.n	8001538 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001524:	2b00      	cmp	r3, #0
 8001526:	d004      	beq.n	8001532 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800152a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800152e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001530:	e002      	b.n	8001538 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f000 f965 	bl	8001802 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001538:	69bb      	ldr	r3, [r7, #24]
 800153a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800153e:	2b00      	cmp	r3, #0
 8001540:	d024      	beq.n	800158c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800154a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800154c:	69bb      	ldr	r3, [r7, #24]
 800154e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001552:	2b00      	cmp	r3, #0
 8001554:	d003      	beq.n	800155e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f000 f941 	bl	80017de <HAL_CAN_TxMailbox2CompleteCallback>
 800155c:	e016      	b.n	800158c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800155e:	69bb      	ldr	r3, [r7, #24]
 8001560:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d004      	beq.n	8001572 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800156a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800156e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001570:	e00c      	b.n	800158c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001572:	69bb      	ldr	r3, [r7, #24]
 8001574:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001578:	2b00      	cmp	r3, #0
 800157a:	d004      	beq.n	8001586 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800157c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800157e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001582:	627b      	str	r3, [r7, #36]	@ 0x24
 8001584:	e002      	b.n	800158c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f000 f944 	bl	8001814 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800158c:	6a3b      	ldr	r3, [r7, #32]
 800158e:	f003 0308 	and.w	r3, r3, #8
 8001592:	2b00      	cmp	r3, #0
 8001594:	d00c      	beq.n	80015b0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	f003 0310 	and.w	r3, r3, #16
 800159c:	2b00      	cmp	r3, #0
 800159e:	d007      	beq.n	80015b0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80015a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015a6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2210      	movs	r2, #16
 80015ae:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80015b0:	6a3b      	ldr	r3, [r7, #32]
 80015b2:	f003 0304 	and.w	r3, r3, #4
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d00b      	beq.n	80015d2 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	f003 0308 	and.w	r3, r3, #8
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d006      	beq.n	80015d2 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2208      	movs	r2, #8
 80015ca:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f000 f92a 	bl	8001826 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80015d2:	6a3b      	ldr	r3, [r7, #32]
 80015d4:	f003 0302 	and.w	r3, r3, #2
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d009      	beq.n	80015f0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	68db      	ldr	r3, [r3, #12]
 80015e2:	f003 0303 	and.w	r3, r3, #3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d002      	beq.n	80015f0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f7fe fdae 	bl	800014c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80015f0:	6a3b      	ldr	r3, [r7, #32]
 80015f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d00c      	beq.n	8001614 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80015fa:	693b      	ldr	r3, [r7, #16]
 80015fc:	f003 0310 	and.w	r3, r3, #16
 8001600:	2b00      	cmp	r3, #0
 8001602:	d007      	beq.n	8001614 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001606:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800160a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2210      	movs	r2, #16
 8001612:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001614:	6a3b      	ldr	r3, [r7, #32]
 8001616:	f003 0320 	and.w	r3, r3, #32
 800161a:	2b00      	cmp	r3, #0
 800161c:	d00b      	beq.n	8001636 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	f003 0308 	and.w	r3, r3, #8
 8001624:	2b00      	cmp	r3, #0
 8001626:	d006      	beq.n	8001636 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2208      	movs	r2, #8
 800162e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f000 f90a 	bl	800184a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001636:	6a3b      	ldr	r3, [r7, #32]
 8001638:	f003 0310 	and.w	r3, r3, #16
 800163c:	2b00      	cmp	r3, #0
 800163e:	d009      	beq.n	8001654 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	691b      	ldr	r3, [r3, #16]
 8001646:	f003 0303 	and.w	r3, r3, #3
 800164a:	2b00      	cmp	r3, #0
 800164c:	d002      	beq.n	8001654 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f000 f8f2 	bl	8001838 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001654:	6a3b      	ldr	r3, [r7, #32]
 8001656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d00b      	beq.n	8001676 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	f003 0310 	and.w	r3, r3, #16
 8001664:	2b00      	cmp	r3, #0
 8001666:	d006      	beq.n	8001676 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	2210      	movs	r2, #16
 800166e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001670:	6878      	ldr	r0, [r7, #4]
 8001672:	f000 f8f3 	bl	800185c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001676:	6a3b      	ldr	r3, [r7, #32]
 8001678:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800167c:	2b00      	cmp	r3, #0
 800167e:	d00b      	beq.n	8001698 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001680:	69fb      	ldr	r3, [r7, #28]
 8001682:	f003 0308 	and.w	r3, r3, #8
 8001686:	2b00      	cmp	r3, #0
 8001688:	d006      	beq.n	8001698 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2208      	movs	r2, #8
 8001690:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f000 f8eb 	bl	800186e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001698:	6a3b      	ldr	r3, [r7, #32]
 800169a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d07b      	beq.n	800179a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	f003 0304 	and.w	r3, r3, #4
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d072      	beq.n	8001792 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80016ac:	6a3b      	ldr	r3, [r7, #32]
 80016ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d008      	beq.n	80016c8 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d003      	beq.n	80016c8 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80016c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016c2:	f043 0301 	orr.w	r3, r3, #1
 80016c6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80016c8:	6a3b      	ldr	r3, [r7, #32]
 80016ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d008      	beq.n	80016e4 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d003      	beq.n	80016e4 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80016dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016de:	f043 0302 	orr.w	r3, r3, #2
 80016e2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80016e4:	6a3b      	ldr	r3, [r7, #32]
 80016e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d008      	beq.n	8001700 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d003      	beq.n	8001700 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80016f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fa:	f043 0304 	orr.w	r3, r3, #4
 80016fe:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001700:	6a3b      	ldr	r3, [r7, #32]
 8001702:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001706:	2b00      	cmp	r3, #0
 8001708:	d043      	beq.n	8001792 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001710:	2b00      	cmp	r3, #0
 8001712:	d03e      	beq.n	8001792 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800171a:	2b60      	cmp	r3, #96	@ 0x60
 800171c:	d02b      	beq.n	8001776 <HAL_CAN_IRQHandler+0x32a>
 800171e:	2b60      	cmp	r3, #96	@ 0x60
 8001720:	d82e      	bhi.n	8001780 <HAL_CAN_IRQHandler+0x334>
 8001722:	2b50      	cmp	r3, #80	@ 0x50
 8001724:	d022      	beq.n	800176c <HAL_CAN_IRQHandler+0x320>
 8001726:	2b50      	cmp	r3, #80	@ 0x50
 8001728:	d82a      	bhi.n	8001780 <HAL_CAN_IRQHandler+0x334>
 800172a:	2b40      	cmp	r3, #64	@ 0x40
 800172c:	d019      	beq.n	8001762 <HAL_CAN_IRQHandler+0x316>
 800172e:	2b40      	cmp	r3, #64	@ 0x40
 8001730:	d826      	bhi.n	8001780 <HAL_CAN_IRQHandler+0x334>
 8001732:	2b30      	cmp	r3, #48	@ 0x30
 8001734:	d010      	beq.n	8001758 <HAL_CAN_IRQHandler+0x30c>
 8001736:	2b30      	cmp	r3, #48	@ 0x30
 8001738:	d822      	bhi.n	8001780 <HAL_CAN_IRQHandler+0x334>
 800173a:	2b10      	cmp	r3, #16
 800173c:	d002      	beq.n	8001744 <HAL_CAN_IRQHandler+0x2f8>
 800173e:	2b20      	cmp	r3, #32
 8001740:	d005      	beq.n	800174e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001742:	e01d      	b.n	8001780 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001746:	f043 0308 	orr.w	r3, r3, #8
 800174a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800174c:	e019      	b.n	8001782 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800174e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001750:	f043 0310 	orr.w	r3, r3, #16
 8001754:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001756:	e014      	b.n	8001782 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001758:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800175a:	f043 0320 	orr.w	r3, r3, #32
 800175e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001760:	e00f      	b.n	8001782 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001764:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001768:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800176a:	e00a      	b.n	8001782 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800176c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001772:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001774:	e005      	b.n	8001782 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001778:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800177c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800177e:	e000      	b.n	8001782 <HAL_CAN_IRQHandler+0x336>
            break;
 8001780:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	699a      	ldr	r2, [r3, #24]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001790:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2204      	movs	r2, #4
 8001798:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800179a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800179c:	2b00      	cmp	r3, #0
 800179e:	d008      	beq.n	80017b2 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80017a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a6:	431a      	orrs	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7fe fcd6 	bl	800015e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80017b2:	bf00      	nop
 80017b4:	3728      	adds	r7, #40	@ 0x28
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}

080017ba <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80017ba:	b480      	push	{r7}
 80017bc:	b083      	sub	sp, #12
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80017c2:	bf00      	nop
 80017c4:	370c      	adds	r7, #12
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bc80      	pop	{r7}
 80017ca:	4770      	bx	lr

080017cc <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80017d4:	bf00      	nop
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	bc80      	pop	{r7}
 80017dc:	4770      	bx	lr

080017de <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80017de:	b480      	push	{r7}
 80017e0:	b083      	sub	sp, #12
 80017e2:	af00      	add	r7, sp, #0
 80017e4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80017e6:	bf00      	nop
 80017e8:	370c      	adds	r7, #12
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr

080017f0 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80017f8:	bf00      	nop
 80017fa:	370c      	adds	r7, #12
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bc80      	pop	{r7}
 8001800:	4770      	bx	lr

08001802 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001802:	b480      	push	{r7}
 8001804:	b083      	sub	sp, #12
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr

08001814 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	bc80      	pop	{r7}
 8001824:	4770      	bx	lr

08001826 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001826:	b480      	push	{r7}
 8001828:	b083      	sub	sp, #12
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr

08001838 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001840:	bf00      	nop
 8001842:	370c      	adds	r7, #12
 8001844:	46bd      	mov	sp, r7
 8001846:	bc80      	pop	{r7}
 8001848:	4770      	bx	lr

0800184a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800184a:	b480      	push	{r7}
 800184c:	b083      	sub	sp, #12
 800184e:	af00      	add	r7, sp, #0
 8001850:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001852:	bf00      	nop
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	bc80      	pop	{r7}
 800185a:	4770      	bx	lr

0800185c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800185c:	b480      	push	{r7}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001864:	bf00      	nop
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	bc80      	pop	{r7}
 800186c:	4770      	bx	lr

0800186e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800186e:	b480      	push	{r7}
 8001870:	b083      	sub	sp, #12
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001876:	bf00      	nop
 8001878:	370c      	adds	r7, #12
 800187a:	46bd      	mov	sp, r7
 800187c:	bc80      	pop	{r7}
 800187e:	4770      	bx	lr

08001880 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001880:	b480      	push	{r7}
 8001882:	b085      	sub	sp, #20
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	f003 0307 	and.w	r3, r3, #7
 800188e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001890:	4b0c      	ldr	r3, [pc, #48]	@ (80018c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001892:	68db      	ldr	r3, [r3, #12]
 8001894:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001896:	68ba      	ldr	r2, [r7, #8]
 8001898:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800189c:	4013      	ands	r3, r2
 800189e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018a4:	68bb      	ldr	r3, [r7, #8]
 80018a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80018ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018b2:	4a04      	ldr	r2, [pc, #16]	@ (80018c4 <__NVIC_SetPriorityGrouping+0x44>)
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	60d3      	str	r3, [r2, #12]
}
 80018b8:	bf00      	nop
 80018ba:	3714      	adds	r7, #20
 80018bc:	46bd      	mov	sp, r7
 80018be:	bc80      	pop	{r7}
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018cc:	4b04      	ldr	r3, [pc, #16]	@ (80018e0 <__NVIC_GetPriorityGrouping+0x18>)
 80018ce:	68db      	ldr	r3, [r3, #12]
 80018d0:	0a1b      	lsrs	r3, r3, #8
 80018d2:	f003 0307 	and.w	r3, r3, #7
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	46bd      	mov	sp, r7
 80018da:	bc80      	pop	{r7}
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	e000ed00 	.word	0xe000ed00

080018e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	4603      	mov	r3, r0
 80018ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	db0b      	blt.n	800190e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	f003 021f 	and.w	r2, r3, #31
 80018fc:	4906      	ldr	r1, [pc, #24]	@ (8001918 <__NVIC_EnableIRQ+0x34>)
 80018fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001902:	095b      	lsrs	r3, r3, #5
 8001904:	2001      	movs	r0, #1
 8001906:	fa00 f202 	lsl.w	r2, r0, r2
 800190a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800190e:	bf00      	nop
 8001910:	370c      	adds	r7, #12
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr
 8001918:	e000e100 	.word	0xe000e100

0800191c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	4603      	mov	r3, r0
 8001924:	6039      	str	r1, [r7, #0]
 8001926:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192c:	2b00      	cmp	r3, #0
 800192e:	db0a      	blt.n	8001946 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	b2da      	uxtb	r2, r3
 8001934:	490c      	ldr	r1, [pc, #48]	@ (8001968 <__NVIC_SetPriority+0x4c>)
 8001936:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800193a:	0112      	lsls	r2, r2, #4
 800193c:	b2d2      	uxtb	r2, r2
 800193e:	440b      	add	r3, r1
 8001940:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001944:	e00a      	b.n	800195c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	b2da      	uxtb	r2, r3
 800194a:	4908      	ldr	r1, [pc, #32]	@ (800196c <__NVIC_SetPriority+0x50>)
 800194c:	79fb      	ldrb	r3, [r7, #7]
 800194e:	f003 030f 	and.w	r3, r3, #15
 8001952:	3b04      	subs	r3, #4
 8001954:	0112      	lsls	r2, r2, #4
 8001956:	b2d2      	uxtb	r2, r2
 8001958:	440b      	add	r3, r1
 800195a:	761a      	strb	r2, [r3, #24]
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	e000e100 	.word	0xe000e100
 800196c:	e000ed00 	.word	0xe000ed00

08001970 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001970:	b480      	push	{r7}
 8001972:	b089      	sub	sp, #36	@ 0x24
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	f003 0307 	and.w	r3, r3, #7
 8001982:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	f1c3 0307 	rsb	r3, r3, #7
 800198a:	2b04      	cmp	r3, #4
 800198c:	bf28      	it	cs
 800198e:	2304      	movcs	r3, #4
 8001990:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001992:	69fb      	ldr	r3, [r7, #28]
 8001994:	3304      	adds	r3, #4
 8001996:	2b06      	cmp	r3, #6
 8001998:	d902      	bls.n	80019a0 <NVIC_EncodePriority+0x30>
 800199a:	69fb      	ldr	r3, [r7, #28]
 800199c:	3b03      	subs	r3, #3
 800199e:	e000      	b.n	80019a2 <NVIC_EncodePriority+0x32>
 80019a0:	2300      	movs	r3, #0
 80019a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019a4:	f04f 32ff 	mov.w	r2, #4294967295
 80019a8:	69bb      	ldr	r3, [r7, #24]
 80019aa:	fa02 f303 	lsl.w	r3, r2, r3
 80019ae:	43da      	mvns	r2, r3
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	401a      	ands	r2, r3
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019b8:	f04f 31ff 	mov.w	r1, #4294967295
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	fa01 f303 	lsl.w	r3, r1, r3
 80019c2:	43d9      	mvns	r1, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c8:	4313      	orrs	r3, r2
         );
}
 80019ca:	4618      	mov	r0, r3
 80019cc:	3724      	adds	r7, #36	@ 0x24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc80      	pop	{r7}
 80019d2:	4770      	bx	lr

080019d4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80019d8:	f3bf 8f4f 	dsb	sy
}
 80019dc:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80019de:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <__NVIC_SystemReset+0x24>)
 80019e0:	68db      	ldr	r3, [r3, #12]
 80019e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80019e6:	4904      	ldr	r1, [pc, #16]	@ (80019f8 <__NVIC_SystemReset+0x24>)
 80019e8:	4b04      	ldr	r3, [pc, #16]	@ (80019fc <__NVIC_SystemReset+0x28>)
 80019ea:	4313      	orrs	r3, r2
 80019ec:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80019ee:	f3bf 8f4f 	dsb	sy
}
 80019f2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80019f4:	bf00      	nop
 80019f6:	e7fd      	b.n	80019f4 <__NVIC_SystemReset+0x20>
 80019f8:	e000ed00 	.word	0xe000ed00
 80019fc:	05fa0004 	.word	0x05fa0004

08001a00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a10:	d301      	bcc.n	8001a16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a12:	2301      	movs	r3, #1
 8001a14:	e00f      	b.n	8001a36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a16:	4a0a      	ldr	r2, [pc, #40]	@ (8001a40 <SysTick_Config+0x40>)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a1e:	210f      	movs	r1, #15
 8001a20:	f04f 30ff 	mov.w	r0, #4294967295
 8001a24:	f7ff ff7a 	bl	800191c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a28:	4b05      	ldr	r3, [pc, #20]	@ (8001a40 <SysTick_Config+0x40>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a2e:	4b04      	ldr	r3, [pc, #16]	@ (8001a40 <SysTick_Config+0x40>)
 8001a30:	2207      	movs	r2, #7
 8001a32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a34:	2300      	movs	r3, #0
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	e000e010 	.word	0xe000e010

08001a44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7ff ff17 	bl	8001880 <__NVIC_SetPriorityGrouping>
}
 8001a52:	bf00      	nop
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b086      	sub	sp, #24
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	4603      	mov	r3, r0
 8001a62:	60b9      	str	r1, [r7, #8]
 8001a64:	607a      	str	r2, [r7, #4]
 8001a66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a6c:	f7ff ff2c 	bl	80018c8 <__NVIC_GetPriorityGrouping>
 8001a70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a72:	687a      	ldr	r2, [r7, #4]
 8001a74:	68b9      	ldr	r1, [r7, #8]
 8001a76:	6978      	ldr	r0, [r7, #20]
 8001a78:	f7ff ff7a 	bl	8001970 <NVIC_EncodePriority>
 8001a7c:	4602      	mov	r2, r0
 8001a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a82:	4611      	mov	r1, r2
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff ff49 	bl	800191c <__NVIC_SetPriority>
}
 8001a8a:	bf00      	nop
 8001a8c:	3718      	adds	r7, #24
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b082      	sub	sp, #8
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	4603      	mov	r3, r0
 8001a9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f7ff ff1f 	bl	80018e4 <__NVIC_EnableIRQ>
}
 8001aa6:	bf00      	nop
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001ab2:	f7ff ff8f 	bl	80019d4 <__NVIC_SystemReset>

08001ab6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ab6:	b580      	push	{r7, lr}
 8001ab8:	b082      	sub	sp, #8
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001abe:	6878      	ldr	r0, [r7, #4]
 8001ac0:	f7ff ff9e 	bl	8001a00 <SysTick_Config>
 8001ac4:	4603      	mov	r3, r0
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3708      	adds	r7, #8
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
	...

08001ad0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b08b      	sub	sp, #44	@ 0x2c
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ada:	2300      	movs	r3, #0
 8001adc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ae2:	e169      	b.n	8001db8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8001aec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	69fa      	ldr	r2, [r7, #28]
 8001af4:	4013      	ands	r3, r2
 8001af6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001af8:	69ba      	ldr	r2, [r7, #24]
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	429a      	cmp	r2, r3
 8001afe:	f040 8158 	bne.w	8001db2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	4a9a      	ldr	r2, [pc, #616]	@ (8001d70 <HAL_GPIO_Init+0x2a0>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d05e      	beq.n	8001bca <HAL_GPIO_Init+0xfa>
 8001b0c:	4a98      	ldr	r2, [pc, #608]	@ (8001d70 <HAL_GPIO_Init+0x2a0>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d875      	bhi.n	8001bfe <HAL_GPIO_Init+0x12e>
 8001b12:	4a98      	ldr	r2, [pc, #608]	@ (8001d74 <HAL_GPIO_Init+0x2a4>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d058      	beq.n	8001bca <HAL_GPIO_Init+0xfa>
 8001b18:	4a96      	ldr	r2, [pc, #600]	@ (8001d74 <HAL_GPIO_Init+0x2a4>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d86f      	bhi.n	8001bfe <HAL_GPIO_Init+0x12e>
 8001b1e:	4a96      	ldr	r2, [pc, #600]	@ (8001d78 <HAL_GPIO_Init+0x2a8>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d052      	beq.n	8001bca <HAL_GPIO_Init+0xfa>
 8001b24:	4a94      	ldr	r2, [pc, #592]	@ (8001d78 <HAL_GPIO_Init+0x2a8>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d869      	bhi.n	8001bfe <HAL_GPIO_Init+0x12e>
 8001b2a:	4a94      	ldr	r2, [pc, #592]	@ (8001d7c <HAL_GPIO_Init+0x2ac>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d04c      	beq.n	8001bca <HAL_GPIO_Init+0xfa>
 8001b30:	4a92      	ldr	r2, [pc, #584]	@ (8001d7c <HAL_GPIO_Init+0x2ac>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d863      	bhi.n	8001bfe <HAL_GPIO_Init+0x12e>
 8001b36:	4a92      	ldr	r2, [pc, #584]	@ (8001d80 <HAL_GPIO_Init+0x2b0>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d046      	beq.n	8001bca <HAL_GPIO_Init+0xfa>
 8001b3c:	4a90      	ldr	r2, [pc, #576]	@ (8001d80 <HAL_GPIO_Init+0x2b0>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d85d      	bhi.n	8001bfe <HAL_GPIO_Init+0x12e>
 8001b42:	2b12      	cmp	r3, #18
 8001b44:	d82a      	bhi.n	8001b9c <HAL_GPIO_Init+0xcc>
 8001b46:	2b12      	cmp	r3, #18
 8001b48:	d859      	bhi.n	8001bfe <HAL_GPIO_Init+0x12e>
 8001b4a:	a201      	add	r2, pc, #4	@ (adr r2, 8001b50 <HAL_GPIO_Init+0x80>)
 8001b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b50:	08001bcb 	.word	0x08001bcb
 8001b54:	08001ba5 	.word	0x08001ba5
 8001b58:	08001bb7 	.word	0x08001bb7
 8001b5c:	08001bf9 	.word	0x08001bf9
 8001b60:	08001bff 	.word	0x08001bff
 8001b64:	08001bff 	.word	0x08001bff
 8001b68:	08001bff 	.word	0x08001bff
 8001b6c:	08001bff 	.word	0x08001bff
 8001b70:	08001bff 	.word	0x08001bff
 8001b74:	08001bff 	.word	0x08001bff
 8001b78:	08001bff 	.word	0x08001bff
 8001b7c:	08001bff 	.word	0x08001bff
 8001b80:	08001bff 	.word	0x08001bff
 8001b84:	08001bff 	.word	0x08001bff
 8001b88:	08001bff 	.word	0x08001bff
 8001b8c:	08001bff 	.word	0x08001bff
 8001b90:	08001bff 	.word	0x08001bff
 8001b94:	08001bad 	.word	0x08001bad
 8001b98:	08001bc1 	.word	0x08001bc1
 8001b9c:	4a79      	ldr	r2, [pc, #484]	@ (8001d84 <HAL_GPIO_Init+0x2b4>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d013      	beq.n	8001bca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ba2:	e02c      	b.n	8001bfe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	68db      	ldr	r3, [r3, #12]
 8001ba8:	623b      	str	r3, [r7, #32]
          break;
 8001baa:	e029      	b.n	8001c00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	3304      	adds	r3, #4
 8001bb2:	623b      	str	r3, [r7, #32]
          break;
 8001bb4:	e024      	b.n	8001c00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	3308      	adds	r3, #8
 8001bbc:	623b      	str	r3, [r7, #32]
          break;
 8001bbe:	e01f      	b.n	8001c00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	330c      	adds	r3, #12
 8001bc6:	623b      	str	r3, [r7, #32]
          break;
 8001bc8:	e01a      	b.n	8001c00 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	689b      	ldr	r3, [r3, #8]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d102      	bne.n	8001bd8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bd2:	2304      	movs	r3, #4
 8001bd4:	623b      	str	r3, [r7, #32]
          break;
 8001bd6:	e013      	b.n	8001c00 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d105      	bne.n	8001bec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001be0:	2308      	movs	r3, #8
 8001be2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	69fa      	ldr	r2, [r7, #28]
 8001be8:	611a      	str	r2, [r3, #16]
          break;
 8001bea:	e009      	b.n	8001c00 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bec:	2308      	movs	r3, #8
 8001bee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	69fa      	ldr	r2, [r7, #28]
 8001bf4:	615a      	str	r2, [r3, #20]
          break;
 8001bf6:	e003      	b.n	8001c00 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	623b      	str	r3, [r7, #32]
          break;
 8001bfc:	e000      	b.n	8001c00 <HAL_GPIO_Init+0x130>
          break;
 8001bfe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c00:	69bb      	ldr	r3, [r7, #24]
 8001c02:	2bff      	cmp	r3, #255	@ 0xff
 8001c04:	d801      	bhi.n	8001c0a <HAL_GPIO_Init+0x13a>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	e001      	b.n	8001c0e <HAL_GPIO_Init+0x13e>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	3304      	adds	r3, #4
 8001c0e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c10:	69bb      	ldr	r3, [r7, #24]
 8001c12:	2bff      	cmp	r3, #255	@ 0xff
 8001c14:	d802      	bhi.n	8001c1c <HAL_GPIO_Init+0x14c>
 8001c16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c18:	009b      	lsls	r3, r3, #2
 8001c1a:	e002      	b.n	8001c22 <HAL_GPIO_Init+0x152>
 8001c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1e:	3b08      	subs	r3, #8
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	210f      	movs	r1, #15
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c30:	43db      	mvns	r3, r3
 8001c32:	401a      	ands	r2, r3
 8001c34:	6a39      	ldr	r1, [r7, #32]
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	fa01 f303 	lsl.w	r3, r1, r3
 8001c3c:	431a      	orrs	r2, r3
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	685b      	ldr	r3, [r3, #4]
 8001c46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	f000 80b1 	beq.w	8001db2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c50:	4b4d      	ldr	r3, [pc, #308]	@ (8001d88 <HAL_GPIO_Init+0x2b8>)
 8001c52:	699b      	ldr	r3, [r3, #24]
 8001c54:	4a4c      	ldr	r2, [pc, #304]	@ (8001d88 <HAL_GPIO_Init+0x2b8>)
 8001c56:	f043 0301 	orr.w	r3, r3, #1
 8001c5a:	6193      	str	r3, [r2, #24]
 8001c5c:	4b4a      	ldr	r3, [pc, #296]	@ (8001d88 <HAL_GPIO_Init+0x2b8>)
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	f003 0301 	and.w	r3, r3, #1
 8001c64:	60bb      	str	r3, [r7, #8]
 8001c66:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c68:	4a48      	ldr	r2, [pc, #288]	@ (8001d8c <HAL_GPIO_Init+0x2bc>)
 8001c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6c:	089b      	lsrs	r3, r3, #2
 8001c6e:	3302      	adds	r3, #2
 8001c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c74:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c78:	f003 0303 	and.w	r3, r3, #3
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	220f      	movs	r2, #15
 8001c80:	fa02 f303 	lsl.w	r3, r2, r3
 8001c84:	43db      	mvns	r3, r3
 8001c86:	68fa      	ldr	r2, [r7, #12]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4a40      	ldr	r2, [pc, #256]	@ (8001d90 <HAL_GPIO_Init+0x2c0>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d013      	beq.n	8001cbc <HAL_GPIO_Init+0x1ec>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4a3f      	ldr	r2, [pc, #252]	@ (8001d94 <HAL_GPIO_Init+0x2c4>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d00d      	beq.n	8001cb8 <HAL_GPIO_Init+0x1e8>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	4a3e      	ldr	r2, [pc, #248]	@ (8001d98 <HAL_GPIO_Init+0x2c8>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d007      	beq.n	8001cb4 <HAL_GPIO_Init+0x1e4>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4a3d      	ldr	r2, [pc, #244]	@ (8001d9c <HAL_GPIO_Init+0x2cc>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d101      	bne.n	8001cb0 <HAL_GPIO_Init+0x1e0>
 8001cac:	2303      	movs	r3, #3
 8001cae:	e006      	b.n	8001cbe <HAL_GPIO_Init+0x1ee>
 8001cb0:	2304      	movs	r3, #4
 8001cb2:	e004      	b.n	8001cbe <HAL_GPIO_Init+0x1ee>
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	e002      	b.n	8001cbe <HAL_GPIO_Init+0x1ee>
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e000      	b.n	8001cbe <HAL_GPIO_Init+0x1ee>
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cc0:	f002 0203 	and.w	r2, r2, #3
 8001cc4:	0092      	lsls	r2, r2, #2
 8001cc6:	4093      	lsls	r3, r2
 8001cc8:	68fa      	ldr	r2, [r7, #12]
 8001cca:	4313      	orrs	r3, r2
 8001ccc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cce:	492f      	ldr	r1, [pc, #188]	@ (8001d8c <HAL_GPIO_Init+0x2bc>)
 8001cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd2:	089b      	lsrs	r3, r3, #2
 8001cd4:	3302      	adds	r3, #2
 8001cd6:	68fa      	ldr	r2, [r7, #12]
 8001cd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d006      	beq.n	8001cf6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ce8:	4b2d      	ldr	r3, [pc, #180]	@ (8001da0 <HAL_GPIO_Init+0x2d0>)
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	492c      	ldr	r1, [pc, #176]	@ (8001da0 <HAL_GPIO_Init+0x2d0>)
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	608b      	str	r3, [r1, #8]
 8001cf4:	e006      	b.n	8001d04 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001cf6:	4b2a      	ldr	r3, [pc, #168]	@ (8001da0 <HAL_GPIO_Init+0x2d0>)
 8001cf8:	689a      	ldr	r2, [r3, #8]
 8001cfa:	69bb      	ldr	r3, [r7, #24]
 8001cfc:	43db      	mvns	r3, r3
 8001cfe:	4928      	ldr	r1, [pc, #160]	@ (8001da0 <HAL_GPIO_Init+0x2d0>)
 8001d00:	4013      	ands	r3, r2
 8001d02:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d006      	beq.n	8001d1e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d10:	4b23      	ldr	r3, [pc, #140]	@ (8001da0 <HAL_GPIO_Init+0x2d0>)
 8001d12:	68da      	ldr	r2, [r3, #12]
 8001d14:	4922      	ldr	r1, [pc, #136]	@ (8001da0 <HAL_GPIO_Init+0x2d0>)
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	60cb      	str	r3, [r1, #12]
 8001d1c:	e006      	b.n	8001d2c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d1e:	4b20      	ldr	r3, [pc, #128]	@ (8001da0 <HAL_GPIO_Init+0x2d0>)
 8001d20:	68da      	ldr	r2, [r3, #12]
 8001d22:	69bb      	ldr	r3, [r7, #24]
 8001d24:	43db      	mvns	r3, r3
 8001d26:	491e      	ldr	r1, [pc, #120]	@ (8001da0 <HAL_GPIO_Init+0x2d0>)
 8001d28:	4013      	ands	r3, r2
 8001d2a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d006      	beq.n	8001d46 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d38:	4b19      	ldr	r3, [pc, #100]	@ (8001da0 <HAL_GPIO_Init+0x2d0>)
 8001d3a:	685a      	ldr	r2, [r3, #4]
 8001d3c:	4918      	ldr	r1, [pc, #96]	@ (8001da0 <HAL_GPIO_Init+0x2d0>)
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	604b      	str	r3, [r1, #4]
 8001d44:	e006      	b.n	8001d54 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d46:	4b16      	ldr	r3, [pc, #88]	@ (8001da0 <HAL_GPIO_Init+0x2d0>)
 8001d48:	685a      	ldr	r2, [r3, #4]
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	4914      	ldr	r1, [pc, #80]	@ (8001da0 <HAL_GPIO_Init+0x2d0>)
 8001d50:	4013      	ands	r3, r2
 8001d52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d021      	beq.n	8001da4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d60:	4b0f      	ldr	r3, [pc, #60]	@ (8001da0 <HAL_GPIO_Init+0x2d0>)
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	490e      	ldr	r1, [pc, #56]	@ (8001da0 <HAL_GPIO_Init+0x2d0>)
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	600b      	str	r3, [r1, #0]
 8001d6c:	e021      	b.n	8001db2 <HAL_GPIO_Init+0x2e2>
 8001d6e:	bf00      	nop
 8001d70:	10320000 	.word	0x10320000
 8001d74:	10310000 	.word	0x10310000
 8001d78:	10220000 	.word	0x10220000
 8001d7c:	10210000 	.word	0x10210000
 8001d80:	10120000 	.word	0x10120000
 8001d84:	10110000 	.word	0x10110000
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	40010000 	.word	0x40010000
 8001d90:	40010800 	.word	0x40010800
 8001d94:	40010c00 	.word	0x40010c00
 8001d98:	40011000 	.word	0x40011000
 8001d9c:	40011400 	.word	0x40011400
 8001da0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001da4:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd4 <HAL_GPIO_Init+0x304>)
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	43db      	mvns	r3, r3
 8001dac:	4909      	ldr	r1, [pc, #36]	@ (8001dd4 <HAL_GPIO_Init+0x304>)
 8001dae:	4013      	ands	r3, r2
 8001db0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db4:	3301      	adds	r3, #1
 8001db6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dbe:	fa22 f303 	lsr.w	r3, r2, r3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	f47f ae8e 	bne.w	8001ae4 <HAL_GPIO_Init+0x14>
  }
}
 8001dc8:	bf00      	nop
 8001dca:	bf00      	nop
 8001dcc:	372c      	adds	r7, #44	@ 0x2c
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr
 8001dd4:	40010400 	.word	0x40010400

08001dd8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	460b      	mov	r3, r1
 8001de2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	689a      	ldr	r2, [r3, #8]
 8001de8:	887b      	ldrh	r3, [r7, #2]
 8001dea:	4013      	ands	r3, r2
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d002      	beq.n	8001df6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001df0:	2301      	movs	r3, #1
 8001df2:	73fb      	strb	r3, [r7, #15]
 8001df4:	e001      	b.n	8001dfa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001df6:	2300      	movs	r3, #0
 8001df8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3714      	adds	r7, #20
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bc80      	pop	{r7}
 8001e04:	4770      	bx	lr

08001e06 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e06:	b480      	push	{r7}
 8001e08:	b083      	sub	sp, #12
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
 8001e0e:	460b      	mov	r3, r1
 8001e10:	807b      	strh	r3, [r7, #2]
 8001e12:	4613      	mov	r3, r2
 8001e14:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e16:	787b      	ldrb	r3, [r7, #1]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d003      	beq.n	8001e24 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e1c:	887a      	ldrh	r2, [r7, #2]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e22:	e003      	b.n	8001e2c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e24:	887b      	ldrh	r3, [r7, #2]
 8001e26:	041a      	lsls	r2, r3, #16
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	611a      	str	r2, [r3, #16]
}
 8001e2c:	bf00      	nop
 8001e2e:	370c      	adds	r7, #12
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bc80      	pop	{r7}
 8001e34:	4770      	bx	lr

08001e36 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e36:	b480      	push	{r7}
 8001e38:	b085      	sub	sp, #20
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
 8001e3e:	460b      	mov	r3, r1
 8001e40:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e48:	887a      	ldrh	r2, [r7, #2]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	041a      	lsls	r2, r3, #16
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	43d9      	mvns	r1, r3
 8001e54:	887b      	ldrh	r3, [r7, #2]
 8001e56:	400b      	ands	r3, r1
 8001e58:	431a      	orrs	r2, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	611a      	str	r2, [r3, #16]
}
 8001e5e:	bf00      	nop
 8001e60:	3714      	adds	r7, #20
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr

08001e68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d101      	bne.n	8001e7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e272      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	f000 8087 	beq.w	8001f96 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e88:	4b92      	ldr	r3, [pc, #584]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001e8a:	685b      	ldr	r3, [r3, #4]
 8001e8c:	f003 030c 	and.w	r3, r3, #12
 8001e90:	2b04      	cmp	r3, #4
 8001e92:	d00c      	beq.n	8001eae <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e94:	4b8f      	ldr	r3, [pc, #572]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f003 030c 	and.w	r3, r3, #12
 8001e9c:	2b08      	cmp	r3, #8
 8001e9e:	d112      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x5e>
 8001ea0:	4b8c      	ldr	r3, [pc, #560]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001eac:	d10b      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eae:	4b89      	ldr	r3, [pc, #548]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d06c      	beq.n	8001f94 <HAL_RCC_OscConfig+0x12c>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d168      	bne.n	8001f94 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e24c      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ece:	d106      	bne.n	8001ede <HAL_RCC_OscConfig+0x76>
 8001ed0:	4b80      	ldr	r3, [pc, #512]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	4a7f      	ldr	r2, [pc, #508]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001ed6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eda:	6013      	str	r3, [r2, #0]
 8001edc:	e02e      	b.n	8001f3c <HAL_RCC_OscConfig+0xd4>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d10c      	bne.n	8001f00 <HAL_RCC_OscConfig+0x98>
 8001ee6:	4b7b      	ldr	r3, [pc, #492]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a7a      	ldr	r2, [pc, #488]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ef0:	6013      	str	r3, [r2, #0]
 8001ef2:	4b78      	ldr	r3, [pc, #480]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a77      	ldr	r2, [pc, #476]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	e01d      	b.n	8001f3c <HAL_RCC_OscConfig+0xd4>
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	685b      	ldr	r3, [r3, #4]
 8001f04:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f08:	d10c      	bne.n	8001f24 <HAL_RCC_OscConfig+0xbc>
 8001f0a:	4b72      	ldr	r3, [pc, #456]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a71      	ldr	r2, [pc, #452]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f14:	6013      	str	r3, [r2, #0]
 8001f16:	4b6f      	ldr	r3, [pc, #444]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4a6e      	ldr	r2, [pc, #440]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001f1c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f20:	6013      	str	r3, [r2, #0]
 8001f22:	e00b      	b.n	8001f3c <HAL_RCC_OscConfig+0xd4>
 8001f24:	4b6b      	ldr	r3, [pc, #428]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a6a      	ldr	r2, [pc, #424]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001f2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f2e:	6013      	str	r3, [r2, #0]
 8001f30:	4b68      	ldr	r3, [pc, #416]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a67      	ldr	r2, [pc, #412]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001f36:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f3a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d013      	beq.n	8001f6c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f44:	f7fe ff24 	bl	8000d90 <HAL_GetTick>
 8001f48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f4a:	e008      	b.n	8001f5e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f4c:	f7fe ff20 	bl	8000d90 <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	2b64      	cmp	r3, #100	@ 0x64
 8001f58:	d901      	bls.n	8001f5e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e200      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f5e:	4b5d      	ldr	r3, [pc, #372]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d0f0      	beq.n	8001f4c <HAL_RCC_OscConfig+0xe4>
 8001f6a:	e014      	b.n	8001f96 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f6c:	f7fe ff10 	bl	8000d90 <HAL_GetTick>
 8001f70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f72:	e008      	b.n	8001f86 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f74:	f7fe ff0c 	bl	8000d90 <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	2b64      	cmp	r3, #100	@ 0x64
 8001f80:	d901      	bls.n	8001f86 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e1ec      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f86:	4b53      	ldr	r3, [pc, #332]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d1f0      	bne.n	8001f74 <HAL_RCC_OscConfig+0x10c>
 8001f92:	e000      	b.n	8001f96 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d063      	beq.n	800206a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fa2:	4b4c      	ldr	r3, [pc, #304]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	f003 030c 	and.w	r3, r3, #12
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00b      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001fae:	4b49      	ldr	r3, [pc, #292]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f003 030c 	and.w	r3, r3, #12
 8001fb6:	2b08      	cmp	r3, #8
 8001fb8:	d11c      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x18c>
 8001fba:	4b46      	ldr	r3, [pc, #280]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d116      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fc6:	4b43      	ldr	r3, [pc, #268]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0302 	and.w	r3, r3, #2
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d005      	beq.n	8001fde <HAL_RCC_OscConfig+0x176>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	691b      	ldr	r3, [r3, #16]
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d001      	beq.n	8001fde <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e1c0      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fde:	4b3d      	ldr	r3, [pc, #244]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	695b      	ldr	r3, [r3, #20]
 8001fea:	00db      	lsls	r3, r3, #3
 8001fec:	4939      	ldr	r1, [pc, #228]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8001fee:	4313      	orrs	r3, r2
 8001ff0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ff2:	e03a      	b.n	800206a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	691b      	ldr	r3, [r3, #16]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d020      	beq.n	800203e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ffc:	4b36      	ldr	r3, [pc, #216]	@ (80020d8 <HAL_RCC_OscConfig+0x270>)
 8001ffe:	2201      	movs	r2, #1
 8002000:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002002:	f7fe fec5 	bl	8000d90 <HAL_GetTick>
 8002006:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002008:	e008      	b.n	800201c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800200a:	f7fe fec1 	bl	8000d90 <HAL_GetTick>
 800200e:	4602      	mov	r2, r0
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d901      	bls.n	800201c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	e1a1      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800201c:	4b2d      	ldr	r3, [pc, #180]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f003 0302 	and.w	r3, r3, #2
 8002024:	2b00      	cmp	r3, #0
 8002026:	d0f0      	beq.n	800200a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002028:	4b2a      	ldr	r3, [pc, #168]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	695b      	ldr	r3, [r3, #20]
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	4927      	ldr	r1, [pc, #156]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8002038:	4313      	orrs	r3, r2
 800203a:	600b      	str	r3, [r1, #0]
 800203c:	e015      	b.n	800206a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800203e:	4b26      	ldr	r3, [pc, #152]	@ (80020d8 <HAL_RCC_OscConfig+0x270>)
 8002040:	2200      	movs	r2, #0
 8002042:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002044:	f7fe fea4 	bl	8000d90 <HAL_GetTick>
 8002048:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800204a:	e008      	b.n	800205e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800204c:	f7fe fea0 	bl	8000d90 <HAL_GetTick>
 8002050:	4602      	mov	r2, r0
 8002052:	693b      	ldr	r3, [r7, #16]
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	2b02      	cmp	r3, #2
 8002058:	d901      	bls.n	800205e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800205a:	2303      	movs	r3, #3
 800205c:	e180      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800205e:	4b1d      	ldr	r3, [pc, #116]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0302 	and.w	r3, r3, #2
 8002066:	2b00      	cmp	r3, #0
 8002068:	d1f0      	bne.n	800204c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f003 0308 	and.w	r3, r3, #8
 8002072:	2b00      	cmp	r3, #0
 8002074:	d03a      	beq.n	80020ec <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	699b      	ldr	r3, [r3, #24]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d019      	beq.n	80020b2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800207e:	4b17      	ldr	r3, [pc, #92]	@ (80020dc <HAL_RCC_OscConfig+0x274>)
 8002080:	2201      	movs	r2, #1
 8002082:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002084:	f7fe fe84 	bl	8000d90 <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800208a:	e008      	b.n	800209e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800208c:	f7fe fe80 	bl	8000d90 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b02      	cmp	r3, #2
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e160      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800209e:	4b0d      	ldr	r3, [pc, #52]	@ (80020d4 <HAL_RCC_OscConfig+0x26c>)
 80020a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d0f0      	beq.n	800208c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80020aa:	2001      	movs	r0, #1
 80020ac:	f000 face 	bl	800264c <RCC_Delay>
 80020b0:	e01c      	b.n	80020ec <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020b2:	4b0a      	ldr	r3, [pc, #40]	@ (80020dc <HAL_RCC_OscConfig+0x274>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020b8:	f7fe fe6a 	bl	8000d90 <HAL_GetTick>
 80020bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020be:	e00f      	b.n	80020e0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020c0:	f7fe fe66 	bl	8000d90 <HAL_GetTick>
 80020c4:	4602      	mov	r2, r0
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	1ad3      	subs	r3, r2, r3
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d908      	bls.n	80020e0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e146      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
 80020d2:	bf00      	nop
 80020d4:	40021000 	.word	0x40021000
 80020d8:	42420000 	.word	0x42420000
 80020dc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020e0:	4b92      	ldr	r3, [pc, #584]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 80020e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e4:	f003 0302 	and.w	r3, r3, #2
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d1e9      	bne.n	80020c0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0304 	and.w	r3, r3, #4
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	f000 80a6 	beq.w	8002246 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020fa:	2300      	movs	r3, #0
 80020fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020fe:	4b8b      	ldr	r3, [pc, #556]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 8002100:	69db      	ldr	r3, [r3, #28]
 8002102:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002106:	2b00      	cmp	r3, #0
 8002108:	d10d      	bne.n	8002126 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800210a:	4b88      	ldr	r3, [pc, #544]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 800210c:	69db      	ldr	r3, [r3, #28]
 800210e:	4a87      	ldr	r2, [pc, #540]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 8002110:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002114:	61d3      	str	r3, [r2, #28]
 8002116:	4b85      	ldr	r3, [pc, #532]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 8002118:	69db      	ldr	r3, [r3, #28]
 800211a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800211e:	60bb      	str	r3, [r7, #8]
 8002120:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002122:	2301      	movs	r3, #1
 8002124:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002126:	4b82      	ldr	r3, [pc, #520]	@ (8002330 <HAL_RCC_OscConfig+0x4c8>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800212e:	2b00      	cmp	r3, #0
 8002130:	d118      	bne.n	8002164 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002132:	4b7f      	ldr	r3, [pc, #508]	@ (8002330 <HAL_RCC_OscConfig+0x4c8>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a7e      	ldr	r2, [pc, #504]	@ (8002330 <HAL_RCC_OscConfig+0x4c8>)
 8002138:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800213c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800213e:	f7fe fe27 	bl	8000d90 <HAL_GetTick>
 8002142:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002144:	e008      	b.n	8002158 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002146:	f7fe fe23 	bl	8000d90 <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	693b      	ldr	r3, [r7, #16]
 800214e:	1ad3      	subs	r3, r2, r3
 8002150:	2b64      	cmp	r3, #100	@ 0x64
 8002152:	d901      	bls.n	8002158 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002154:	2303      	movs	r3, #3
 8002156:	e103      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002158:	4b75      	ldr	r3, [pc, #468]	@ (8002330 <HAL_RCC_OscConfig+0x4c8>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002160:	2b00      	cmp	r3, #0
 8002162:	d0f0      	beq.n	8002146 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	2b01      	cmp	r3, #1
 800216a:	d106      	bne.n	800217a <HAL_RCC_OscConfig+0x312>
 800216c:	4b6f      	ldr	r3, [pc, #444]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 800216e:	6a1b      	ldr	r3, [r3, #32]
 8002170:	4a6e      	ldr	r2, [pc, #440]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 8002172:	f043 0301 	orr.w	r3, r3, #1
 8002176:	6213      	str	r3, [r2, #32]
 8002178:	e02d      	b.n	80021d6 <HAL_RCC_OscConfig+0x36e>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d10c      	bne.n	800219c <HAL_RCC_OscConfig+0x334>
 8002182:	4b6a      	ldr	r3, [pc, #424]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 8002184:	6a1b      	ldr	r3, [r3, #32]
 8002186:	4a69      	ldr	r2, [pc, #420]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 8002188:	f023 0301 	bic.w	r3, r3, #1
 800218c:	6213      	str	r3, [r2, #32]
 800218e:	4b67      	ldr	r3, [pc, #412]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 8002190:	6a1b      	ldr	r3, [r3, #32]
 8002192:	4a66      	ldr	r2, [pc, #408]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 8002194:	f023 0304 	bic.w	r3, r3, #4
 8002198:	6213      	str	r3, [r2, #32]
 800219a:	e01c      	b.n	80021d6 <HAL_RCC_OscConfig+0x36e>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	2b05      	cmp	r3, #5
 80021a2:	d10c      	bne.n	80021be <HAL_RCC_OscConfig+0x356>
 80021a4:	4b61      	ldr	r3, [pc, #388]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 80021a6:	6a1b      	ldr	r3, [r3, #32]
 80021a8:	4a60      	ldr	r2, [pc, #384]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 80021aa:	f043 0304 	orr.w	r3, r3, #4
 80021ae:	6213      	str	r3, [r2, #32]
 80021b0:	4b5e      	ldr	r3, [pc, #376]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 80021b2:	6a1b      	ldr	r3, [r3, #32]
 80021b4:	4a5d      	ldr	r2, [pc, #372]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 80021b6:	f043 0301 	orr.w	r3, r3, #1
 80021ba:	6213      	str	r3, [r2, #32]
 80021bc:	e00b      	b.n	80021d6 <HAL_RCC_OscConfig+0x36e>
 80021be:	4b5b      	ldr	r3, [pc, #364]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 80021c0:	6a1b      	ldr	r3, [r3, #32]
 80021c2:	4a5a      	ldr	r2, [pc, #360]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 80021c4:	f023 0301 	bic.w	r3, r3, #1
 80021c8:	6213      	str	r3, [r2, #32]
 80021ca:	4b58      	ldr	r3, [pc, #352]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 80021cc:	6a1b      	ldr	r3, [r3, #32]
 80021ce:	4a57      	ldr	r2, [pc, #348]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 80021d0:	f023 0304 	bic.w	r3, r3, #4
 80021d4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d015      	beq.n	800220a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021de:	f7fe fdd7 	bl	8000d90 <HAL_GetTick>
 80021e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021e4:	e00a      	b.n	80021fc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021e6:	f7fe fdd3 	bl	8000d90 <HAL_GetTick>
 80021ea:	4602      	mov	r2, r0
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	1ad3      	subs	r3, r2, r3
 80021f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d901      	bls.n	80021fc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	e0b1      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021fc:	4b4b      	ldr	r3, [pc, #300]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 80021fe:	6a1b      	ldr	r3, [r3, #32]
 8002200:	f003 0302 	and.w	r3, r3, #2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d0ee      	beq.n	80021e6 <HAL_RCC_OscConfig+0x37e>
 8002208:	e014      	b.n	8002234 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800220a:	f7fe fdc1 	bl	8000d90 <HAL_GetTick>
 800220e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002210:	e00a      	b.n	8002228 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002212:	f7fe fdbd 	bl	8000d90 <HAL_GetTick>
 8002216:	4602      	mov	r2, r0
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002220:	4293      	cmp	r3, r2
 8002222:	d901      	bls.n	8002228 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002224:	2303      	movs	r3, #3
 8002226:	e09b      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002228:	4b40      	ldr	r3, [pc, #256]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 800222a:	6a1b      	ldr	r3, [r3, #32]
 800222c:	f003 0302 	and.w	r3, r3, #2
 8002230:	2b00      	cmp	r3, #0
 8002232:	d1ee      	bne.n	8002212 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002234:	7dfb      	ldrb	r3, [r7, #23]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d105      	bne.n	8002246 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800223a:	4b3c      	ldr	r3, [pc, #240]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 800223c:	69db      	ldr	r3, [r3, #28]
 800223e:	4a3b      	ldr	r2, [pc, #236]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 8002240:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002244:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	69db      	ldr	r3, [r3, #28]
 800224a:	2b00      	cmp	r3, #0
 800224c:	f000 8087 	beq.w	800235e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002250:	4b36      	ldr	r3, [pc, #216]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	f003 030c 	and.w	r3, r3, #12
 8002258:	2b08      	cmp	r3, #8
 800225a:	d061      	beq.n	8002320 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	69db      	ldr	r3, [r3, #28]
 8002260:	2b02      	cmp	r3, #2
 8002262:	d146      	bne.n	80022f2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002264:	4b33      	ldr	r3, [pc, #204]	@ (8002334 <HAL_RCC_OscConfig+0x4cc>)
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800226a:	f7fe fd91 	bl	8000d90 <HAL_GetTick>
 800226e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002270:	e008      	b.n	8002284 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002272:	f7fe fd8d 	bl	8000d90 <HAL_GetTick>
 8002276:	4602      	mov	r2, r0
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	2b02      	cmp	r3, #2
 800227e:	d901      	bls.n	8002284 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e06d      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002284:	4b29      	ldr	r3, [pc, #164]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1f0      	bne.n	8002272 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a1b      	ldr	r3, [r3, #32]
 8002294:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002298:	d108      	bne.n	80022ac <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800229a:	4b24      	ldr	r3, [pc, #144]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	689b      	ldr	r3, [r3, #8]
 80022a6:	4921      	ldr	r1, [pc, #132]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 80022a8:	4313      	orrs	r3, r2
 80022aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022ac:	4b1f      	ldr	r3, [pc, #124]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a19      	ldr	r1, [r3, #32]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022bc:	430b      	orrs	r3, r1
 80022be:	491b      	ldr	r1, [pc, #108]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 80022c0:	4313      	orrs	r3, r2
 80022c2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002334 <HAL_RCC_OscConfig+0x4cc>)
 80022c6:	2201      	movs	r2, #1
 80022c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ca:	f7fe fd61 	bl	8000d90 <HAL_GetTick>
 80022ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022d0:	e008      	b.n	80022e4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022d2:	f7fe fd5d 	bl	8000d90 <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	2b02      	cmp	r3, #2
 80022de:	d901      	bls.n	80022e4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e03d      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022e4:	4b11      	ldr	r3, [pc, #68]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d0f0      	beq.n	80022d2 <HAL_RCC_OscConfig+0x46a>
 80022f0:	e035      	b.n	800235e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022f2:	4b10      	ldr	r3, [pc, #64]	@ (8002334 <HAL_RCC_OscConfig+0x4cc>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f8:	f7fe fd4a 	bl	8000d90 <HAL_GetTick>
 80022fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022fe:	e008      	b.n	8002312 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002300:	f7fe fd46 	bl	8000d90 <HAL_GetTick>
 8002304:	4602      	mov	r2, r0
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	2b02      	cmp	r3, #2
 800230c:	d901      	bls.n	8002312 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800230e:	2303      	movs	r3, #3
 8002310:	e026      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002312:	4b06      	ldr	r3, [pc, #24]	@ (800232c <HAL_RCC_OscConfig+0x4c4>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d1f0      	bne.n	8002300 <HAL_RCC_OscConfig+0x498>
 800231e:	e01e      	b.n	800235e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69db      	ldr	r3, [r3, #28]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d107      	bne.n	8002338 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002328:	2301      	movs	r3, #1
 800232a:	e019      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
 800232c:	40021000 	.word	0x40021000
 8002330:	40007000 	.word	0x40007000
 8002334:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002338:	4b0b      	ldr	r3, [pc, #44]	@ (8002368 <HAL_RCC_OscConfig+0x500>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6a1b      	ldr	r3, [r3, #32]
 8002348:	429a      	cmp	r2, r3
 800234a:	d106      	bne.n	800235a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002356:	429a      	cmp	r2, r3
 8002358:	d001      	beq.n	800235e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e000      	b.n	8002360 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800235e:	2300      	movs	r3, #0
}
 8002360:	4618      	mov	r0, r3
 8002362:	3718      	adds	r7, #24
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	40021000 	.word	0x40021000

0800236c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d101      	bne.n	8002380 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e0d0      	b.n	8002522 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002380:	4b6a      	ldr	r3, [pc, #424]	@ (800252c <HAL_RCC_ClockConfig+0x1c0>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0307 	and.w	r3, r3, #7
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	429a      	cmp	r2, r3
 800238c:	d910      	bls.n	80023b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800238e:	4b67      	ldr	r3, [pc, #412]	@ (800252c <HAL_RCC_ClockConfig+0x1c0>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f023 0207 	bic.w	r2, r3, #7
 8002396:	4965      	ldr	r1, [pc, #404]	@ (800252c <HAL_RCC_ClockConfig+0x1c0>)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	4313      	orrs	r3, r2
 800239c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800239e:	4b63      	ldr	r3, [pc, #396]	@ (800252c <HAL_RCC_ClockConfig+0x1c0>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0307 	and.w	r3, r3, #7
 80023a6:	683a      	ldr	r2, [r7, #0]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d001      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e0b8      	b.n	8002522 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d020      	beq.n	80023fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0304 	and.w	r3, r3, #4
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d005      	beq.n	80023d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023c8:	4b59      	ldr	r3, [pc, #356]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	4a58      	ldr	r2, [pc, #352]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80023ce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80023d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f003 0308 	and.w	r3, r3, #8
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d005      	beq.n	80023ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023e0:	4b53      	ldr	r3, [pc, #332]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	4a52      	ldr	r2, [pc, #328]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80023e6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80023ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023ec:	4b50      	ldr	r3, [pc, #320]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	494d      	ldr	r1, [pc, #308]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80023fa:	4313      	orrs	r3, r2
 80023fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f003 0301 	and.w	r3, r3, #1
 8002406:	2b00      	cmp	r3, #0
 8002408:	d040      	beq.n	800248c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2b01      	cmp	r3, #1
 8002410:	d107      	bne.n	8002422 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002412:	4b47      	ldr	r3, [pc, #284]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d115      	bne.n	800244a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e07f      	b.n	8002522 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b02      	cmp	r3, #2
 8002428:	d107      	bne.n	800243a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800242a:	4b41      	ldr	r3, [pc, #260]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d109      	bne.n	800244a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	e073      	b.n	8002522 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800243a:	4b3d      	ldr	r3, [pc, #244]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e06b      	b.n	8002522 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800244a:	4b39      	ldr	r3, [pc, #228]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f023 0203 	bic.w	r2, r3, #3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	4936      	ldr	r1, [pc, #216]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 8002458:	4313      	orrs	r3, r2
 800245a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800245c:	f7fe fc98 	bl	8000d90 <HAL_GetTick>
 8002460:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002462:	e00a      	b.n	800247a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002464:	f7fe fc94 	bl	8000d90 <HAL_GetTick>
 8002468:	4602      	mov	r2, r0
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002472:	4293      	cmp	r3, r2
 8002474:	d901      	bls.n	800247a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e053      	b.n	8002522 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800247a:	4b2d      	ldr	r3, [pc, #180]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f003 020c 	and.w	r2, r3, #12
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	429a      	cmp	r2, r3
 800248a:	d1eb      	bne.n	8002464 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800248c:	4b27      	ldr	r3, [pc, #156]	@ (800252c <HAL_RCC_ClockConfig+0x1c0>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0307 	and.w	r3, r3, #7
 8002494:	683a      	ldr	r2, [r7, #0]
 8002496:	429a      	cmp	r2, r3
 8002498:	d210      	bcs.n	80024bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800249a:	4b24      	ldr	r3, [pc, #144]	@ (800252c <HAL_RCC_ClockConfig+0x1c0>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f023 0207 	bic.w	r2, r3, #7
 80024a2:	4922      	ldr	r1, [pc, #136]	@ (800252c <HAL_RCC_ClockConfig+0x1c0>)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024aa:	4b20      	ldr	r3, [pc, #128]	@ (800252c <HAL_RCC_ClockConfig+0x1c0>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0307 	and.w	r3, r3, #7
 80024b2:	683a      	ldr	r2, [r7, #0]
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d001      	beq.n	80024bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e032      	b.n	8002522 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f003 0304 	and.w	r3, r3, #4
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d008      	beq.n	80024da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024c8:	4b19      	ldr	r3, [pc, #100]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	4916      	ldr	r1, [pc, #88]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80024d6:	4313      	orrs	r3, r2
 80024d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0308 	and.w	r3, r3, #8
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d009      	beq.n	80024fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024e6:	4b12      	ldr	r3, [pc, #72]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	00db      	lsls	r3, r3, #3
 80024f4:	490e      	ldr	r1, [pc, #56]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024fa:	f000 f821 	bl	8002540 <HAL_RCC_GetSysClockFreq>
 80024fe:	4602      	mov	r2, r0
 8002500:	4b0b      	ldr	r3, [pc, #44]	@ (8002530 <HAL_RCC_ClockConfig+0x1c4>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	091b      	lsrs	r3, r3, #4
 8002506:	f003 030f 	and.w	r3, r3, #15
 800250a:	490a      	ldr	r1, [pc, #40]	@ (8002534 <HAL_RCC_ClockConfig+0x1c8>)
 800250c:	5ccb      	ldrb	r3, [r1, r3]
 800250e:	fa22 f303 	lsr.w	r3, r2, r3
 8002512:	4a09      	ldr	r2, [pc, #36]	@ (8002538 <HAL_RCC_ClockConfig+0x1cc>)
 8002514:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002516:	4b09      	ldr	r3, [pc, #36]	@ (800253c <HAL_RCC_ClockConfig+0x1d0>)
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f7fe fbf6 	bl	8000d0c <HAL_InitTick>

  return HAL_OK;
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3710      	adds	r7, #16
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40022000 	.word	0x40022000
 8002530:	40021000 	.word	0x40021000
 8002534:	080028b4 	.word	0x080028b4
 8002538:	20000004 	.word	0x20000004
 800253c:	20000008 	.word	0x20000008

08002540 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002540:	b480      	push	{r7}
 8002542:	b087      	sub	sp, #28
 8002544:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002546:	2300      	movs	r3, #0
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	2300      	movs	r3, #0
 800254c:	60bb      	str	r3, [r7, #8]
 800254e:	2300      	movs	r3, #0
 8002550:	617b      	str	r3, [r7, #20]
 8002552:	2300      	movs	r3, #0
 8002554:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002556:	2300      	movs	r3, #0
 8002558:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800255a:	4b1e      	ldr	r3, [pc, #120]	@ (80025d4 <HAL_RCC_GetSysClockFreq+0x94>)
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f003 030c 	and.w	r3, r3, #12
 8002566:	2b04      	cmp	r3, #4
 8002568:	d002      	beq.n	8002570 <HAL_RCC_GetSysClockFreq+0x30>
 800256a:	2b08      	cmp	r3, #8
 800256c:	d003      	beq.n	8002576 <HAL_RCC_GetSysClockFreq+0x36>
 800256e:	e027      	b.n	80025c0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002570:	4b19      	ldr	r3, [pc, #100]	@ (80025d8 <HAL_RCC_GetSysClockFreq+0x98>)
 8002572:	613b      	str	r3, [r7, #16]
      break;
 8002574:	e027      	b.n	80025c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	0c9b      	lsrs	r3, r3, #18
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	4a17      	ldr	r2, [pc, #92]	@ (80025dc <HAL_RCC_GetSysClockFreq+0x9c>)
 8002580:	5cd3      	ldrb	r3, [r2, r3]
 8002582:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d010      	beq.n	80025b0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800258e:	4b11      	ldr	r3, [pc, #68]	@ (80025d4 <HAL_RCC_GetSysClockFreq+0x94>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	0c5b      	lsrs	r3, r3, #17
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	4a11      	ldr	r2, [pc, #68]	@ (80025e0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800259a:	5cd3      	ldrb	r3, [r2, r3]
 800259c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	4a0d      	ldr	r2, [pc, #52]	@ (80025d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80025a2:	fb03 f202 	mul.w	r2, r3, r2
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ac:	617b      	str	r3, [r7, #20]
 80025ae:	e004      	b.n	80025ba <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a0c      	ldr	r2, [pc, #48]	@ (80025e4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80025b4:	fb02 f303 	mul.w	r3, r2, r3
 80025b8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80025ba:	697b      	ldr	r3, [r7, #20]
 80025bc:	613b      	str	r3, [r7, #16]
      break;
 80025be:	e002      	b.n	80025c6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025c0:	4b05      	ldr	r3, [pc, #20]	@ (80025d8 <HAL_RCC_GetSysClockFreq+0x98>)
 80025c2:	613b      	str	r3, [r7, #16]
      break;
 80025c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025c6:	693b      	ldr	r3, [r7, #16]
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	371c      	adds	r7, #28
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bc80      	pop	{r7}
 80025d0:	4770      	bx	lr
 80025d2:	bf00      	nop
 80025d4:	40021000 	.word	0x40021000
 80025d8:	007a1200 	.word	0x007a1200
 80025dc:	080028cc 	.word	0x080028cc
 80025e0:	080028dc 	.word	0x080028dc
 80025e4:	003d0900 	.word	0x003d0900

080025e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80025e8:	b480      	push	{r7}
 80025ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80025ec:	4b02      	ldr	r3, [pc, #8]	@ (80025f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80025ee:	681b      	ldr	r3, [r3, #0]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bc80      	pop	{r7}
 80025f6:	4770      	bx	lr
 80025f8:	20000004 	.word	0x20000004

080025fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002600:	f7ff fff2 	bl	80025e8 <HAL_RCC_GetHCLKFreq>
 8002604:	4602      	mov	r2, r0
 8002606:	4b05      	ldr	r3, [pc, #20]	@ (800261c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	0a1b      	lsrs	r3, r3, #8
 800260c:	f003 0307 	and.w	r3, r3, #7
 8002610:	4903      	ldr	r1, [pc, #12]	@ (8002620 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002612:	5ccb      	ldrb	r3, [r1, r3]
 8002614:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002618:	4618      	mov	r0, r3
 800261a:	bd80      	pop	{r7, pc}
 800261c:	40021000 	.word	0x40021000
 8002620:	080028c4 	.word	0x080028c4

08002624 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002628:	f7ff ffde 	bl	80025e8 <HAL_RCC_GetHCLKFreq>
 800262c:	4602      	mov	r2, r0
 800262e:	4b05      	ldr	r3, [pc, #20]	@ (8002644 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	0adb      	lsrs	r3, r3, #11
 8002634:	f003 0307 	and.w	r3, r3, #7
 8002638:	4903      	ldr	r1, [pc, #12]	@ (8002648 <HAL_RCC_GetPCLK2Freq+0x24>)
 800263a:	5ccb      	ldrb	r3, [r1, r3]
 800263c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002640:	4618      	mov	r0, r3
 8002642:	bd80      	pop	{r7, pc}
 8002644:	40021000 	.word	0x40021000
 8002648:	080028c4 	.word	0x080028c4

0800264c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800264c:	b480      	push	{r7}
 800264e:	b085      	sub	sp, #20
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002654:	4b0a      	ldr	r3, [pc, #40]	@ (8002680 <RCC_Delay+0x34>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a0a      	ldr	r2, [pc, #40]	@ (8002684 <RCC_Delay+0x38>)
 800265a:	fba2 2303 	umull	r2, r3, r2, r3
 800265e:	0a5b      	lsrs	r3, r3, #9
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	fb02 f303 	mul.w	r3, r2, r3
 8002666:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002668:	bf00      	nop
  }
  while (Delay --);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	1e5a      	subs	r2, r3, #1
 800266e:	60fa      	str	r2, [r7, #12]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d1f9      	bne.n	8002668 <RCC_Delay+0x1c>
}
 8002674:	bf00      	nop
 8002676:	bf00      	nop
 8002678:	3714      	adds	r7, #20
 800267a:	46bd      	mov	sp, r7
 800267c:	bc80      	pop	{r7}
 800267e:	4770      	bx	lr
 8002680:	20000004 	.word	0x20000004
 8002684:	10624dd3 	.word	0x10624dd3

08002688 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b082      	sub	sp, #8
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d101      	bne.n	800269a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e042      	b.n	8002720 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d106      	bne.n	80026b4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f7fe fa5e 	bl	8000b70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2224      	movs	r2, #36	@ 0x24
 80026b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	68da      	ldr	r2, [r3, #12]
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80026ca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f000 f82b 	bl	8002728 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	691a      	ldr	r2, [r3, #16]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80026e0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	695a      	ldr	r2, [r3, #20]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80026f0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68da      	ldr	r2, [r3, #12]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002700:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2220      	movs	r2, #32
 800270c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2220      	movs	r2, #32
 8002714:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800271e:	2300      	movs	r3, #0
}
 8002720:	4618      	mov	r0, r3
 8002722:	3708      	adds	r7, #8
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}

08002728 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	691b      	ldr	r3, [r3, #16]
 8002736:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	68da      	ldr	r2, [r3, #12]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	430a      	orrs	r2, r1
 8002744:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	689a      	ldr	r2, [r3, #8]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	691b      	ldr	r3, [r3, #16]
 800274e:	431a      	orrs	r2, r3
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	695b      	ldr	r3, [r3, #20]
 8002754:	4313      	orrs	r3, r2
 8002756:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	68db      	ldr	r3, [r3, #12]
 800275e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002762:	f023 030c 	bic.w	r3, r3, #12
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	6812      	ldr	r2, [r2, #0]
 800276a:	68b9      	ldr	r1, [r7, #8]
 800276c:	430b      	orrs	r3, r1
 800276e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	695b      	ldr	r3, [r3, #20]
 8002776:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	699a      	ldr	r2, [r3, #24]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	430a      	orrs	r2, r1
 8002784:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a2c      	ldr	r2, [pc, #176]	@ (800283c <UART_SetConfig+0x114>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d103      	bne.n	8002798 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002790:	f7ff ff48 	bl	8002624 <HAL_RCC_GetPCLK2Freq>
 8002794:	60f8      	str	r0, [r7, #12]
 8002796:	e002      	b.n	800279e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002798:	f7ff ff30 	bl	80025fc <HAL_RCC_GetPCLK1Freq>
 800279c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800279e:	68fa      	ldr	r2, [r7, #12]
 80027a0:	4613      	mov	r3, r2
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	4413      	add	r3, r2
 80027a6:	009a      	lsls	r2, r3, #2
 80027a8:	441a      	add	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	009b      	lsls	r3, r3, #2
 80027b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80027b4:	4a22      	ldr	r2, [pc, #136]	@ (8002840 <UART_SetConfig+0x118>)
 80027b6:	fba2 2303 	umull	r2, r3, r2, r3
 80027ba:	095b      	lsrs	r3, r3, #5
 80027bc:	0119      	lsls	r1, r3, #4
 80027be:	68fa      	ldr	r2, [r7, #12]
 80027c0:	4613      	mov	r3, r2
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	4413      	add	r3, r2
 80027c6:	009a      	lsls	r2, r3, #2
 80027c8:	441a      	add	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80027d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002840 <UART_SetConfig+0x118>)
 80027d6:	fba3 0302 	umull	r0, r3, r3, r2
 80027da:	095b      	lsrs	r3, r3, #5
 80027dc:	2064      	movs	r0, #100	@ 0x64
 80027de:	fb00 f303 	mul.w	r3, r0, r3
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	011b      	lsls	r3, r3, #4
 80027e6:	3332      	adds	r3, #50	@ 0x32
 80027e8:	4a15      	ldr	r2, [pc, #84]	@ (8002840 <UART_SetConfig+0x118>)
 80027ea:	fba2 2303 	umull	r2, r3, r2, r3
 80027ee:	095b      	lsrs	r3, r3, #5
 80027f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027f4:	4419      	add	r1, r3
 80027f6:	68fa      	ldr	r2, [r7, #12]
 80027f8:	4613      	mov	r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	4413      	add	r3, r2
 80027fe:	009a      	lsls	r2, r3, #2
 8002800:	441a      	add	r2, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	fbb2 f2f3 	udiv	r2, r2, r3
 800280c:	4b0c      	ldr	r3, [pc, #48]	@ (8002840 <UART_SetConfig+0x118>)
 800280e:	fba3 0302 	umull	r0, r3, r3, r2
 8002812:	095b      	lsrs	r3, r3, #5
 8002814:	2064      	movs	r0, #100	@ 0x64
 8002816:	fb00 f303 	mul.w	r3, r0, r3
 800281a:	1ad3      	subs	r3, r2, r3
 800281c:	011b      	lsls	r3, r3, #4
 800281e:	3332      	adds	r3, #50	@ 0x32
 8002820:	4a07      	ldr	r2, [pc, #28]	@ (8002840 <UART_SetConfig+0x118>)
 8002822:	fba2 2303 	umull	r2, r3, r2, r3
 8002826:	095b      	lsrs	r3, r3, #5
 8002828:	f003 020f 	and.w	r2, r3, #15
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	440a      	add	r2, r1
 8002832:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002834:	bf00      	nop
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	40013800 	.word	0x40013800
 8002840:	51eb851f 	.word	0x51eb851f

08002844 <memset>:
 8002844:	4603      	mov	r3, r0
 8002846:	4402      	add	r2, r0
 8002848:	4293      	cmp	r3, r2
 800284a:	d100      	bne.n	800284e <memset+0xa>
 800284c:	4770      	bx	lr
 800284e:	f803 1b01 	strb.w	r1, [r3], #1
 8002852:	e7f9      	b.n	8002848 <memset+0x4>

08002854 <__libc_init_array>:
 8002854:	b570      	push	{r4, r5, r6, lr}
 8002856:	2600      	movs	r6, #0
 8002858:	4d0c      	ldr	r5, [pc, #48]	@ (800288c <__libc_init_array+0x38>)
 800285a:	4c0d      	ldr	r4, [pc, #52]	@ (8002890 <__libc_init_array+0x3c>)
 800285c:	1b64      	subs	r4, r4, r5
 800285e:	10a4      	asrs	r4, r4, #2
 8002860:	42a6      	cmp	r6, r4
 8002862:	d109      	bne.n	8002878 <__libc_init_array+0x24>
 8002864:	f000 f81a 	bl	800289c <_init>
 8002868:	2600      	movs	r6, #0
 800286a:	4d0a      	ldr	r5, [pc, #40]	@ (8002894 <__libc_init_array+0x40>)
 800286c:	4c0a      	ldr	r4, [pc, #40]	@ (8002898 <__libc_init_array+0x44>)
 800286e:	1b64      	subs	r4, r4, r5
 8002870:	10a4      	asrs	r4, r4, #2
 8002872:	42a6      	cmp	r6, r4
 8002874:	d105      	bne.n	8002882 <__libc_init_array+0x2e>
 8002876:	bd70      	pop	{r4, r5, r6, pc}
 8002878:	f855 3b04 	ldr.w	r3, [r5], #4
 800287c:	4798      	blx	r3
 800287e:	3601      	adds	r6, #1
 8002880:	e7ee      	b.n	8002860 <__libc_init_array+0xc>
 8002882:	f855 3b04 	ldr.w	r3, [r5], #4
 8002886:	4798      	blx	r3
 8002888:	3601      	adds	r6, #1
 800288a:	e7f2      	b.n	8002872 <__libc_init_array+0x1e>
 800288c:	080028e0 	.word	0x080028e0
 8002890:	080028e0 	.word	0x080028e0
 8002894:	080028e0 	.word	0x080028e0
 8002898:	080028e4 	.word	0x080028e4

0800289c <_init>:
 800289c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800289e:	bf00      	nop
 80028a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028a2:	bc08      	pop	{r3}
 80028a4:	469e      	mov	lr, r3
 80028a6:	4770      	bx	lr

080028a8 <_fini>:
 80028a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028aa:	bf00      	nop
 80028ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028ae:	bc08      	pop	{r3}
 80028b0:	469e      	mov	lr, r3
 80028b2:	4770      	bx	lr
