#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Sun Nov 17 16:06:29 2019
# Process ID: 13915
# Current directory: /home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/RSA_accelerator/RSA_accelerator.runs/synth_1
# Command line: vivado -log RSA_accelerator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RSA_accelerator.tcl
# Log file: /home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/RSA_accelerator/RSA_accelerator.runs/synth_1/RSA_accelerator.vds
# Journal file: /home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/RSA_accelerator/RSA_accelerator.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source RSA_accelerator.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top RSA_accelerator -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13933 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1727.156 ; gain = 152.684 ; free physical = 3702 ; free virtual = 7351
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'rsa_accelerator' [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/source/rsa_accelerator.vhd:84]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rsa_regio' [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/source/rsa_regio.vhd:115]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_register_count bound to: 33 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element slv_reg_reg[33] was removed.  [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/source/rsa_regio.vhd:245]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/source/rsa_regio.vhd:247]
INFO: [Synth 8-256] done synthesizing module 'rsa_regio' (1#1520) [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/source/rsa_regio.vhd:115]
INFO: [Synth 8-638] synthesizing module 'rsa_msgin' [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/source/rsa_msgin.vhd:69]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgin' (2#1520) [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/source/rsa_msgin.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rsa_msgout' [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/source/rsa_msgout.vhd:61]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rsa_msgout' (3#1520) [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/source/rsa_msgout.vhd:61]
INFO: [Synth 8-638] synthesizing module 'rsa_core' [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/source/rsa_core.vhd:69]
	Parameter C_BLOCK_SIZE bound to: 256 - type: integer 
	Parameter N_CORES bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'exponentiation' [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/Exponentiation/source/exponentiation.vhd:36]
	Parameter C_block_size bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'exponentiation_modmult' [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/Exponentiation/source/exponentiation_modmult.vhd:50]
	Parameter C_block_size bound to: 256 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/Exponentiation/source/exponentiation_modmult.vhd:78]
INFO: [Synth 8-226] default block is never used [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/Exponentiation/source/exponentiation_modmult.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'exponentiation_modmult' (4#1520) [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/Exponentiation/source/exponentiation_modmult.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'exponentiation' (5#1520) [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/Exponentiation/source/exponentiation.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'rsa_core' (6#1520) [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/source/rsa_core.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'rsa_accelerator' (7#1520) [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/source/rsa_accelerator.vhd:84]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design rsa_msgin has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1782.906 ; gain = 208.434 ; free physical = 3714 ; free virtual = 7363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1794.781 ; gain = 220.309 ; free physical = 3715 ; free virtual = 7364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1794.781 ; gain = 220.309 ; free physical = 3715 ; free virtual = 7364
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/Master_constraints/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/Master_constraints/PYNQ-Z1_C.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1936.352 ; gain = 0.000 ; free physical = 3601 ; free virtual = 7250
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1940.320 ; gain = 3.969 ; free physical = 3599 ; free virtual = 7249
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3686 ; free virtual = 7336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3686 ; free virtual = 7336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3686 ; free virtual = 7336
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/Exponentiation/source/exponentiation_modmult.vhd:138]
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'exponentiation_modmult'
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'exponentiation'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
                 modcalc |                               01 |                               01
                 modcomp |                               10 |                               10
                  modfin |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'exponentiation_modmult'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                 check_e |                          0000010 |                              001
                 load_cc |                          0000100 |                              010
                 comp_cc |                          0001000 |                              011
                 load_cm |                          0010000 |                              100
                 comp_cm |                          0100000 |                              101
            check_finish |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'one-hot' in module 'exponentiation'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3675 ; free virtual = 7325
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    259 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	              259 Bit    Registers := 1     
	              257 Bit    Registers := 1     
	              256 Bit    Registers := 6     
	               32 Bit    Registers := 42    
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input    259 Bit        Muxes := 3     
	   4 Input    257 Bit        Muxes := 1     
	   4 Input    256 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 1     
	   7 Input    256 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      8 Bit        Muxes := 160   
	   4 Input      8 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rsa_regio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 33    
	   2 Input      8 Bit        Muxes := 160   
	   2 Input      1 Bit        Muxes := 5     
Module rsa_msgin 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module rsa_msgout 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   4 Input    256 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module exponentiation_modmult 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    259 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              259 Bit    Registers := 1     
	              257 Bit    Registers := 1     
	              256 Bit    Registers := 2     
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input    259 Bit        Muxes := 3     
	   4 Input    257 Bit        Muxes := 1     
	   4 Input    256 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
Module exponentiation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   7 Input    256 Bit        Muxes := 4     
	   7 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[3] driven by constant 1
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[2] driven by constant 1
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[1] driven by constant 1
WARNING: [Synth 8-3917] design rsa_accelerator has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design rsa_regio has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design rsa_accelerator has unconnected port s00_axis_tstrb[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\slv_reg_reg[32][31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_rsa_regio/aw_en_reg)
INFO: [Synth 8-3886] merging instance 'u_rsa_regio/axi_rresp_reg[0]' (FDRE) to 'u_rsa_regio/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_rsa_regio/axi_bresp_reg[0]' (FDRE) to 'u_rsa_regio/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_rsa_regio/\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3640 ; free virtual = 7300
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3512 ; free virtual = 7179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3511 ; free virtual = 7177
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3510 ; free virtual = 7177
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3510 ; free virtual = 7177
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3510 ; free virtual = 7177
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3511 ; free virtual = 7178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3511 ; free virtual = 7178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3511 ; free virtual = 7178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3511 ; free virtual = 7178
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    98|
|3     |LUT1   |     3|
|4     |LUT2   |   328|
|5     |LUT3   |   772|
|6     |LUT4   |   778|
|7     |LUT5   |   264|
|8     |LUT6   |   946|
|9     |MUXF7  |   128|
|10    |MUXF8  |    32|
|11    |FDCE   |  2375|
|12    |FDPE   |     2|
|13    |FDRE   |  1067|
|14    |FDSE   |     8|
|15    |IBUF   |    90|
|16    |OBUF   |    80|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-----------------------+------+
|      |Instance        |Module                 |Cells |
+------+----------------+-----------------------+------+
|1     |top             |                       |  6972|
|2     |  u_rsa_core    |rsa_core               |  4585|
|3     |    exp         |exponentiation         |  4585|
|4     |      i_modmult |exponentiation_modmult |  3252|
|5     |  u_rsa_msgin   |rsa_msgin              |   276|
|6     |  u_rsa_msgout  |rsa_msgout             |   281|
|7     |  u_rsa_regio   |rsa_regio              |  1659|
+------+----------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1940.320 ; gain = 365.848 ; free physical = 3511 ; free virtual = 7178
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1940.320 ; gain = 220.309 ; free physical = 3565 ; free virtual = 7232
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 1940.328 ; gain = 365.848 ; free physical = 3565 ; free virtual = 7232
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1940.328 ; gain = 0.000 ; free physical = 3512 ; free virtual = 7179
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 1940.328 ; gain = 536.273 ; free physical = 3609 ; free virtual = 7277
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1940.328 ; gain = 0.000 ; free physical = 3609 ; free virtual = 7277
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/crfosse/dds1/TFE4141-DDS1/rsa_integration_kit/RSA_accelerator/RSA_accelerator/RSA_accelerator.runs/synth_1/RSA_accelerator.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RSA_accelerator_utilization_synth.rpt -pb RSA_accelerator_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 17 16:07:23 2019...
