// Seed: 2618344558
module module_0 (
    input  tri   id_0,
    output tri0  id_1,
    input  uwire id_2
);
  logic id_4;
  assign module_1.id_0 = 0;
  logic id_5;
  logic id_6;
  assign id_6 = 1;
  module_2 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5
  );
  assign id_4 = ~-1;
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1
);
  logic id_3;
  ;
  nor primCall (id_1, id_0, id_3);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0
  );
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  assign module_0.id_1 = 0;
  output wire id_1;
  assign id_4 = id_2;
  wire id_8;
  ;
  assign id_1 = id_8;
  assign id_8 = id_6;
endmodule
