Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Thu Feb 11 17:18:30 2016
| Host         : maicuong running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file xillydemo_timing_summary_routed.rpt -rpx xillydemo_timing_summary_routed.rpx
| Design       : xillydemo
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.259        0.000                      0                26289        0.026        0.000                      0                26289        1.410        0.000                       0                  9814  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk_fpga_1             {0.000 5.000}        10.000          100.000         
gclk                   {0.000 4.000}        8.000           125.000         
  audio_mclk_OBUF      {0.000 41.667}       83.333          12.000          
  clk_fb               {0.000 20.000}       40.000          25.000          
  vga_clk_ins/clk_fb   {0.000 20.000}       40.000          25.000          
  vga_clk_ins/clkout0  {0.000 1.538}        3.077           325.000         
  vga_clk_ins/clkout1  {0.000 7.692}        15.385          65.000          
  vga_clk_ins/clkout2  {0.000 7.692}        15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_1                   0.259        0.000                      0                25621        0.026        0.000                      0                25621        3.750        0.000                       0                  9389  
gclk                                                                                                                                                                     2.000        0.000                       0                     2  
  audio_mclk_OBUF                                                                                                                                                       76.667        0.000                       0                     1  
  clk_fb                                                                                                                                                                12.633        0.000                       0                     2  
  vga_clk_ins/clk_fb                                                                                                                                                    38.751        0.000                       0                     2  
  vga_clk_ins/clkout0                                                                                                                                                    1.410        0.000                       0                    10  
  vga_clk_ins/clkout1        8.839        0.000                      0                  215        0.135        0.000                      0                  215        6.712        0.000                       0                   195  
  vga_clk_ins/clkout2        2.288        0.000                      0                  417        0.087        0.000                      0                  417        7.192        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_ins/clkout2  vga_clk_ins/clkout1       10.783        0.000                      0                   27        0.140        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    clk_fpga_1           clk_fpga_1                 7.549        0.000                      0                    5        0.437        0.000                      0                    5  
**async_default**    vga_clk_ins/clkout2  vga_clk_ins/clkout2       12.398        0.000                      0                    4        0.426        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 controllor/FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/call_stack_reg[8][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 1.757ns (18.993%)  route 7.494ns (81.007%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.654     2.962    controllor/FILE_INPUT/bus_clk
    SLICE_X18Y67         FDSE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDSE (Prop_fdse_C_Q)         0.456     3.418 f  controllor/FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=65, routed)          1.323     4.741    controllor/FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X20Y69         LUT5 (Prop_lut5_I1_O)        0.124     4.865 r  controllor/FILE_INPUT/alt_top[0]_i_26/O
                         net (fo=2, routed)           0.719     5.584    controllor/FILE_INPUT/alt_top[0]_i_26_n_0
    SLICE_X20Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.708 f  controllor/FILE_INPUT/alt_top[0]_i_18/O
                         net (fo=5, routed)           0.840     6.548    controllor/FILE_INPUT/alt_top[0]_i_18_n_0
    SLICE_X19Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.672 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_6/O
                         net (fo=254, routed)         1.212     7.884    controllor/FILE_INPUT/ID[2]
    SLICE_X19Y73         LUT4 (Prop_lut4_I0_O)        0.152     8.036 r  controllor/FILE_INPUT/call_stack[117][6]_i_2/O
                         net (fo=4, routed)           0.654     8.691    controllor/FILE_INPUT/call_stack[117][6]_i_2_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.326     9.017 r  controllor/FILE_INPUT/call_stack[287][6]_i_4/O
                         net (fo=5, routed)           0.866     9.883    controllor/FILE_INPUT/call_stack[287][6]_i_4_n_0
    SLICE_X26Y80         LUT5 (Prop_lut5_I2_O)        0.119    10.002 r  controllor/FILE_INPUT/call_stack[8][6]_i_5/O
                         net (fo=11, routed)          1.190    11.193    controllor/FILE_INPUT/call_stack[8][6]_i_5_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I4_O)        0.332    11.525 r  controllor/FILE_INPUT/call_stack[8][6]_i_1/O
                         net (fo=7, routed)           0.688    12.213    controllor/FILE_INPUT/call_stack[8]_575
    SLICE_X32Y74         FDRE                                         r  controllor/FILE_INPUT/call_stack_reg[8][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.473    12.665    controllor/FILE_INPUT/bus_clk
    SLICE_X32Y74         FDRE                                         r  controllor/FILE_INPUT/call_stack_reg[8][0]/C
                         clock pessimism              0.130    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X32Y74         FDRE (Setup_fdre_C_CE)      -0.169    12.472    controllor/FILE_INPUT/call_stack_reg[8][0]
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 controllor/FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/call_stack_reg[8][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 1.757ns (18.993%)  route 7.494ns (81.007%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.654     2.962    controllor/FILE_INPUT/bus_clk
    SLICE_X18Y67         FDSE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDSE (Prop_fdse_C_Q)         0.456     3.418 f  controllor/FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=65, routed)          1.323     4.741    controllor/FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X20Y69         LUT5 (Prop_lut5_I1_O)        0.124     4.865 r  controllor/FILE_INPUT/alt_top[0]_i_26/O
                         net (fo=2, routed)           0.719     5.584    controllor/FILE_INPUT/alt_top[0]_i_26_n_0
    SLICE_X20Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.708 f  controllor/FILE_INPUT/alt_top[0]_i_18/O
                         net (fo=5, routed)           0.840     6.548    controllor/FILE_INPUT/alt_top[0]_i_18_n_0
    SLICE_X19Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.672 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_6/O
                         net (fo=254, routed)         1.212     7.884    controllor/FILE_INPUT/ID[2]
    SLICE_X19Y73         LUT4 (Prop_lut4_I0_O)        0.152     8.036 r  controllor/FILE_INPUT/call_stack[117][6]_i_2/O
                         net (fo=4, routed)           0.654     8.691    controllor/FILE_INPUT/call_stack[117][6]_i_2_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.326     9.017 r  controllor/FILE_INPUT/call_stack[287][6]_i_4/O
                         net (fo=5, routed)           0.866     9.883    controllor/FILE_INPUT/call_stack[287][6]_i_4_n_0
    SLICE_X26Y80         LUT5 (Prop_lut5_I2_O)        0.119    10.002 r  controllor/FILE_INPUT/call_stack[8][6]_i_5/O
                         net (fo=11, routed)          1.190    11.193    controllor/FILE_INPUT/call_stack[8][6]_i_5_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I4_O)        0.332    11.525 r  controllor/FILE_INPUT/call_stack[8][6]_i_1/O
                         net (fo=7, routed)           0.688    12.213    controllor/FILE_INPUT/call_stack[8]_575
    SLICE_X32Y74         FDRE                                         r  controllor/FILE_INPUT/call_stack_reg[8][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.473    12.665    controllor/FILE_INPUT/bus_clk
    SLICE_X32Y74         FDRE                                         r  controllor/FILE_INPUT/call_stack_reg[8][1]/C
                         clock pessimism              0.130    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X32Y74         FDRE (Setup_fdre_C_CE)      -0.169    12.472    controllor/FILE_INPUT/call_stack_reg[8][1]
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 controllor/FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/call_stack_reg[8][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 1.757ns (18.993%)  route 7.494ns (81.007%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.665ns = ( 12.665 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.654     2.962    controllor/FILE_INPUT/bus_clk
    SLICE_X18Y67         FDSE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDSE (Prop_fdse_C_Q)         0.456     3.418 f  controllor/FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=65, routed)          1.323     4.741    controllor/FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X20Y69         LUT5 (Prop_lut5_I1_O)        0.124     4.865 r  controllor/FILE_INPUT/alt_top[0]_i_26/O
                         net (fo=2, routed)           0.719     5.584    controllor/FILE_INPUT/alt_top[0]_i_26_n_0
    SLICE_X20Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.708 f  controllor/FILE_INPUT/alt_top[0]_i_18/O
                         net (fo=5, routed)           0.840     6.548    controllor/FILE_INPUT/alt_top[0]_i_18_n_0
    SLICE_X19Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.672 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_6/O
                         net (fo=254, routed)         1.212     7.884    controllor/FILE_INPUT/ID[2]
    SLICE_X19Y73         LUT4 (Prop_lut4_I0_O)        0.152     8.036 r  controllor/FILE_INPUT/call_stack[117][6]_i_2/O
                         net (fo=4, routed)           0.654     8.691    controllor/FILE_INPUT/call_stack[117][6]_i_2_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.326     9.017 r  controllor/FILE_INPUT/call_stack[287][6]_i_4/O
                         net (fo=5, routed)           0.866     9.883    controllor/FILE_INPUT/call_stack[287][6]_i_4_n_0
    SLICE_X26Y80         LUT5 (Prop_lut5_I2_O)        0.119    10.002 r  controllor/FILE_INPUT/call_stack[8][6]_i_5/O
                         net (fo=11, routed)          1.190    11.193    controllor/FILE_INPUT/call_stack[8][6]_i_5_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I4_O)        0.332    11.525 r  controllor/FILE_INPUT/call_stack[8][6]_i_1/O
                         net (fo=7, routed)           0.688    12.213    controllor/FILE_INPUT/call_stack[8]_575
    SLICE_X32Y74         FDRE                                         r  controllor/FILE_INPUT/call_stack_reg[8][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.473    12.665    controllor/FILE_INPUT/bus_clk
    SLICE_X32Y74         FDRE                                         r  controllor/FILE_INPUT/call_stack_reg[8][3]/C
                         clock pessimism              0.130    12.795    
                         clock uncertainty           -0.154    12.641    
    SLICE_X32Y74         FDRE (Setup_fdre_C_CE)      -0.169    12.472    controllor/FILE_INPUT/call_stack_reg[8][3]
  -------------------------------------------------------------------
                         required time                         12.472    
                         arrival time                         -12.213    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 controllor/FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/call_stack_reg[8][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.757ns (19.317%)  route 7.339ns (80.683%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.654     2.962    controllor/FILE_INPUT/bus_clk
    SLICE_X18Y67         FDSE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDSE (Prop_fdse_C_Q)         0.456     3.418 f  controllor/FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=65, routed)          1.323     4.741    controllor/FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X20Y69         LUT5 (Prop_lut5_I1_O)        0.124     4.865 r  controllor/FILE_INPUT/alt_top[0]_i_26/O
                         net (fo=2, routed)           0.719     5.584    controllor/FILE_INPUT/alt_top[0]_i_26_n_0
    SLICE_X20Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.708 f  controllor/FILE_INPUT/alt_top[0]_i_18/O
                         net (fo=5, routed)           0.840     6.548    controllor/FILE_INPUT/alt_top[0]_i_18_n_0
    SLICE_X19Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.672 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_6/O
                         net (fo=254, routed)         1.212     7.884    controllor/FILE_INPUT/ID[2]
    SLICE_X19Y73         LUT4 (Prop_lut4_I0_O)        0.152     8.036 r  controllor/FILE_INPUT/call_stack[117][6]_i_2/O
                         net (fo=4, routed)           0.654     8.691    controllor/FILE_INPUT/call_stack[117][6]_i_2_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.326     9.017 r  controllor/FILE_INPUT/call_stack[287][6]_i_4/O
                         net (fo=5, routed)           0.866     9.883    controllor/FILE_INPUT/call_stack[287][6]_i_4_n_0
    SLICE_X26Y80         LUT5 (Prop_lut5_I2_O)        0.119    10.002 r  controllor/FILE_INPUT/call_stack[8][6]_i_5/O
                         net (fo=11, routed)          1.190    11.193    controllor/FILE_INPUT/call_stack[8][6]_i_5_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I4_O)        0.332    11.525 r  controllor/FILE_INPUT/call_stack[8][6]_i_1/O
                         net (fo=7, routed)           0.533    12.058    controllor/FILE_INPUT/call_stack[8]_575
    SLICE_X30Y76         FDRE                                         r  controllor/FILE_INPUT/call_stack_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.474    12.666    controllor/FILE_INPUT/bus_clk
    SLICE_X30Y76         FDRE                                         r  controllor/FILE_INPUT/call_stack_reg[8][2]/C
                         clock pessimism              0.130    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.473    controllor/FILE_INPUT/call_stack_reg[8][2]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -12.058    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 controllor/FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/call_stack_reg[8][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.757ns (19.317%)  route 7.339ns (80.683%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.654     2.962    controllor/FILE_INPUT/bus_clk
    SLICE_X18Y67         FDSE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDSE (Prop_fdse_C_Q)         0.456     3.418 f  controllor/FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=65, routed)          1.323     4.741    controllor/FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X20Y69         LUT5 (Prop_lut5_I1_O)        0.124     4.865 r  controllor/FILE_INPUT/alt_top[0]_i_26/O
                         net (fo=2, routed)           0.719     5.584    controllor/FILE_INPUT/alt_top[0]_i_26_n_0
    SLICE_X20Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.708 f  controllor/FILE_INPUT/alt_top[0]_i_18/O
                         net (fo=5, routed)           0.840     6.548    controllor/FILE_INPUT/alt_top[0]_i_18_n_0
    SLICE_X19Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.672 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_6/O
                         net (fo=254, routed)         1.212     7.884    controllor/FILE_INPUT/ID[2]
    SLICE_X19Y73         LUT4 (Prop_lut4_I0_O)        0.152     8.036 r  controllor/FILE_INPUT/call_stack[117][6]_i_2/O
                         net (fo=4, routed)           0.654     8.691    controllor/FILE_INPUT/call_stack[117][6]_i_2_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.326     9.017 r  controllor/FILE_INPUT/call_stack[287][6]_i_4/O
                         net (fo=5, routed)           0.866     9.883    controllor/FILE_INPUT/call_stack[287][6]_i_4_n_0
    SLICE_X26Y80         LUT5 (Prop_lut5_I2_O)        0.119    10.002 r  controllor/FILE_INPUT/call_stack[8][6]_i_5/O
                         net (fo=11, routed)          1.190    11.193    controllor/FILE_INPUT/call_stack[8][6]_i_5_n_0
    SLICE_X30Y76         LUT6 (Prop_lut6_I4_O)        0.332    11.525 r  controllor/FILE_INPUT/call_stack[8][6]_i_1/O
                         net (fo=7, routed)           0.533    12.058    controllor/FILE_INPUT/call_stack[8]_575
    SLICE_X30Y76         FDRE                                         r  controllor/FILE_INPUT/call_stack_reg[8][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.474    12.666    controllor/FILE_INPUT/bus_clk
    SLICE_X30Y76         FDRE                                         r  controllor/FILE_INPUT/call_stack_reg[8][5]/C
                         clock pessimism              0.130    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X30Y76         FDRE (Setup_fdre_C_CE)      -0.169    12.473    controllor/FILE_INPUT/call_stack_reg[8][5]
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                         -12.058    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/TEXT_INPUT/ram_doen_sig_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 0.766ns (20.409%)  route 2.987ns (79.591%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 7.677 - 5.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.672     2.980    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X32Y40         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.518     3.498 f  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_4_data_1/Q
                         net (fo=8, routed)           0.847     4.345    xillybus_ins/user_w_write_8_data_w[1]
    SLICE_X31Y40         LUT4 (Prop_lut4_I0_O)        0.124     4.469 f  xillybus_ins/time_count_sig[0]_i_3/O
                         net (fo=1, routed)           0.455     4.923    xillybus_ins/time_count_sig[0]_i_3_n_0
    SLICE_X31Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.047 r  xillybus_ins/time_count_sig[0]_i_1/O
                         net (fo=77, routed)          1.686     6.733    controllor/TEXT_INPUT/start_to_parse
    SLICE_X15Y65         FDRE                                         r  controllor/TEXT_INPUT/ram_doen_sig_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.485     7.677    controllor/TEXT_INPUT/bus_clk
    SLICE_X15Y65         FDRE                                         r  controllor/TEXT_INPUT/ram_doen_sig_reg/C  (IS_INVERTED)
                         clock pessimism              0.116     7.793    
                         clock uncertainty           -0.154     7.639    
    SLICE_X15Y65         FDRE (Setup_fdre_C_R)       -0.426     7.213    controllor/TEXT_INPUT/ram_doen_sig_reg
  -------------------------------------------------------------------
                         required time                          7.213    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 controllor/TEXT_INPUT/out_num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/TEXT_INPUT/addr_in_rd2_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.867%)  route 2.760ns (73.133%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.687 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.669     2.977    controllor/TEXT_INPUT/bus_clk
    SLICE_X6Y58          FDRE                                         r  controllor/TEXT_INPUT/out_num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     3.495 f  controllor/TEXT_INPUT/out_num_reg[11]/Q
                         net (fo=3, routed)           0.806     4.301    controllor/TEXT_INPUT/out_num_reg_n_0_[11]
    SLICE_X6Y58          LUT4 (Prop_lut4_I1_O)        0.124     4.425 f  controllor/TEXT_INPUT/out_num[30]_i_16/O
                         net (fo=1, routed)           0.452     4.877    controllor/TEXT_INPUT/out_num[30]_i_16_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124     5.001 f  controllor/TEXT_INPUT/out_num[30]_i_8/O
                         net (fo=1, routed)           0.433     5.435    controllor/TEXT_INPUT/out_num[30]_i_8_n_0
    SLICE_X7Y58          LUT3 (Prop_lut3_I0_O)        0.124     5.559 r  controllor/TEXT_INPUT/out_num[30]_i_5/O
                         net (fo=3, routed)           0.423     5.981    controllor/TEXT_INPUT/out_num[30]_i_5_n_0
    SLICE_X7Y57          LUT2 (Prop_lut2_I0_O)        0.124     6.105 r  controllor/TEXT_INPUT/addr_in_rd2[10]_i_1/O
                         net (fo=11, routed)          0.646     6.751    controllor/TEXT_INPUT/addr_in_rd2[10]_i_1_n_0
    SLICE_X6Y57          FDRE                                         r  controllor/TEXT_INPUT/addr_in_rd2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.495     7.687    controllor/TEXT_INPUT/bus_clk
    SLICE_X6Y57          FDRE                                         r  controllor/TEXT_INPUT/addr_in_rd2_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.952    
                         clock uncertainty           -0.154     7.798    
    SLICE_X6Y57          FDRE (Setup_fdre_C_R)       -0.519     7.279    controllor/TEXT_INPUT/addr_in_rd2_reg[10]
  -------------------------------------------------------------------
                         required time                          7.279    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 controllor/TEXT_INPUT/out_num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/TEXT_INPUT/addr_in_rd2_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 fall@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.014ns (26.867%)  route 2.760ns (73.133%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 7.687 - 5.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.669     2.977    controllor/TEXT_INPUT/bus_clk
    SLICE_X6Y58          FDRE                                         r  controllor/TEXT_INPUT/out_num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.518     3.495 f  controllor/TEXT_INPUT/out_num_reg[11]/Q
                         net (fo=3, routed)           0.806     4.301    controllor/TEXT_INPUT/out_num_reg_n_0_[11]
    SLICE_X6Y58          LUT4 (Prop_lut4_I1_O)        0.124     4.425 f  controllor/TEXT_INPUT/out_num[30]_i_16/O
                         net (fo=1, routed)           0.452     4.877    controllor/TEXT_INPUT/out_num[30]_i_16_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124     5.001 f  controllor/TEXT_INPUT/out_num[30]_i_8/O
                         net (fo=1, routed)           0.433     5.435    controllor/TEXT_INPUT/out_num[30]_i_8_n_0
    SLICE_X7Y58          LUT3 (Prop_lut3_I0_O)        0.124     5.559 r  controllor/TEXT_INPUT/out_num[30]_i_5/O
                         net (fo=3, routed)           0.423     5.981    controllor/TEXT_INPUT/out_num[30]_i_5_n_0
    SLICE_X7Y57          LUT2 (Prop_lut2_I0_O)        0.124     6.105 r  controllor/TEXT_INPUT/addr_in_rd2[10]_i_1/O
                         net (fo=11, routed)          0.646     6.751    controllor/TEXT_INPUT/addr_in_rd2[10]_i_1_n_0
    SLICE_X6Y57          FDRE                                         r  controllor/TEXT_INPUT/addr_in_rd2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101     6.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.495     7.687    controllor/TEXT_INPUT/bus_clk
    SLICE_X6Y57          FDRE                                         r  controllor/TEXT_INPUT/addr_in_rd2_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.265     7.952    
                         clock uncertainty           -0.154     7.798    
    SLICE_X6Y57          FDRE (Setup_fdre_C_R)       -0.519     7.279    controllor/TEXT_INPUT/addr_in_rd2_reg[9]
  -------------------------------------------------------------------
                         required time                          7.279    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 controllor/FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/call_stack_reg[25][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 1.757ns (19.674%)  route 7.174ns (80.326%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.654     2.962    controllor/FILE_INPUT/bus_clk
    SLICE_X18Y67         FDSE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDSE (Prop_fdse_C_Q)         0.456     3.418 f  controllor/FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=65, routed)          1.323     4.741    controllor/FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X20Y69         LUT5 (Prop_lut5_I1_O)        0.124     4.865 r  controllor/FILE_INPUT/alt_top[0]_i_26/O
                         net (fo=2, routed)           0.719     5.584    controllor/FILE_INPUT/alt_top[0]_i_26_n_0
    SLICE_X20Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.708 f  controllor/FILE_INPUT/alt_top[0]_i_18/O
                         net (fo=5, routed)           0.840     6.548    controllor/FILE_INPUT/alt_top[0]_i_18_n_0
    SLICE_X19Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.672 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_6/O
                         net (fo=254, routed)         1.212     7.884    controllor/FILE_INPUT/ID[2]
    SLICE_X19Y73         LUT4 (Prop_lut4_I0_O)        0.152     8.036 r  controllor/FILE_INPUT/call_stack[117][6]_i_2/O
                         net (fo=4, routed)           0.654     8.691    controllor/FILE_INPUT/call_stack[117][6]_i_2_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.326     9.017 r  controllor/FILE_INPUT/call_stack[287][6]_i_4/O
                         net (fo=5, routed)           0.866     9.883    controllor/FILE_INPUT/call_stack[287][6]_i_4_n_0
    SLICE_X26Y80         LUT5 (Prop_lut5_I2_O)        0.119    10.002 r  controllor/FILE_INPUT/call_stack[8][6]_i_5/O
                         net (fo=11, routed)          0.873    10.876    controllor/FILE_INPUT/call_stack[8][6]_i_5_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I4_O)        0.332    11.208 r  controllor/FILE_INPUT/call_stack[25][6]_i_1/O
                         net (fo=7, routed)           0.685    11.893    controllor/FILE_INPUT/call_stack[25]_572
    SLICE_X26Y73         FDRE                                         r  controllor/FILE_INPUT/call_stack_reg[25][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.474    12.666    controllor/FILE_INPUT/bus_clk
    SLICE_X26Y73         FDRE                                         r  controllor/FILE_INPUT/call_stack_reg[25][0]/C
                         clock pessimism              0.130    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X26Y73         FDRE (Setup_fdre_C_CE)      -0.205    12.437    controllor/FILE_INPUT/call_stack_reg[25][0]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 controllor/FILE_INPUT/cmd_read_no_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controllor/FILE_INPUT/call_stack_reg[25][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        8.931ns  (logic 1.757ns (19.674%)  route 7.174ns (80.326%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.654     2.962    controllor/FILE_INPUT/bus_clk
    SLICE_X18Y67         FDSE                                         r  controllor/FILE_INPUT/cmd_read_no_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y67         FDSE (Prop_fdse_C_Q)         0.456     3.418 f  controllor/FILE_INPUT/cmd_read_no_reg[0]/Q
                         net (fo=65, routed)          1.323     4.741    controllor/FILE_INPUT/cmd_read_no_reg_n_0_[0]
    SLICE_X20Y69         LUT5 (Prop_lut5_I1_O)        0.124     4.865 r  controllor/FILE_INPUT/alt_top[0]_i_26/O
                         net (fo=2, routed)           0.719     5.584    controllor/FILE_INPUT/alt_top[0]_i_26_n_0
    SLICE_X20Y68         LUT6 (Prop_lut6_I3_O)        0.124     5.708 f  controllor/FILE_INPUT/alt_top[0]_i_18/O
                         net (fo=5, routed)           0.840     6.548    controllor/FILE_INPUT/alt_top[0]_i_18_n_0
    SLICE_X19Y68         LUT6 (Prop_lut6_I2_O)        0.124     6.672 f  controllor/FILE_INPUT/BYTE_TEXT[6]_i_6/O
                         net (fo=254, routed)         1.212     7.884    controllor/FILE_INPUT/ID[2]
    SLICE_X19Y73         LUT4 (Prop_lut4_I0_O)        0.152     8.036 r  controllor/FILE_INPUT/call_stack[117][6]_i_2/O
                         net (fo=4, routed)           0.654     8.691    controllor/FILE_INPUT/call_stack[117][6]_i_2_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.326     9.017 r  controllor/FILE_INPUT/call_stack[287][6]_i_4/O
                         net (fo=5, routed)           0.866     9.883    controllor/FILE_INPUT/call_stack[287][6]_i_4_n_0
    SLICE_X26Y80         LUT5 (Prop_lut5_I2_O)        0.119    10.002 r  controllor/FILE_INPUT/call_stack[8][6]_i_5/O
                         net (fo=11, routed)          0.873    10.876    controllor/FILE_INPUT/call_stack[8][6]_i_5_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I4_O)        0.332    11.208 r  controllor/FILE_INPUT/call_stack[25][6]_i_1/O
                         net (fo=7, routed)           0.685    11.893    controllor/FILE_INPUT/call_stack[25]_572
    SLICE_X26Y73         FDRE                                         r  controllor/FILE_INPUT/call_stack_reg[25][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.474    12.666    controllor/FILE_INPUT/bus_clk
    SLICE_X26Y73         FDRE                                         r  controllor/FILE_INPUT/call_stack_reg[25][1]/C
                         clock pessimism              0.130    12.796    
                         clock uncertainty           -0.154    12.642    
    SLICE_X26Y73         FDRE (Setup_fdre_C_CE)      -0.205    12.437    controllor/FILE_INPUT/call_stack_reg[25][1]
  -------------------------------------------------------------------
                         required time                         12.437    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  0.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_20/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_6_data_20/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.322%)  route 0.218ns (60.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.553     0.894    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X19Y28         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_20/Q
                         net (fo=1, routed)           0.218     1.252    xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data[20]
    SLICE_X22Y27         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_6_data_20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.815     1.185    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X22Y27         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_6_data_20/C
                         clock pessimism             -0.034     1.151    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.075     1.226    xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_6_data_20
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/loop_address_5/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.419%)  route 0.226ns (61.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.554     0.895    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X22Y32         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/loop_address_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y32         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/loop_address_5/Q
                         net (fo=3, routed)           0.226     1.262    xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/loop_address[5]
    SLICE_X21Y34         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.824     1.194    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X21Y34         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_8/C
                         clock pessimism             -0.034     1.160    
    SLICE_X21Y34         FDRE (Hold_fdre_C_D)         0.072     1.232    xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_8
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_15/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_6_data_15/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.157%)  route 0.219ns (60.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.553     0.894    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X19Y28         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_15/Q
                         net (fo=1, routed)           0.219     1.254    xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data[15]
    SLICE_X22Y27         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_6_data_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.815     1.185    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X22Y27         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_6_data_15/C
                         clock pessimism             -0.034     1.151    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.072     1.223    xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_6_data_15
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_23/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_6_data_23/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.534%)  route 0.225ns (61.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.553     0.894    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X19Y28         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_23/Q
                         net (fo=1, routed)           0.225     1.259    xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data[23]
    SLICE_X22Y27         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_6_data_23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.815     1.185    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X22Y27         FDRE                                         r  xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_6_data_23/C
                         clock pessimism             -0.034     1.151    
    SLICE_X22Y27         FDRE (Hold_fdre_C_D)         0.076     1.227    xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_6_data_23
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unit_addr_5_ins/unit_5_addr_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demoarray_reg_0_31_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.436%)  route 0.156ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.580     0.921    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X39Y28         FDRE                                         r  xillybus_ins/xillybus_core_ins/unit_addr_5_ins/unit_5_addr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  xillybus_ins/xillybus_core_ins/unit_addr_5_ins/unit_5_addr_3/Q
                         net (fo=10, routed)          0.156     1.218    demoarray_reg_0_31_0_0/A3
    SLICE_X38Y28         RAMS32                                       r  demoarray_reg_0_31_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.847     1.217    demoarray_reg_0_31_0_0/WCLK
    SLICE_X38Y28         RAMS32                                       r  demoarray_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.283     0.934    
    SLICE_X38Y28         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.174    demoarray_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unit_addr_5_ins/unit_5_addr_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demoarray_reg_0_31_2_2/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.141ns (26.619%)  route 0.389ns (73.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.580     0.921    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X39Y28         FDRE                                         r  xillybus_ins/xillybus_core_ins/unit_addr_5_ins/unit_5_addr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  xillybus_ins/xillybus_core_ins/unit_addr_5_ins/unit_5_addr_3/Q
                         net (fo=10, routed)          0.389     1.450    demoarray_reg_0_31_2_2/A3
    SLICE_X38Y28         RAMS32                                       r  demoarray_reg_0_31_2_2/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.847     1.217    demoarray_reg_0_31_2_2/WCLK
    SLICE_X38Y28         RAMS32                                       r  demoarray_reg_0_31_2_2/SP/CLK
                         clock pessimism             -0.283     0.934    
    SLICE_X38Y28         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.472     1.406    demoarray_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unit_addr_5_ins/unit_5_addr_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demoarray_reg_0_31_1_1/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.568%)  route 0.390ns (73.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.580     0.921    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X39Y28         FDRE                                         r  xillybus_ins/xillybus_core_ins/unit_addr_5_ins/unit_5_addr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  xillybus_ins/xillybus_core_ins/unit_addr_5_ins/unit_5_addr_3/Q
                         net (fo=10, routed)          0.390     1.451    demoarray_reg_0_31_1_1/A3
    SLICE_X38Y28         RAMS32                                       r  demoarray_reg_0_31_1_1/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.847     1.217    demoarray_reg_0_31_1_1/WCLK
    SLICE_X38Y28         RAMS32                                       r  demoarray_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.283     0.934    
    SLICE_X38Y28         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.473     1.407    demoarray_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/unit_addr_5_ins/unit_5_addr_3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            demoarray_reg_0_31_3_3/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.013%)  route 0.172ns (54.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.580     0.921    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X39Y28         FDRE                                         r  xillybus_ins/xillybus_core_ins/unit_addr_5_ins/unit_5_addr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  xillybus_ins/xillybus_core_ins/unit_addr_5_ins/unit_5_addr_3/Q
                         net (fo=10, routed)          0.172     1.234    demoarray_reg_0_31_3_3/A3
    SLICE_X38Y28         RAMS32                                       r  demoarray_reg_0_31_3_3/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.847     1.217    demoarray_reg_0_31_3_3/WCLK
    SLICE_X38Y28         RAMS32                                       r  demoarray_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.283     0.934    
    SLICE_X38Y28         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.256     1.190    demoarray_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_26/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/bar_registers_ins/endian_reg_26/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.310%)  route 0.237ns (62.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.561     0.901    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X19Y38         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_26/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data_26/Q
                         net (fo=6, routed)           0.237     1.279    xillybus_ins/xillybus_core_ins/axi4_slave_ins/reg_wr_data[26]
    SLICE_X23Y37         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/endian_reg_26/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.824     1.194    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X23Y37         FDRE                                         r  xillybus_ins/xillybus_core_ins/bar_registers_ins/endian_reg_26/C
                         clock pessimism             -0.034     1.160    
    SLICE_X23Y37         FDRE (Hold_fdre_C_D)         0.075     1.235    xillybus_ins/xillybus_core_ins/bar_registers_ins/endian_reg_26
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/loop_address_20/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_23/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.578%)  route 0.215ns (60.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.556     0.897    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X22Y36         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/loop_address_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y36         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/loop_address_20/Q
                         net (fo=3, routed)           0.215     1.253    xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/loop_address[20]
    SLICE_X21Y37         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.826     1.196    xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X21Y37         FDRE                                         r  xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_23/C
                         clock pessimism             -0.034     1.162    
    SLICE_X21Y37         FDRE (Hold_fdre_C_D)         0.046     1.208    xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/M_AXI_ACP_ARADDR_23
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y6   fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y6   fifo_32/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y13  xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/Mram_dma_address/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   audio_ins/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y6   audio_ins/playback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y23  controllor/TEXT_INPUT/MEMORY/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y22  controllor/TEXT_INPUT/MEMORY/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y4   audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y4   audio_ins/record_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y27   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y27   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y33  xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_unitr_2_offsets10/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y33  xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_unitr_2_offsets10/RAMB/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y36  litearray0_reg_0_31_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y36  litearray0_reg_0_31_5_5/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y36  litearray0_reg_0_31_6_6/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y36  litearray0_reg_0_31_7_7/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y37   litearray1_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y37   litearray1_reg_0_31_1_1/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram51/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram51/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram52/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X6Y24   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram52/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y24   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y24   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y24   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram62/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X8Y24   xillybus_ins/xillybus_core_ins/axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram62/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y29  xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_unitr_2_offsets1/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y29  xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_unitr_2_offsets1/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0   audio_ins/plle2_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0   audio_ins/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0   audio_ins/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0   audio_ins/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0   audio_ins/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0   audio_ins/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  audio_mclk_OBUF
  To Clock:  audio_mclk_OBUF

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       76.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         audio_mclk_OBUF
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { audio_ins/plle2_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         83.333      82.084     PLLE2_ADV_X0Y0  audio_ins/plle2_adv_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       83.333      76.667     PLLE2_ADV_X0Y0  audio_ins/plle2_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_fb
  To Clock:  clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fb
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { audio_ins/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  audio_ins/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  audio_ins/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y0  audio_ins/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  audio_ins/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clk_fb
  To Clock:  vga_clk_ins/clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clk_fb
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout0
  To Clock:  vga_clk_ins/clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clkout0
Waveform(ns):       { 0.000 1.538 }
Period(ns):         3.077
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y74     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/clock_serdes/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y73     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/clock_serdes/slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y92     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/serdes/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y91     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/serdes/slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y98     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/serdes/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y97     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/serdes/slave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y96     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/serdes/master/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.077       1.410      OLOGIC_X0Y95     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/serdes/slave/CLK
Min Period  n/a     BUFIO/I             n/a            1.666         3.077       1.411      BUFIO_X0Y5       xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/serdes_clk_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.077       1.828      MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.077       210.283    MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout1
  To Clock:  vga_clk_ins/clkout1

Setup :            0  Failing Endpoints,  Worst Slack        8.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.839ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 1.200ns (18.530%)  route 5.276ns (81.469%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 20.251 - 15.385 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.816     5.280    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X39Y84         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     5.736 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_1/Q
                         net (fo=12, routed)          1.304     7.040    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[1]
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.164 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o2/O
                         net (fo=1, routed)           0.582     7.746    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o2
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.870 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.828     8.698    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X38Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.822 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          0.729     9.551    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X39Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.675 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_A3/O
                         net (fo=1, routed)           1.012    10.687    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_A[2]
    SLICE_X39Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.811 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]11/O
                         net (fo=1, routed)           0.821    11.632    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.756 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[4]11/O
                         net (fo=1, routed)           0.000    11.756    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[4]
    SLICE_X38Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.755    20.251    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X38Y83         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_4/C
                         clock pessimism              0.388    20.640    
                         clock uncertainty           -0.121    20.518    
    SLICE_X38Y83         FDRE (Setup_fdre_C_D)        0.077    20.595    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_4
  -------------------------------------------------------------------
                         required time                         20.595    
                         arrival time                         -11.756    
  -------------------------------------------------------------------
                         slack                                  8.839    

Slack (MET) :             9.144ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        6.171ns  (logic 1.262ns (20.450%)  route 4.909ns (79.550%))
  Logic Levels:           6  (LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 20.321 - 15.385 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.887     5.351    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X34Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/Q
                         net (fo=8, routed)           1.000     6.869    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[2]
    SLICE_X35Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.993 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2/O
                         net (fo=1, routed)           0.665     7.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.782 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.888     8.670    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.794 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          0.890     9.684    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.808 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]1/O
                         net (fo=2, routed)           0.664    10.472    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.124    10.596 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]11/O
                         net (fo=1, routed)           0.802    11.398    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.124    11.522 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[4]11/O
                         net (fo=1, routed)           0.000    11.522    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[4]
    SLICE_X34Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.825    20.321    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X34Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_4/C
                         clock pessimism              0.389    20.711    
                         clock uncertainty           -0.121    20.589    
    SLICE_X34Y94         FDRE (Setup_fdre_C_D)        0.077    20.666    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_4
  -------------------------------------------------------------------
                         required time                         20.666    
                         arrival time                         -11.522    
  -------------------------------------------------------------------
                         slack                                  9.144    

Slack (MET) :             9.577ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 1.076ns (18.896%)  route 4.618ns (81.104%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 20.257 - 15.385 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.817     5.281    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y86         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     5.737 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/Q
                         net (fo=6, routed)           1.472     7.208    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2[1]
    SLICE_X41Y92         LUT4 (Prop_lut4_I2_O)        0.124     7.332 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o4/O
                         net (fo=3, routed)           0.690     8.022    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o4
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.146 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          1.004     9.150    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.274 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]1/O
                         net (fo=2, routed)           0.828    10.102    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.124    10.226 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]11/O
                         net (fo=1, routed)           0.625    10.851    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_cy[2]
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.975 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[4]11/O
                         net (fo=1, routed)           0.000    10.975    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[4]
    SLICE_X40Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.761    20.257    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_4/C
                         clock pessimism              0.387    20.645    
                         clock uncertainty           -0.121    20.523    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)        0.029    20.552    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_4
  -------------------------------------------------------------------
                         required time                         20.552    
                         arrival time                         -10.975    
  -------------------------------------------------------------------
                         slack                                  9.577    

Slack (MET) :             9.938ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.138ns (21.398%)  route 4.180ns (78.602%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 20.323 - 15.385 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.887     5.351    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X34Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/Q
                         net (fo=8, routed)           1.000     6.869    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[2]
    SLICE_X35Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.993 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2/O
                         net (fo=1, routed)           0.665     7.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.782 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.888     8.670    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.794 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          0.792     9.586    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X34Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.710 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[1]1/O
                         net (fo=3, routed)           0.835    10.545    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[1]
    SLICE_X33Y95         LUT6 (Prop_lut6_I5_O)        0.124    10.669 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[1]11/O
                         net (fo=1, routed)           0.000    10.669    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[1]
    SLICE_X33Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.827    20.323    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X33Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1/C
                         clock pessimism              0.376    20.700    
                         clock uncertainty           -0.121    20.578    
    SLICE_X33Y95         FDRE (Setup_fdre_C_D)        0.029    20.607    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_1
  -------------------------------------------------------------------
                         required time                         20.607    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                  9.938    

Slack (MET) :             10.087ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 1.138ns (21.663%)  route 4.115ns (78.337%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 20.321 - 15.385 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.887     5.351    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X34Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/Q
                         net (fo=8, routed)           1.000     6.869    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[2]
    SLICE_X35Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.993 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2/O
                         net (fo=1, routed)           0.665     7.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.782 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.888     8.670    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.794 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          0.890     9.684    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X35Y95         LUT6 (Prop_lut6_I5_O)        0.124     9.808 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]1/O
                         net (fo=2, routed)           0.672    10.480    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]
    SLICE_X34Y95         LUT5 (Prop_lut5_I3_O)        0.124    10.604 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[2]11/O
                         net (fo=1, routed)           0.000    10.604    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[2]
    SLICE_X34Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.825    20.321    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X34Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
                         clock pessimism              0.414    20.736    
                         clock uncertainty           -0.121    20.614    
    SLICE_X34Y95         FDRE (Setup_fdre_C_D)        0.077    20.691    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2
  -------------------------------------------------------------------
                         required time                         20.691    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                 10.087    

Slack (MET) :             10.191ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 1.076ns (21.086%)  route 4.027ns (78.914%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 20.252 - 15.385 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.816     5.280    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X39Y84         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.456     5.736 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_1/Q
                         net (fo=12, routed)          1.304     7.040    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[1]
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.124     7.164 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o2/O
                         net (fo=1, routed)           0.582     7.746    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o2
    SLICE_X38Y83         LUT6 (Prop_lut6_I5_O)        0.124     7.870 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.828     8.698    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X38Y84         LUT6 (Prop_lut6_I5_O)        0.124     8.822 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          0.487     9.309    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X39Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.433 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]1/O
                         net (fo=2, routed)           0.826    10.259    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]
    SLICE_X39Y84         LUT5 (Prop_lut5_I3_O)        0.124    10.383 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[2]11/O
                         net (fo=1, routed)           0.000    10.383    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[2]
    SLICE_X39Y84         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.756    20.252    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X39Y84         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_2/C
                         clock pessimism              0.412    20.665    
                         clock uncertainty           -0.121    20.543    
    SLICE_X39Y84         FDRE (Setup_fdre_C_D)        0.031    20.574    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_2
  -------------------------------------------------------------------
                         required time                         20.574    
                         arrival time                         -10.383    
  -------------------------------------------------------------------
                         slack                                 10.191    

Slack (MET) :             10.292ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 1.014ns (20.687%)  route 3.888ns (79.313%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.887     5.351    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X34Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/Q
                         net (fo=8, routed)           1.000     6.869    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[2]
    SLICE_X35Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.993 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2/O
                         net (fo=1, routed)           0.665     7.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.782 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.888     8.670    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.794 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          1.334    10.128    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X40Y95         LUT2 (Prop_lut2_I1_O)        0.124    10.252 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_qnine[3]_qnine[7]_MUX_95_o11/O
                         net (fo=1, routed)           0.000    10.252    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[3]_qnine[7]
    SLICE_X40Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_3/C
                         clock pessimism              0.376    20.635    
                         clock uncertainty           -0.121    20.513    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.031    20.544    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_3
  -------------------------------------------------------------------
                         required time                         20.544    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                 10.292    

Slack (MET) :             10.328ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.945ns  (logic 0.952ns (19.253%)  route 3.993ns (80.747%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.817     5.281    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y86         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.456     5.737 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2_1/Q
                         net (fo=6, routed)           1.472     7.208    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n2[1]
    SLICE_X41Y92         LUT4 (Prop_lut4_I2_O)        0.124     7.332 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o4/O
                         net (fo=3, routed)           0.690     8.022    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o4
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.146 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          1.004     9.150    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X39Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.274 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]1/O
                         net (fo=2, routed)           0.827    10.101    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_lut[2]
    SLICE_X40Y93         LUT5 (Prop_lut5_I3_O)        0.124    10.225 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_GND_7_o_GND_7_o_mux_44_OUT_rs_xor[2]11/O
                         net (fo=1, routed)           0.000    10.225    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/GND_7_o_GND_7_o_mux_44_OUT[2]
    SLICE_X40Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_2/C
                         clock pessimism              0.387    20.646    
                         clock uncertainty           -0.121    20.524    
    SLICE_X40Y93         FDRE (Setup_fdre_C_D)        0.029    20.553    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/cnt_2
  -------------------------------------------------------------------
                         required time                         20.553    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                 10.328    

Slack (MET) :             10.367ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 1.014ns (21.011%)  route 3.812ns (78.989%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.887     5.351    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X34Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/Q
                         net (fo=8, routed)           1.000     6.869    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[2]
    SLICE_X35Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.993 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2/O
                         net (fo=1, routed)           0.665     7.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.782 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.888     8.670    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.794 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          1.259    10.053    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.177 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_qnine[4]_qnine[7]_MUX_94_o11/O
                         net (fo=1, routed)           0.000    10.177    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[4]_qnine[7]
    SLICE_X40Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_4/C
                         clock pessimism              0.376    20.635    
                         clock uncertainty           -0.121    20.513    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.031    20.544    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_4
  -------------------------------------------------------------------
                         required time                         20.544    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                 10.367    

Slack (MET) :             10.375ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_5/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        4.819ns  (logic 1.014ns (21.041%)  route 3.805ns (78.959%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 20.258 - 15.385 ) 
    Source Clock Delay      (SCD):    5.351ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           1.063     3.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.537     4.464 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.887     5.351    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X34Y95         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDRE (Prop_fdre_C_Q)         0.518     5.869 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt_2/Q
                         net (fo=8, routed)           1.000     6.869    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[2]
    SLICE_X35Y93         LUT4 (Prop_lut4_I3_O)        0.124     6.993 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2/O
                         net (fo=1, routed)           0.665     7.658    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o2
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.782 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3/O
                         net (fo=3, routed)           0.888     8.670    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o3
    SLICE_X34Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.794 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o5/O
                         net (fo=18, routed)          1.252    10.046    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/cnt[4]_GND_7_o_OR_67_o
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.124    10.170 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_qnine[5]_qnine[7]_MUX_93_o11/O
                         net (fo=1, routed)           0.000    10.170    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[5]_qnine[7]
    SLICE_X40Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_5/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.762    20.258    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_5/C
                         clock pessimism              0.376    20.635    
                         clock uncertainty           -0.121    20.513    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.032    20.545    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_5
  -------------------------------------------------------------------
                         required time                         20.545    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                 10.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_6/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.265     1.469    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_6/Q
                         net (fo=1, routed)           0.054     1.664    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[6]
    SLICE_X37Y93         LUT2 (Prop_lut2_I0_O)        0.045     1.709 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_qnine[6]_qnine[7]_MUX_92_o11/O
                         net (fo=1, routed)           0.000     1.709    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[6]_qnine[7]
    SLICE_X37Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.300     1.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X37Y93         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_6/C
                         clock pessimism             -0.454     1.482    
    SLICE_X37Y93         FDRE (Hold_fdre_C_D)         0.092     1.574    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_6
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_0/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_0/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.265     1.469    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X39Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine_0/Q
                         net (fo=1, routed)           0.091     1.701    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[0]
    SLICE_X38Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.746 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_qnine[0]_qnine[7]_MUX_98_o11/O
                         net (fo=1, routed)           0.000     1.746    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qnine[0]_qnine[7]
    SLICE_X38Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.300     1.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X38Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_0/C
                         clock pessimism             -0.454     1.482    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.121     1.603    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_0
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_5/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.259     1.463    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_2/Q
                         net (fo=6, routed)           0.095     1.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1[2]
    SLICE_X41Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.744 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_qxor[5]_qxor[5]_MUX_88_o11/O
                         net (fo=1, routed)           0.000     1.744    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qxor[5]_qxor[5]
    SLICE_X41Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_5/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.295     1.931    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_5/C
                         clock pessimism             -0.455     1.476    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.092     1.568    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_5
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_7/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.461%)  route 0.098ns (34.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.259     1.463    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_2/Q
                         net (fo=6, routed)           0.098     1.702    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1[2]
    SLICE_X41Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.747 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_qxor[7]_qxor[7]_MUX_87_o11/O
                         net (fo=1, routed)           0.000     1.747    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qxor[7]_qxor[7]
    SLICE_X41Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_7/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.295     1.931    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_7/C
                         clock pessimism             -0.455     1.476    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.092     1.568    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_7
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_5/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_5/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.259     1.463    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y86         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten_5/Q
                         net (fo=1, routed)           0.114     1.742    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/qten[5]
    SLICE_X42Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.787 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mmux_c1_d[3]_qten[9]_mux_47_OUT61/O
                         net (fo=1, routed)           0.000     1.787    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/c1_d[3]_qten[9]_mux_47_OUT[5]
    SLICE_X42Y88         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_5/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.298     1.934    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y88         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_5/C
                         clock pessimism             -0.453     1.481    
    SLICE_X42Y88         FDRE (Hold_fdre_C_D)         0.121     1.602    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/data_out_5
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_9/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_9/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.265     1.469    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X38Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.148     1.617 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten_9/Q
                         net (fo=1, routed)           0.059     1.677    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qten[9]
    SLICE_X38Y94         LUT2 (Prop_lut2_I0_O)        0.098     1.775 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_c1_d[3]_qten[9]_mux_47_OUT101/O
                         net (fo=1, routed)           0.000     1.775    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/c1_d[3]_qten[9]_mux_47_OUT[9]
    SLICE_X38Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_9/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.300     1.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X38Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_9/C
                         clock pessimism             -0.467     1.469    
    SLICE_X38Y94         FDRE (Hold_fdre_C_D)         0.120     1.589    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/data_out_9
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qxor_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_0/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.361%)  route 0.122ns (39.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.454ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.264     1.468    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y90         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qxor_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qxor_1/Q
                         net (fo=4, routed)           0.122     1.731    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/qxor[1]
    SLICE_X37Y90         LUT6 (Prop_lut6_I2_O)        0.045     1.776 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_rs_lut[0]2/O
                         net (fo=1, routed)           0.000     1.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mmux_BUS_0017_BUS_0010_mux_31_OUT_rs_lut[0]
    SLICE_X37Y90         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.299     1.935    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X37Y90         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_0/C
                         clock pessimism             -0.454     1.481    
    SLICE_X37Y90         FDRE (Hold_fdre_C_D)         0.091     1.572    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/n2_0
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_4/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.674%)  route 0.161ns (46.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.453ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.262     1.466    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y91         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten_4/Q
                         net (fo=1, routed)           0.161     1.768    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qten[4]
    SLICE_X42Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.813 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_c1_d[3]_qten[9]_mux_47_OUT51/O
                         net (fo=1, routed)           0.000     1.813    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/c1_d[3]_qten[9]_mux_47_OUT[4]
    SLICE_X42Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.300     1.936    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y94         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_4/C
                         clock pessimism             -0.453     1.483    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120     1.603    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/data_out_4
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.259     1.463    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/Q
                         net (fo=6, routed)           0.131     1.735    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1[3]
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.045     1.780 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_qxor[1]_qxor[1]_MUX_90_o11/O
                         net (fo=1, routed)           0.000     1.780    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qxor[1]_qxor[1]
    SLICE_X41Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.295     1.931    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_1/C
                         clock pessimism             -0.455     1.476    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.091     1.567    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_1
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.363     1.112    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     1.204 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.259     1.463    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1_3/Q
                         net (fo=6, routed)           0.132     1.736    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/n1[3]
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.045     1.781 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/Mmux_qxor[3]_qxor[3]_MUX_89_o11/O
                         net (fo=1, routed)           0.000     1.781    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qxor[3]_qxor[3]
    SLICE_X41Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.295     1.931    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y85         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_3/C
                         clock pessimism             -0.455     1.476    
    SLICE_X41Y85         FDRE (Hold_fdre_C_D)         0.092     1.568    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/qnine_3
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clkout1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         15.385      12.211     BUFR_X0Y5        xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y74     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/clock_serdes/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y73     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/clock_serdes/slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y92     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/serdes/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y91     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/serdes/slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y98     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/serdes/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y97     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/serdes/slave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y96     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/serdes/master/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         15.385      13.718     OLOGIC_X0Y95     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/serdes/slave/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y71     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y71     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X32Y82     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y71     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y71     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X32Y82     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y84     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y84     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X39Y84     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X38Y83     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/cnt_4/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y71     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y71     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y71     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X42Y71     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X32Y82     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X32Y82     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X42Y72     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_0/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X42Y72     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_0/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X42Y72     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_1/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         7.692       7.192      SLICE_X42Y72     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/debounce_dvi_1/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout2
  To Clock:  vga_clk_ins/clkout2

Setup :            0  Failing Endpoints,  Worst Slack        2.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[13]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_red[0]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 4.073ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.756     6.266    xillybus_ins/vga_clk
    OLOGIC_X0Y86         FDCE                                         r  xillybus_ins/vga_iob_ff[13]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         FDCE (Prop_fdce_C_Q)         0.472     6.738 r  xillybus_ins/vga_iob_ff[13]/Q
                         net (fo=1, routed)           0.001     6.739    vga4_red_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.601    10.340 r  vga4_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.340    vga4_red[0]
    M19                                                               r  vga4_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.340    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[1]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 4.063ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.266ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.756     6.266    xillybus_ins/vga_clk
    OLOGIC_X0Y85         FDCE                                         r  xillybus_ins/vga_iob_ff[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         FDCE (Prop_fdce_C_Q)         0.472     6.738 r  xillybus_ins/vga_iob_ff[3]/Q
                         net (fo=1, routed)           0.001     6.739    vga4_blue_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.591    10.330 r  vga4_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.330    vga4_blue[1]
    M20                                                               r  vga4_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_vsync
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 4.024ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.290ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.780     6.290    xillybus_ins/vga_clk
    OLOGIC_X0Y49         FDCE                                         r  xillybus_ins/vga_iob_ff[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y49         FDCE (Prop_fdce_C_Q)         0.472     6.762 r  xillybus_ins/vga_iob_ff[0]/Q
                         net (fo=1, routed)           0.001     6.763    vga_vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.552    10.315 r  vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.315    vga_vsync
    R19                                                               r  vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[14]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_red[1]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 4.038ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.752     6.262    xillybus_ins/vga_clk
    OLOGIC_X0Y81         FDCE                                         r  xillybus_ins/vga_iob_ff[14]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         FDCE (Prop_fdce_C_Q)         0.472     6.734 r  xillybus_ins/vga_iob_ff[14]/Q
                         net (fo=1, routed)           0.001     6.735    vga4_red_OBUF[1]
    L20                  OBUF (Prop_obuf_I_O)         3.566    10.301 r  vga4_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.301    vga4_red[1]
    L20                                                               r  vga4_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[9]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[2]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.037ns  (logic 4.036ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.262ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.752     6.262    xillybus_ins/vga_clk
    OLOGIC_X0Y82         FDCE                                         r  xillybus_ins/vga_iob_ff[9]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         FDCE (Prop_fdce_C_Q)         0.472     6.734 r  xillybus_ins/vga_iob_ff[9]/Q
                         net (fo=1, routed)           0.001     6.735    vga4_green_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.564    10.299 r  vga4_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.299    vga4_green[2]
    L19                                                               r  vga4_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[0]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 4.021ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.763     6.273    xillybus_ins/vga_clk
    OLOGIC_X0Y21         FDCE                                         r  xillybus_ins/vga_iob_ff[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y21         FDCE (Prop_fdce_C_Q)         0.472     6.745 r  xillybus_ins/vga_iob_ff[2]/Q
                         net (fo=1, routed)           0.001     6.746    vga4_blue_OBUF[0]
    P20                  OBUF (Prop_obuf_I_O)         3.549    10.295 r  vga4_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.295    vga4_blue[0]
    P20                                                               r  vga4_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[1]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 4.021ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.273ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.763     6.273    xillybus_ins/vga_clk
    OLOGIC_X0Y22         FDCE                                         r  xillybus_ins/vga_iob_ff[8]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         FDCE (Prop_fdce_C_Q)         0.472     6.745 r  xillybus_ins/vga_iob_ff[8]/Q
                         net (fo=1, routed)           0.001     6.746    vga4_green_OBUF[1]
    N20                  OBUF (Prop_obuf_I_O)         3.549    10.295 r  vga4_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.295    vga4_green[1]
    N20                                                               r  vga4_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.295    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[1]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga_hsync
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 4.021ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.271ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.761     6.271    xillybus_ins/vga_clk
    OLOGIC_X0Y23         FDCE                                         r  xillybus_ins/vga_iob_ff[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y23         FDCE (Prop_fdce_C_Q)         0.472     6.743 r  xillybus_ins/vga_iob_ff[1]/Q
                         net (fo=1, routed)           0.001     6.744    vga_hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.549    10.293 r  vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.293    vga_hsync
    P19                                                               r  vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.293    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[10]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_green[3]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 4.018ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.748     6.258    xillybus_ins/vga_clk
    OLOGIC_X0Y79         FDCE                                         r  xillybus_ins/vga_iob_ff[10]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         FDCE (Prop_fdce_C_Q)         0.472     6.730 r  xillybus_ins/vga_iob_ff[10]/Q
                         net (fo=1, routed)           0.001     6.731    vga4_green_OBUF[3]
    J19                  OBUF (Prop_obuf_I_O)         3.546    10.276 r  vga4_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.276    vga4_green[3]
    J19                                                               r  vga4_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.276    
  -------------------------------------------------------------------
                         slack                                  2.351    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 xillybus_ins/vga_iob_ff[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga4_blue[2]
                            (output port clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Max at Slow Process Corner
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 4.015ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.500ns
  Clock Path Skew:        -3.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 18.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.258ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.748     6.258    xillybus_ins/vga_clk
    OLOGIC_X0Y80         FDCE                                         r  xillybus_ins/vga_iob_ff[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         FDCE (Prop_fdce_C_Q)         0.472     6.730 r  xillybus_ins/vga_iob_ff[4]/Q
                         net (fo=1, routed)           0.001     6.731    vga4_blue_OBUF[2]
    K19                  OBUF (Prop_obuf_I_O)         3.543    10.274 r  vga4_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.274    vga4_blue[2]
    K19                                                               r  vga4_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
                         clock pessimism              0.199    15.583    
                         clock uncertainty           -0.121    15.462    
                         output delay                -5.500     9.962    
  -------------------------------------------------------------------
                         required time                         12.628    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  2.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.186ns (41.919%)  route 0.258ns (58.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.561     1.749    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y40         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.890 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank/Q
                         net (fo=25, routed)          0.258     2.147    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank
    SLICE_X21Y38         LUT5 (Prop_lut5_I0_O)        0.045     2.192 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[7]_GND_12_o_mux_27_OUT21/O
                         net (fo=1, routed)           0.000     2.192    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_data[7]_GND_12_o_mux_27_OUT[1]
    SLICE_X21Y38         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.830     2.286    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y38         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_1/C
                         clock pessimism             -0.273     2.013    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.092     2.105    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_1
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.192    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.567     1.755    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X7Y8           FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.141     1.896 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.056     1.952    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X7Y8           FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.835     2.291    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X7Y8           FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.536     1.755    
    SLICE_X7Y8           FDCE (Hold_fdce_C_D)         0.075     1.830    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.567     1.755    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X9Y9           FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.896 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.056     1.952    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[8]
    SLICE_X9Y9           FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.835     2.291    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X9Y9           FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.536     1.755    
    SLICE_X9Y9           FDCE (Hold_fdce_C_D)         0.075     1.830    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.584     1.772    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y12          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.141     1.913 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.969    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X3Y12          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.851     2.307    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y12          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.535     1.772    
    SLICE_X3Y12          FDPE (Hold_fdpe_C_D)         0.075     1.847    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_7/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.521%)  route 0.310ns (62.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.561     1.749    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y40         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.890 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank/Q
                         net (fo=25, routed)          0.310     2.199    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/blank
    SLICE_X21Y38         LUT5 (Prop_lut5_I0_O)        0.045     2.244 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/Mmux_fifo_rd_data[23]_GND_12_o_mux_25_OUT81/O
                         net (fo=1, routed)           0.000     2.244    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_data[23]_GND_12_o_mux_25_OUT[7]
    SLICE_X21Y38         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_7/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.830     2.286    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y38         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_7/C
                         clock pessimism             -0.273     2.013    
    SLICE_X21Y38         FDRE (Hold_fdre_C_D)         0.091     2.104    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_7
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.565     1.753    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.894 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.099     1.993    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[7]
    SLICE_X6Y12          LUT2 (Prop_lut2_I0_O)        0.048     2.041 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc[7]_i_1/O
                         net (fo=1, routed)           0.000     2.041    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc[7]_i_1_n_0
    SLICE_X6Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.832     2.288    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]/C
                         clock pessimism             -0.522     1.766    
    SLICE_X6Y12          FDCE (Hold_fdce_C_D)         0.131     1.897    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun_d/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.561     1.749    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X23Y40         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.890 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun/Q
                         net (fo=1, routed)           0.100     1.990    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun
    SLICE_X25Y39         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun_d/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.828     2.284    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X25Y39         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun_d/C
                         clock pessimism             -0.520     1.764    
    SLICE_X25Y39         FDRE (Hold_fdre_C_D)         0.076     1.840    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/underrun_d
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.565     1.753    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X7Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     1.894 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           0.099     1.993    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q[7]
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.045     2.038 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc[6]_i_1/O
                         net (fo=1, routed)           0.000     2.038    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc[6]_i_1_n_0
    SLICE_X6Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.832     2.288    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X6Y12          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]/C
                         clock pessimism             -0.522     1.766    
    SLICE_X6Y12          FDCE (Hold_fdce_C_D)         0.120     1.886    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.567     1.755    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X8Y9           FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDCE (Prop_fdce_C_Q)         0.164     1.919 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.975    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X8Y9           FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.835     2.291    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X8Y9           FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.536     1.755    
    SLICE_X8Y9           FDCE (Hold_fdce_C_D)         0.064     1.819    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.566     1.754    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X6Y10          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDCE (Prop_fdce_C_Q)         0.164     1.918 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.056     1.974    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X6Y10          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.834     2.290    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X6Y10          FDCE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.536     1.754    
    SLICE_X6Y10          FDCE (Hold_fdce_C_D)         0.064     1.818    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_ins/clkout2
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X2Y16     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y6      xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/I
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y49     xillybus_ins/vga_iob_ff[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y79     xillybus_ins/vga_iob_ff[10]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y65     xillybus_ins/vga_iob_ff[11]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y69     xillybus_ins/vga_iob_ff[12]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y86     xillybus_ins/vga_iob_ff[13]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y81     xillybus_ins/vga_iob_ff[14]/C
Min Period        n/a     FDCE/C              n/a            1.474         15.385      13.911     OLOGIC_X0Y66     xillybus_ins/vga_iob_ff[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y1  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X23Y40     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_unheld/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X23Y40     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X25Y39     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X25Y39     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y41     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/h_strobe/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X27Y40     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hdata_en/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X27Y41     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X27Y41     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X27Y43     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X27Y43     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/hpos_11/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X23Y40     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_unheld/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X23Y40     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/fifo_rd_unheld/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X23Y40     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X23Y40     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X25Y39     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X25Y39     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X25Y39     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X25Y39     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/first_pixel_d_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y41     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/h_strobe/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y41     xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/h_strobe/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_ins/clkout2
  To Clock:  vga_clk_ins/clkout1

Setup :            0  Failing Endpoints,  Worst Slack       10.783ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.783ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_7/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_7/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.456ns (14.400%)  route 2.711ns (85.600%))
  Logic Levels:           0  
  Clock Path Skew:        -1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 20.241 - 15.385 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.673     6.182    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y38         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456     6.638 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_7/Q
                         net (fo=2, routed)           2.711     9.349    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[7]
    SLICE_X40Y74         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_7/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.745    20.241    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y74         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_7/C
                         clock pessimism              0.199    20.440    
                         clock uncertainty           -0.241    20.199    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)       -0.067    20.132    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_7
  -------------------------------------------------------------------
                         required time                         20.132    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                 10.783    

Slack (MET) :             10.871ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        3.070ns  (logic 0.456ns (14.853%)  route 2.614ns (85.147%))
  Logic Levels:           0  
  Clock Path Skew:        -1.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 20.246 - 15.385 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.672     6.181    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y43         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     6.637 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_2/Q
                         net (fo=2, routed)           2.614     9.251    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[2]
    SLICE_X41Y78         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.750    20.246    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y78         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_2/C
                         clock pessimism              0.199    20.445    
                         clock uncertainty           -0.241    20.204    
    SLICE_X41Y78         FDRE (Setup_fdre_C_D)       -0.081    20.123    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_2
  -------------------------------------------------------------------
                         required time                         20.123    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                 10.871    

Slack (MET) :             10.889ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_7/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.456ns (14.781%)  route 2.629ns (85.219%))
  Logic Levels:           0  
  Clock Path Skew:        -1.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 20.246 - 15.385 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.673     6.182    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X27Y38         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.456     6.638 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_7/Q
                         net (fo=2, routed)           2.629     9.267    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[7]
    SLICE_X40Y78         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.750    20.246    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y78         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7/C
                         clock pessimism              0.199    20.445    
                         clock uncertainty           -0.241    20.204    
    SLICE_X40Y78         FDRE (Setup_fdre_C_D)       -0.047    20.157    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_7
  -------------------------------------------------------------------
                         required time                         20.157    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                 10.889    

Slack (MET) :             10.902ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_6/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_6/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.456ns (14.963%)  route 2.592ns (85.037%))
  Logic Levels:           0  
  Clock Path Skew:        -1.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 20.244 - 15.385 ) 
    Source Clock Delay      (SCD):    6.185ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.676     6.185    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y43         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     6.641 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_6/Q
                         net (fo=2, routed)           2.592     9.233    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[6]
    SLICE_X39Y77         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_6/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.748    20.244    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X39Y77         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_6/C
                         clock pessimism              0.199    20.443    
                         clock uncertainty           -0.241    20.202    
    SLICE_X39Y77         FDRE (Setup_fdre_C_D)       -0.067    20.135    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_6
  -------------------------------------------------------------------
                         required time                         20.135    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                 10.902    

Slack (MET) :             10.991ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_7/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_7/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.951ns  (logic 0.456ns (15.455%)  route 2.495ns (84.545%))
  Logic Levels:           0  
  Clock Path Skew:        -1.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 20.247 - 15.385 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.673     6.182    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y38         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.456     6.638 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_7/Q
                         net (fo=2, routed)           2.495     9.133    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[7]
    SLICE_X36Y79         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_7/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.751    20.247    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y79         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_7/C
                         clock pessimism              0.199    20.446    
                         clock uncertainty           -0.241    20.205    
    SLICE_X36Y79         FDRE (Setup_fdre_C_D)       -0.081    20.124    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_7
  -------------------------------------------------------------------
                         required time                         20.124    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                 10.991    

Slack (MET) :             11.002ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_4/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.456ns (15.388%)  route 2.507ns (84.612%))
  Logic Levels:           0  
  Clock Path Skew:        -1.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 20.254 - 15.385 ) 
    Source Clock Delay      (SCD):    6.184ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.675     6.184    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y42         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.456     6.640 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_4/Q
                         net (fo=2, routed)           2.507     9.148    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[4]
    SLICE_X36Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.758    20.254    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_4/C
                         clock pessimism              0.199    20.453    
                         clock uncertainty           -0.241    20.212    
    SLICE_X36Y87         FDRE (Setup_fdre_C_D)       -0.062    20.150    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_4
  -------------------------------------------------------------------
                         required time                         20.150    
                         arrival time                          -9.148    
  -------------------------------------------------------------------
                         slack                                 11.002    

Slack (MET) :             11.085ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_5/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_5/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.456ns (15.761%)  route 2.437ns (84.239%))
  Logic Levels:           0  
  Clock Path Skew:        -1.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 20.247 - 15.385 ) 
    Source Clock Delay      (SCD):    6.179ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.670     6.179    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X25Y39         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     6.635 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_5/Q
                         net (fo=2, routed)           2.437     9.072    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[5]
    SLICE_X40Y79         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_5/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.751    20.247    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y79         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_5/C
                         clock pessimism              0.199    20.446    
                         clock uncertainty           -0.241    20.205    
    SLICE_X40Y79         FDRE (Setup_fdre_C_D)       -0.047    20.158    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_5
  -------------------------------------------------------------------
                         required time                         20.158    
                         arrival time                          -9.072    
  -------------------------------------------------------------------
                         slack                                 11.085    

Slack (MET) :             11.100ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_4/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.871ns  (logic 0.456ns (15.883%)  route 2.415ns (84.117%))
  Logic Levels:           0  
  Clock Path Skew:        -1.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 20.246 - 15.385 ) 
    Source Clock Delay      (SCD):    6.185ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.676     6.185    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y43         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.456     6.641 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_4/Q
                         net (fo=2, routed)           2.415     9.056    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[4]
    SLICE_X41Y78         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.750    20.246    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X41Y78         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_4/C
                         clock pessimism              0.199    20.445    
                         clock uncertainty           -0.241    20.204    
    SLICE_X41Y78         FDRE (Setup_fdre_C_D)       -0.047    20.157    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_4
  -------------------------------------------------------------------
                         required time                         20.157    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 11.100    

Slack (MET) :             11.101ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_4/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_4/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.456ns (15.841%)  route 2.423ns (84.159%))
  Logic Levels:           0  
  Clock Path Skew:        -1.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 20.250 - 15.385 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.672     6.181    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y43         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.456     6.637 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_4/Q
                         net (fo=2, routed)           2.423     9.060    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[4]
    SLICE_X40Y82         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_4/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.754    20.250    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y82         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_4/C
                         clock pessimism              0.199    20.449    
                         clock uncertainty           -0.241    20.208    
    SLICE_X40Y82         FDRE (Setup_fdre_C_D)       -0.047    20.161    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_4
  -------------------------------------------------------------------
                         required time                         20.161    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                 11.101    

Slack (MET) :             11.115ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout1 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.456ns (15.902%)  route 2.412ns (84.098%))
  Logic Levels:           0  
  Clock Path Skew:        -1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 20.254 - 15.385 ) 
    Source Clock Delay      (SCD):    6.182ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.673     6.182    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X27Y38         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.456     6.638 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_3/Q
                         net (fo=2, routed)           2.412     9.050    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[3]
    SLICE_X36Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.960    19.010    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    19.496 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.758    20.254    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X36Y87         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_3/C
                         clock pessimism              0.199    20.453    
                         clock uncertainty           -0.241    20.212    
    SLICE_X36Y87         FDRE (Setup_fdre_C_D)       -0.047    20.165    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_3
  -------------------------------------------------------------------
                         required time                         20.165    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 11.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.164ns (34.863%)  route 0.306ns (65.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.549     1.737    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X32Y71         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.164     1.901 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de/Q
                         net (fo=1, routed)           0.306     2.207    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_de
    SLICE_X32Y82         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.318     1.954    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X32Y82         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2/CLK
                         clock pessimism             -0.231     1.724    
                         clock uncertainty            0.241     1.965    
    SLICE_X32Y82         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.067    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/Mshreg_de_d_2
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.141ns (16.374%)  route 0.720ns (83.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.562     1.750    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y43         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y43         FDRE (Prop_fdre_C_Q)         0.141     1.891 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_2/Q
                         net (fo=1, routed)           0.720     2.611    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[2]
    SLICE_X34Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.314     1.950    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X34Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_2/C
                         clock pessimism             -0.231     1.720    
                         clock uncertainty            0.241     1.961    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.052     2.013    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_2
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_2/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_2/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.141ns (16.081%)  route 0.736ns (83.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.562     1.750    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y43         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.891 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red_2/Q
                         net (fo=1, routed)           0.736     2.627    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_red[2]
    SLICE_X34Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_2/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.314     1.950    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X34Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_2/C
                         clock pessimism             -0.231     1.720    
                         clock uncertainty            0.241     1.961    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.063     2.024    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_2/dvi_encode/d_2
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_0/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_0/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.141ns (15.633%)  route 0.761ns (84.367%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.562     1.750    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X22Y43         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     1.891 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_0/Q
                         net (fo=1, routed)           0.761     2.652    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[0]
    SLICE_X35Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_0/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.314     1.950    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X35Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_0/C
                         clock pessimism             -0.231     1.720    
                         clock uncertainty            0.241     1.961    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.070     2.031    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_0
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.652    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_hsync/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.141ns (15.153%)  route 0.790ns (84.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.564     1.752    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X31Y41         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_hsync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.893 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_hsync/Q
                         net (fo=2, routed)           0.790     2.682    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_hsync
    SLICE_X42Y71         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.288     1.924    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y71         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3/CLK
                         clock pessimism             -0.231     1.694    
                         clock uncertainty            0.241     1.935    
    SLICE_X42Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.052    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c0_d_3
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.682    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.141ns (15.418%)  route 0.774ns (84.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.560     1.748    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X25Y39         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.141     1.889 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_1/Q
                         net (fo=1, routed)           0.774     2.662    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[1]
    SLICE_X34Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.314     1.950    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X34Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_1/C
                         clock pessimism             -0.231     1.720    
                         clock uncertainty            0.241     1.961    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.063     2.024    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_1
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_vsync/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/D
                            (rising edge-triggered cell SRL16E clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.141ns (14.349%)  route 0.842ns (85.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.564     1.752    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X31Y41         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_vsync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.893 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_vsync/Q
                         net (fo=2, routed)           0.842     2.734    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_vsync
    SLICE_X42Y71         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.288     1.924    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X42Y71         SRL16E                                       r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3/CLK
                         clock pessimism             -0.231     1.694    
                         clock uncertainty            0.241     1.935    
    SLICE_X42Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.050    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/Mshreg_c1_d_3
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_1/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_1/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.141ns (14.691%)  route 0.819ns (85.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.560     1.748    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X21Y38         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDRE (Prop_fdre_C_Q)         0.141     1.889 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_1/Q
                         net (fo=1, routed)           0.819     2.708    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[1]
    SLICE_X34Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_1/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.314     1.950    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X34Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_1/C
                         clock pessimism             -0.231     1.720    
                         clock uncertainty            0.241     1.961    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.059     2.020    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_1
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.141ns (14.253%)  route 0.848ns (85.747%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.563     1.751    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X27Y38         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141     1.892 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green_3/Q
                         net (fo=2, routed)           0.848     2.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_green[3]
    SLICE_X40Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.289     1.925    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_3/C
                         clock pessimism             -0.231     1.695    
                         clock uncertainty            0.241     1.936    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.066     2.002    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_1/dvi_encode/d_3
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_3/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_3/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             vga_clk_ins/clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout1 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.141ns (13.802%)  route 0.881ns (86.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.563     1.751    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk
    SLICE_X27Y38         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDRE (Prop_fdre_C_Q)         0.141     1.892 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue_3/Q
                         net (fo=2, routed)           0.881     2.772    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/scan_ins/vga_blue[3]
    SLICE_X40Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_3/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT1
                         net (fo=1, routed)           0.402     1.382    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.636 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/dvi_clk_buf/O
                         net (fo=193, routed)         0.289     1.925    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_clk_w
    SLICE_X40Y70         FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_3/C
                         clock pessimism             -0.231     1.695    
                         clock uncertainty            0.241     1.936    
    SLICE_X40Y70         FDRE (Hold_fdre_C_D)         0.070     2.006    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/dvi_ins/dvichannel_0/dvi_encode/d_3
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.766    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        7.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.549ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.872ns  (logic 0.580ns (30.975%)  route 1.292ns (69.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.725     3.033    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y11          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.456     3.489 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     4.147    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.271 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.635     4.905    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X1Y10          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.545    12.737    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y10          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.230    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X1Y10          FDPE (Recov_fdpe_C_PRE)     -0.359    12.455    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.455    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  7.549    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.580ns (33.732%)  route 1.139ns (66.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.725     3.033    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X2Y11          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.456     3.489 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.658     4.147    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.124     4.271 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.481     4.752    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X4Y10          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.549    12.741    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y10          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.267    13.009    
                         clock uncertainty           -0.154    12.855    
    SLICE_X4Y10          FDPE (Recov_fdpe_C_PRE)     -0.361    12.494    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.494    
                         arrival time                          -4.752    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             8.258ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.692%)  route 0.611ns (59.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.726     3.034    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y10          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDPE (Prop_fdpe_C_Q)         0.419     3.453 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.611     4.064    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y11          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.548    12.740    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y11          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.267    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X3Y11          FDPE (Recov_fdpe_C_PRE)     -0.532    12.322    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                          -4.064    
  -------------------------------------------------------------------
                         slack                                  8.258    

Slack (MET) :             8.312ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.419ns (44.876%)  route 0.515ns (55.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.726     3.034    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y10          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDPE (Prop_fdpe_C_Q)         0.419     3.453 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.515     3.968    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_full_ff_i
    SLICE_X1Y9           FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.545    12.737    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X1Y9           FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.230    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X1Y9           FDPE (Recov_fdpe_C_PRE)     -0.534    12.280    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                  8.312    

Slack (MET) :             8.312ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.419ns (44.876%)  route 0.515ns (55.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.207     1.207    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.726     3.034    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y10          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDPE (Prop_fdpe_C_Q)         0.419     3.453 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.515     3.968    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X1Y9           FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.101    11.101    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        1.545    12.737    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X1Y9           FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X1Y9           FDPE (Recov_fdpe_C_PRE)     -0.534    12.280    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                  8.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.792%)  route 0.194ns (60.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.583     0.924    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y10          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDPE (Prop_fdpe_C_Q)         0.128     1.051 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.194     1.245    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_full_ff_i
    SLICE_X1Y9           FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.850     1.220    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X1Y9           FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.262     0.958    
    SLICE_X1Y9           FDPE (Remov_fdpe_C_PRE)     -0.149     0.809    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.792%)  route 0.194ns (60.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.583     0.924    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y10          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDPE (Prop_fdpe_C_Q)         0.128     1.051 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.194     1.245    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X1Y9           FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.850     1.220    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X1Y9           FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.262     0.958    
    SLICE_X1Y9           FDPE (Remov_fdpe_C_PRE)     -0.149     0.809    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.905%)  route 0.210ns (62.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.583     0.924    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y10          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDPE (Prop_fdpe_C_Q)         0.128     1.051 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.210     1.261    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X3Y11          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.851     1.221    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y11          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.281     0.940    
    SLICE_X3Y11          FDPE (Remov_fdpe_C_PRE)     -0.148     0.792    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.129%)  route 0.289ns (60.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.583     0.924    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y11          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.119     1.183    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.228 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.170     1.399    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X4Y10          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.851     1.221    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X4Y10          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.281     0.940    
    SLICE_X4Y10          FDPE (Remov_fdpe_C_PRE)     -0.071     0.869    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.609%)  route 0.351ns (65.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.315     0.315    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.583     0.924    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X3Y11          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.064 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.119     1.183    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X2Y11          LUT2 (Prop_lut2_I0_O)        0.045     1.228 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.233     1.461    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X1Y10          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.341     0.341    xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/PS7_i_n_707
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=9391, routed)        0.849     1.219    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X1Y10          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.262     0.957    
    SLICE_X1Y10          FDPE (Remov_fdpe_C_PRE)     -0.095     0.862    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.599    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vga_clk_ins/clkout2
  To Clock:  vga_clk_ins/clkout2

Setup :            0  Failing Endpoints,  Worst Slack       12.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.398ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.580ns (24.129%)  route 1.824ns (75.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 21.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.722     6.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y12          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.456     6.687 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.655     7.342    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X1Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.466 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.169     8.635    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X8Y12          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.402    19.452    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.543 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.506    21.050    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y12          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.465    21.515    
                         clock uncertainty           -0.121    21.394    
    SLICE_X8Y12          FDPE (Recov_fdpe_C_PRE)     -0.361    21.033    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.033    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                 12.398    

Slack (MET) :             12.398ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 0.580ns (24.129%)  route 1.824ns (75.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.665ns = ( 21.050 - 15.385 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.722     6.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y12          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.456     6.687 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.655     7.342    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X1Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.466 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           1.169     8.635    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X8Y12          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.402    19.452    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.543 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.506    21.050    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y12          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.465    21.515    
                         clock uncertainty           -0.121    21.394    
    SLICE_X8Y12          FDPE (Recov_fdpe_C_PRE)     -0.361    21.033    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.033    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                 12.398    

Slack (MET) :             12.701ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.580ns (27.618%)  route 1.520ns (72.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.663ns = ( 21.048 - 15.385 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.722     6.231    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y12          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDPE (Prop_fdpe_C_Q)         0.456     6.687 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.655     7.342    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X1Y13          LUT2 (Prop_lut2_I0_O)        0.124     7.466 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.865     8.331    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y14          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.402    19.452    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.543 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.504    21.048    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y14          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.465    21.513    
                         clock uncertainty           -0.121    21.392    
    SLICE_X7Y14          FDPE (Recov_fdpe_C_PRE)     -0.359    21.033    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.033    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                 12.701    

Slack (MET) :             13.726ns  (required time - arrival time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (vga_clk_ins/clkout2 rise@15.385ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.419ns (44.708%)  route 0.518ns (55.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.705ns = ( 21.090 - 15.385 ) 
    Source Clock Delay      (SCD):    6.236ns
    Clock Pessimism Removal (CPR):    0.465ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.285     2.776    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.864 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.544     4.408    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.509 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.727     6.236    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y12          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.419     6.655 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.518     7.174    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X1Y12          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                     15.385    15.385 r  
    L16                                               0.000    15.385 r  clk_100 (IN)
                         net (fo=0)                   0.000    15.385    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         1.421    16.805 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           1.162    17.967    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    18.050 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           1.402    19.452    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.543 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         1.546    21.090    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y12          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.465    21.555    
                         clock uncertainty           -0.121    21.434    
    SLICE_X1Y12          FDPE (Recov_fdpe_C_PRE)     -0.534    20.900    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         20.900    
                         arrival time                          -7.174    
  -------------------------------------------------------------------
                         slack                                 13.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.397%)  route 0.181ns (58.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.305ns
    Source Clock Delay      (SCD):    1.772ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.584     1.772    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y12          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDPE (Prop_fdpe_C_Q)         0.128     1.900 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.181     2.081    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X1Y12          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.849     2.305    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y12          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.501     1.804    
    SLICE_X1Y12          FDPE (Remov_fdpe_C_PRE)     -0.149     1.655    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.783%)  route 0.596ns (76.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.581     1.769    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y13          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.910 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.219     2.129    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.045     2.174 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.377     2.551    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X7Y14          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.831     2.287    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X7Y14          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.501     1.786    
    SLICE_X7Y14          FDPE (Remov_fdpe_C_PRE)     -0.095     1.691    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.812%)  route 0.708ns (79.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.581     1.769    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y13          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.910 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.219     2.129    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.045     2.174 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.489     2.662    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X8Y12          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.832     2.288    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y12          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.501     1.787    
    SLICE_X8Y12          FDPE (Remov_fdpe_C_PRE)     -0.071     1.716    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.947    

Slack (MET) :             0.947ns  (arrival time - required time)
  Source:                 xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock vga_clk_ins/clkout2  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_ins/clkout2 rise@0.000ns - vga_clk_ins/clkout2 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.812%)  route 0.708ns (79.188%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.699    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.749 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.413     1.162    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.188 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.581     1.769    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X1Y13          FDRE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.910 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.219     2.129    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.045     2.174 f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.489     2.662    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X8Y12          FDPE                                         f  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_ins/clkout2 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_100_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.927    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.980 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_mmcm/CLKOUT2
                         net (fo=1, routed)           0.447     1.427    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.456 r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/vga_clk_buf/O
                         net (fo=211, routed)         0.832     2.288    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y12          FDPE                                         r  xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.501     1.787    
    SLICE_X8Y12          FDPE (Remov_fdpe_C_PRE)     -0.071     1.716    xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.947    





