// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_HH_
#define _reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mux_104_18_1_1.h"

namespace ap_rtl {

struct reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s : public sc_module {
    // Port declarations 13
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<17> > x_0_V;
    sc_in< sc_lv<17> > x_1_V;
    sc_in< sc_lv<17> > x_2_V;
    sc_in< sc_lv<17> > x_3_V;
    sc_in< sc_lv<17> > x_4_V;
    sc_in< sc_lv<17> > x_5_V;
    sc_in< sc_lv<17> > x_6_V;
    sc_in< sc_lv<17> > x_7_V;
    sc_in< sc_lv<17> > x_8_V;
    sc_in< sc_lv<17> > x_9_V;
    sc_in< sc_lv<5> > x_V_offset;
    sc_out< sc_lv<18> > ap_return;


    // Module declarations
    reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s(sc_module_name name);
    SC_HAS_PROCESS(reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s);

    ~reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s();

    sc_trace_file* mVcdFile;

    myproject_mux_104_18_1_1<1,1,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_mux_104_18_1_1_U242;
    myproject_mux_104_18_1_1<1,1,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_mux_104_18_1_1_U243;
    myproject_mux_104_18_1_1<1,1,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_mux_104_18_1_1_U244;
    myproject_mux_104_18_1_1<1,1,18,18,18,18,18,18,18,18,18,18,4,18>* myproject_mux_104_18_1_1_U245;
    sc_signal< sc_lv<18> > zext_ln43_fu_122_p1;
    sc_signal< sc_lv<18> > zext_ln43_2_fu_126_p1;
    sc_signal< sc_lv<18> > zext_ln43_3_fu_130_p1;
    sc_signal< sc_lv<18> > zext_ln43_4_fu_134_p1;
    sc_signal< sc_lv<18> > zext_ln43_5_fu_138_p1;
    sc_signal< sc_lv<18> > zext_ln43_6_fu_142_p1;
    sc_signal< sc_lv<18> > zext_ln43_7_fu_146_p1;
    sc_signal< sc_lv<18> > zext_ln43_8_fu_150_p1;
    sc_signal< sc_lv<18> > zext_ln43_9_fu_154_p1;
    sc_signal< sc_lv<18> > zext_ln43_10_fu_158_p1;
    sc_signal< sc_lv<4> > p_Val2_s_fu_162_p11;
    sc_signal< sc_lv<3> > empty_fu_114_p1;
    sc_signal< sc_lv<3> > add_ln43_fu_188_p2;
    sc_signal< sc_lv<4> > p_Val2_32_fu_198_p11;
    sc_signal< sc_lv<18> > p_Val2_s_fu_162_p12;
    sc_signal< sc_lv<18> > p_Val2_32_fu_198_p12;
    sc_signal< sc_lv<19> > rhs_V_2_fu_228_p1;
    sc_signal< sc_lv<19> > lhs_V_2_fu_224_p1;
    sc_signal< sc_lv<19> > ret_V_fu_232_p2;
    sc_signal< sc_lv<18> > p_Val2_34_fu_246_p2;
    sc_signal< sc_lv<1> > p_Result_22_fu_252_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_238_p3;
    sc_signal< sc_lv<1> > xor_ln786_12_fu_260_p2;
    sc_signal< sc_lv<1> > xor_ln340_25_fu_278_p2;
    sc_signal< sc_lv<1> > xor_ln340_24_fu_272_p2;
    sc_signal< sc_lv<1> > underflow_fu_266_p2;
    sc_signal< sc_lv<1> > or_ln340_12_fu_284_p2;
    sc_signal< sc_lv<18> > select_ln340_24_fu_290_p3;
    sc_signal< sc_lv<18> > select_ln388_12_fu_298_p3;
    sc_signal< sc_lv<3> > add_ln45_fu_314_p2;
    sc_signal< sc_lv<4> > p_Val2_35_fu_324_p11;
    sc_signal< sc_lv<3> > add_ln43_1_fu_350_p2;
    sc_signal< sc_lv<4> > p_Val2_2_fu_360_p11;
    sc_signal< sc_lv<18> > p_Val2_35_fu_324_p12;
    sc_signal< sc_lv<18> > p_Val2_2_fu_360_p12;
    sc_signal< sc_lv<19> > rhs_V_3_fu_390_p1;
    sc_signal< sc_lv<19> > lhs_V_3_fu_386_p1;
    sc_signal< sc_lv<19> > ret_V_2_fu_394_p2;
    sc_signal< sc_lv<18> > p_Val2_37_fu_408_p2;
    sc_signal< sc_lv<1> > p_Result_24_fu_414_p3;
    sc_signal< sc_lv<1> > p_Result_23_fu_400_p3;
    sc_signal< sc_lv<1> > xor_ln786_13_fu_422_p2;
    sc_signal< sc_lv<1> > xor_ln340_27_fu_440_p2;
    sc_signal< sc_lv<1> > xor_ln340_26_fu_434_p2;
    sc_signal< sc_lv<1> > underflow_2_fu_428_p2;
    sc_signal< sc_lv<1> > or_ln340_13_fu_446_p2;
    sc_signal< sc_lv<18> > select_ln340_26_fu_452_p3;
    sc_signal< sc_lv<18> > select_ln388_13_fu_460_p3;
    sc_signal< sc_lv<18> > p_Val2_38_fu_306_p3;
    sc_signal< sc_lv<18> > p_Val2_39_fu_468_p3;
    sc_signal< sc_lv<19> > lhs_V_fu_476_p1;
    sc_signal< sc_lv<19> > rhs_V_fu_480_p1;
    sc_signal< sc_lv<19> > ret_V_3_fu_484_p2;
    sc_signal< sc_lv<18> > p_Val2_41_fu_498_p2;
    sc_signal< sc_lv<1> > p_Result_26_fu_504_p3;
    sc_signal< sc_lv<1> > p_Result_25_fu_490_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_512_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_530_p2;
    sc_signal< sc_lv<1> > xor_ln340_28_fu_524_p2;
    sc_signal< sc_lv<1> > underflow_3_fu_518_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_536_p2;
    sc_signal< sc_lv<18> > select_ln340_fu_542_p3;
    sc_signal< sc_lv<18> > select_ln388_fu_550_p3;
    static const sc_logic ap_const_logic_1;
    static const bool ap_const_boolean_1;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<18> ap_const_lv18_1FFFF;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_3;
    static const sc_logic ap_const_logic_0;
    // Thread declarations
    void thread_add_ln43_1_fu_350_p2();
    void thread_add_ln43_fu_188_p2();
    void thread_add_ln45_fu_314_p2();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_empty_fu_114_p1();
    void thread_lhs_V_2_fu_224_p1();
    void thread_lhs_V_3_fu_386_p1();
    void thread_lhs_V_fu_476_p1();
    void thread_or_ln340_12_fu_284_p2();
    void thread_or_ln340_13_fu_446_p2();
    void thread_or_ln340_fu_536_p2();
    void thread_p_Result_22_fu_252_p3();
    void thread_p_Result_23_fu_400_p3();
    void thread_p_Result_24_fu_414_p3();
    void thread_p_Result_25_fu_490_p3();
    void thread_p_Result_26_fu_504_p3();
    void thread_p_Result_s_fu_238_p3();
    void thread_p_Val2_2_fu_360_p11();
    void thread_p_Val2_32_fu_198_p11();
    void thread_p_Val2_34_fu_246_p2();
    void thread_p_Val2_35_fu_324_p11();
    void thread_p_Val2_37_fu_408_p2();
    void thread_p_Val2_38_fu_306_p3();
    void thread_p_Val2_39_fu_468_p3();
    void thread_p_Val2_41_fu_498_p2();
    void thread_p_Val2_s_fu_162_p11();
    void thread_ret_V_2_fu_394_p2();
    void thread_ret_V_3_fu_484_p2();
    void thread_ret_V_fu_232_p2();
    void thread_rhs_V_2_fu_228_p1();
    void thread_rhs_V_3_fu_390_p1();
    void thread_rhs_V_fu_480_p1();
    void thread_select_ln340_24_fu_290_p3();
    void thread_select_ln340_26_fu_452_p3();
    void thread_select_ln340_fu_542_p3();
    void thread_select_ln388_12_fu_298_p3();
    void thread_select_ln388_13_fu_460_p3();
    void thread_select_ln388_fu_550_p3();
    void thread_underflow_2_fu_428_p2();
    void thread_underflow_3_fu_518_p2();
    void thread_underflow_fu_266_p2();
    void thread_xor_ln340_24_fu_272_p2();
    void thread_xor_ln340_25_fu_278_p2();
    void thread_xor_ln340_26_fu_434_p2();
    void thread_xor_ln340_27_fu_440_p2();
    void thread_xor_ln340_28_fu_524_p2();
    void thread_xor_ln340_fu_530_p2();
    void thread_xor_ln786_12_fu_260_p2();
    void thread_xor_ln786_13_fu_422_p2();
    void thread_xor_ln786_fu_512_p2();
    void thread_zext_ln43_10_fu_158_p1();
    void thread_zext_ln43_2_fu_126_p1();
    void thread_zext_ln43_3_fu_130_p1();
    void thread_zext_ln43_4_fu_134_p1();
    void thread_zext_ln43_5_fu_138_p1();
    void thread_zext_ln43_6_fu_142_p1();
    void thread_zext_ln43_7_fu_146_p1();
    void thread_zext_ln43_8_fu_150_p1();
    void thread_zext_ln43_9_fu_154_p1();
    void thread_zext_ln43_fu_122_p1();
};

}

using namespace ap_rtl;

#endif
