# do cla_8bits.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:36 on Apr 04,2018
# vcom -work work cla_8bits.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_lnsim_components
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity cla_8bits
# -- Compiling architecture structure of cla_8bits
# End time: 16:19:36 on Apr 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:36 on Apr 04,2018
# vcom -work work cla_8bits.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla_8bits_vhd_vec_tst
# -- Compiling architecture cla_8bits_arch of cla_8bits_vhd_vec_tst
# End time: 16:19:36 on Apr 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.cla_8bits_vhd_vec_tst 
# Start time: 16:19:36 on Apr 04,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cla_8bits_vhd_vec_tst(cla_8bits_arch)
# Loading altera_lnsim.altera_lnsim_components
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.cla_8bits(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# after#30
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# End time: 16:19:36 on Apr 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
