;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD 210, 30
	SUB @0, @2
	SUB @0, @2
	DJN <221, 106
	SUB -1, <-22
	SLT 702, 0
	MOV -1, <-20
	SLT 702, 0
	MOV -11, <-20
	SUB #-1, <-22
	MOV -1, <-20
	ADD #270, <1
	ADD #270, <1
	SUB -1, @0
	SUB -1, <-22
	SUB @121, 106
	SUB @121, @106
	MOV -21, <-20
	SLT 20, @12
	SUB 2, -1
	SUB 2, -1
	MOV -1, <53
	SUB @121, <106
	SUB 100, <-100
	SPL 0, #2
	MOV -21, <-20
	ADD #270, <1
	SUB -18, @10
	MOV -1, <-20
	SUB -18, @10
	ADD 210, 0
	SLT 20, @12
	MOV -11, <-20
	MOV -11, <-20
	CMP -120, -600
	ADD 210, 30
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	ADD 210, 30
	ADD 210, 30
	ADD @121, 100
	CMP -207, <-120
	MOV -21, <-20
	SUB @0, @2
	MOV -11, <-20
	SPL -100, -300
