// Seed: 3780435949
module module_0 ();
  bit id_1 = -1;
  always @(posedge id_1) begin : LABEL_0
    id_1 = id_1 == 1 <-> id_1;
  end
  integer [1 : -1 'd0] id_2;
  logic id_3;
  assign id_3 = -1;
  logic id_4;
  assign id_1 = -1'b0;
  assign id_4[-1] = id_3;
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  module_0 modCall_1 ();
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
