// Seed: 1926617279
module module_0 (
    input  tri  id_0,
    input  tri0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    input  wor  id_4
);
  wire [1 'b0 -  1 : -1] id_6;
  assign module_2.id_14 = 0;
  wire id_7;
endmodule
module module_1 (
    input uwire id_0
    , id_6,
    input wire id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wor id_4
);
  wire ["" : -1] id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_2,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output logic id_2,
    input wor id_3,
    input uwire id_4,
    output tri0 id_5,
    input uwire id_6,
    output logic id_7,
    input tri id_8,
    input wire id_9,
    input supply0 id_10,
    input uwire id_11,
    input supply0 id_12,
    input wor id_13,
    input tri id_14,
    input tri id_15,
    input wor id_16,
    input wire module_2,
    input wand id_18,
    input tri1 id_19,
    input supply1 id_20,
    input wire id_21
);
  always @(1) begin : LABEL_0
    if (1)
      if (1) begin : LABEL_1
        if (-1) begin : LABEL_2
          id_2 <= 1'b0;
        end else begin : LABEL_3
          assign id_2 = id_11;
          id_7 <= 1'b0;
          id_7 = -1'b0;
        end
      end
  end
  module_0 modCall_1 (
      id_21,
      id_15,
      id_5,
      id_5,
      id_3
  );
endmodule
