module processor (
	input clk,
	
	// from VGA controller
	input [2:0]	xvga,
	input [2:0]	yvga,
	// from PS2 controller
	input [7:0] keycode,
	input		key_pressed,
	
	output [7:0] color
	);
	
	
	wire [7:0] raddr, waddr;
	wire [1:0] din, dout;

	
	datapath datapath (
		.clk (clk),
		// input from VGA controller
		.xvga (xvga),
		.yvga (yvga),
		
		// input from RAM
		.dout (dout),
		
		// input from PS2 controller
		.keycode 	 (keycode),
		.key_pressed (key_pressed),
		
		// output to RAM
		.we 	 (we),
		.din	 (din),
		.raddr (raddr),
		.waddr (waddr),
		
		// output to VGA controller
		.color (color)
	);
		
	RAM sequence_RAM (
		.clk		(clk),
		.we		(we),
		.din		(din),
		.raddr	(raddr),
		.waddr	(waddr),
		.dout		(dout)
	);

endmodule

