{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.02882,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0373731,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0711815,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0686158,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.03865,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0686158,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.821126,
	"finish__clock__skew__setup": 2.88959,
	"finish__clock__skew__hold": 0.354347,
	"finish__timing__drv__max_slew_limit": -0.0325874,
	"finish__timing__drv__max_slew": 2,
	"finish__timing__drv__max_cap_limit": -0.599118,
	"finish__timing__drv__max_cap": 237,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 134,
	"finish__power__internal__total": 0.129217,
	"finish__power__switching__total": 0.0525576,
	"finish__power__leakage__total": 0.031315,
	"finish__power__total": 0.21309,
	"finish__design__io": 495,
	"finish__design__die__area": 2.25e+06,
	"finish__design__core__area": 2.06342e+06,
	"finish__design__instance__count": 181274,
	"finish__design__instance__area": 794103,
	"finish__design__instance__count__stdcell": 181138,
	"finish__design__instance__area__stdcell": 365020,
	"finish__design__instance__count__macros": 136,
	"finish__design__instance__area__macros": 429084,
	"finish__design__instance__utilization": 0.384849,
	"finish__design__instance__utilization__stdcell": 0.223345
}