/* This file is autogenerated by tracetool, do not edit. */

#ifndef TRACE_HW_DISPLAY_GENERATED_TRACERS_H
#define TRACE_HW_DISPLAY_GENERATED_TRACERS_H

#include "trace/control.h"

extern TraceEvent _TRACE_JAZZ_LED_READ_EVENT;
extern TraceEvent _TRACE_JAZZ_LED_WRITE_EVENT;
extern TraceEvent _TRACE_XENFB_MOUSE_EVENT_EVENT;
extern TraceEvent _TRACE_XENFB_KEY_EVENT_EVENT;
extern TraceEvent _TRACE_XENFB_INPUT_CONNECTED_EVENT;
extern TraceEvent _TRACE_G364FB_READ_EVENT;
extern TraceEvent _TRACE_G364FB_WRITE_EVENT;
extern TraceEvent _TRACE_VMWARE_VALUE_READ_EVENT;
extern TraceEvent _TRACE_VMWARE_VALUE_WRITE_EVENT;
extern TraceEvent _TRACE_VMWARE_PALETTE_READ_EVENT;
extern TraceEvent _TRACE_VMWARE_PALETTE_WRITE_EVENT;
extern TraceEvent _TRACE_VMWARE_SCRATCH_READ_EVENT;
extern TraceEvent _TRACE_VMWARE_SCRATCH_WRITE_EVENT;
extern TraceEvent _TRACE_VMWARE_SETMODE_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_FEATURES_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_GET_EDID_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_BLOB_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_CREATE_BLOB_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_UNREF_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_RES_FLUSH_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_CTX_CREATE_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_CTX_DESTROY_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_UPDATE_CURSOR_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_FENCE_CTRL_EVENT;
extern TraceEvent _TRACE_VIRTIO_GPU_FENCE_RESP_EVENT;
extern TraceEvent _TRACE_QXL_INTERFACE_SET_MM_TIME_EVENT;
extern TraceEvent _TRACE_QXL_IO_WRITE_VGA_EVENT;
extern TraceEvent _TRACE_QXL_CREATE_GUEST_PRIMARY_EVENT;
extern TraceEvent _TRACE_QXL_CREATE_GUEST_PRIMARY_REST_EVENT;
extern TraceEvent _TRACE_QXL_DESTROY_PRIMARY_EVENT;
extern TraceEvent _TRACE_QXL_ENTER_VGA_MODE_EVENT;
extern TraceEvent _TRACE_QXL_EXIT_VGA_MODE_EVENT;
extern TraceEvent _TRACE_QXL_HARD_RESET_EVENT;
extern TraceEvent _TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO_EVENT;
extern TraceEvent _TRACE_QXL_INTERFACE_ATTACH_WORKER_EVENT;
extern TraceEvent _TRACE_QXL_INTERFACE_GET_INIT_INFO_EVENT;
extern TraceEvent _TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL_EVENT;
extern TraceEvent _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_EVENT;
extern TraceEvent _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST_EVENT;
extern TraceEvent _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW_EVENT;
extern TraceEvent _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH_EVENT;
extern TraceEvent _TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED_EVENT;
extern TraceEvent _TRACE_QXL_IO_LOG_EVENT;
extern TraceEvent _TRACE_QXL_IO_READ_UNEXPECTED_EVENT;
extern TraceEvent _TRACE_QXL_IO_UNEXPECTED_VGA_MODE_EVENT;
extern TraceEvent _TRACE_QXL_IO_WRITE_EVENT;
extern TraceEvent _TRACE_QXL_MEMSLOT_ADD_GUEST_EVENT;
extern TraceEvent _TRACE_QXL_POST_LOAD_EVENT;
extern TraceEvent _TRACE_QXL_PRE_LOAD_EVENT;
extern TraceEvent _TRACE_QXL_PRE_SAVE_EVENT;
extern TraceEvent _TRACE_QXL_RESET_SURFACES_EVENT;
extern TraceEvent _TRACE_QXL_RING_COMMAND_CHECK_EVENT;
extern TraceEvent _TRACE_QXL_RING_COMMAND_GET_EVENT;
extern TraceEvent _TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION_EVENT;
extern TraceEvent _TRACE_QXL_RING_CURSOR_CHECK_EVENT;
extern TraceEvent _TRACE_QXL_RING_CURSOR_GET_EVENT;
extern TraceEvent _TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION_EVENT;
extern TraceEvent _TRACE_QXL_RING_RES_PUSH_EVENT;
extern TraceEvent _TRACE_QXL_RING_RES_PUSH_REST_EVENT;
extern TraceEvent _TRACE_QXL_RING_RES_PUT_EVENT;
extern TraceEvent _TRACE_QXL_SET_MODE_EVENT;
extern TraceEvent _TRACE_QXL_SOFT_RESET_EVENT;
extern TraceEvent _TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE_EVENT;
extern TraceEvent _TRACE_QXL_SPICE_DESTROY_SURFACES_EVENT;
extern TraceEvent _TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE_EVENT;
extern TraceEvent _TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_EVENT;
extern TraceEvent _TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC_EVENT;
extern TraceEvent _TRACE_QXL_SPICE_MONITORS_CONFIG_EVENT;
extern TraceEvent _TRACE_QXL_SPICE_LOADVM_COMMANDS_EVENT;
extern TraceEvent _TRACE_QXL_SPICE_OOM_EVENT;
extern TraceEvent _TRACE_QXL_SPICE_RESET_CURSOR_EVENT;
extern TraceEvent _TRACE_QXL_SPICE_RESET_IMAGE_CACHE_EVENT;
extern TraceEvent _TRACE_QXL_SPICE_RESET_MEMSLOTS_EVENT;
extern TraceEvent _TRACE_QXL_SPICE_UPDATE_AREA_EVENT;
extern TraceEvent _TRACE_QXL_SPICE_UPDATE_AREA_REST_EVENT;
extern TraceEvent _TRACE_QXL_SURFACES_DIRTY_EVENT;
extern TraceEvent _TRACE_QXL_SEND_EVENTS_EVENT;
extern TraceEvent _TRACE_QXL_SEND_EVENTS_VM_STOPPED_EVENT;
extern TraceEvent _TRACE_QXL_SET_GUEST_BUG_EVENT;
extern TraceEvent _TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG_EVENT;
extern TraceEvent _TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST_EVENT;
extern TraceEvent _TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE_EVENT;
extern TraceEvent _TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED_EVENT;
extern TraceEvent _TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC_EVENT;
extern TraceEvent _TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION_EVENT;
extern TraceEvent _TRACE_QXL_RENDER_BLIT_EVENT;
extern TraceEvent _TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED_EVENT;
extern TraceEvent _TRACE_QXL_RENDER_UPDATE_AREA_DONE_EVENT;
extern TraceEvent _TRACE_VGA_STD_READ_IO_EVENT;
extern TraceEvent _TRACE_VGA_STD_WRITE_IO_EVENT;
extern TraceEvent _TRACE_VGA_VBE_READ_EVENT;
extern TraceEvent _TRACE_VGA_VBE_WRITE_EVENT;
extern TraceEvent _TRACE_VGA_CIRRUS_READ_IO_EVENT;
extern TraceEvent _TRACE_VGA_CIRRUS_WRITE_IO_EVENT;
extern TraceEvent _TRACE_VGA_CIRRUS_WRITE_BLT_EVENT;
extern TraceEvent _TRACE_VGA_CIRRUS_WRITE_GR_EVENT;
extern TraceEvent _TRACE_VGA_CIRRUS_BITBLT_START_EVENT;
extern TraceEvent _TRACE_SII9022_READ_REG_EVENT;
extern TraceEvent _TRACE_SII9022_WRITE_REG_EVENT;
extern TraceEvent _TRACE_SII9022_SWITCH_MODE_EVENT;
extern TraceEvent _TRACE_ATI_MM_READ_EVENT;
extern TraceEvent _TRACE_ATI_MM_WRITE_EVENT;
extern TraceEvent _TRACE_ARTIST_REG_READ_EVENT;
extern TraceEvent _TRACE_ARTIST_REG_WRITE_EVENT;
extern TraceEvent _TRACE_ARTIST_VRAM_READ_EVENT;
extern TraceEvent _TRACE_ARTIST_VRAM_WRITE_EVENT;
extern TraceEvent _TRACE_ARTIST_FILL_WINDOW_EVENT;
extern TraceEvent _TRACE_ARTIST_BLOCK_MOVE_EVENT;
extern TraceEvent _TRACE_ARTIST_DRAW_LINE_EVENT;
extern TraceEvent _TRACE_CG3_READ_EVENT;
extern TraceEvent _TRACE_CG3_WRITE_EVENT;
extern TraceEvent _TRACE_DPCD_READ_EVENT;
extern TraceEvent _TRACE_DPCD_WRITE_EVENT;
extern TraceEvent _TRACE_SM501_SYSTEM_CONFIG_READ_EVENT;
extern TraceEvent _TRACE_SM501_SYSTEM_CONFIG_WRITE_EVENT;
extern TraceEvent _TRACE_SM501_I2C_READ_EVENT;
extern TraceEvent _TRACE_SM501_I2C_WRITE_EVENT;
extern TraceEvent _TRACE_SM501_PALETTE_READ_EVENT;
extern TraceEvent _TRACE_SM501_PALETTE_WRITE_EVENT;
extern TraceEvent _TRACE_SM501_DISP_CTRL_READ_EVENT;
extern TraceEvent _TRACE_SM501_DISP_CTRL_WRITE_EVENT;
extern TraceEvent _TRACE_SM501_2D_ENGINE_READ_EVENT;
extern TraceEvent _TRACE_SM501_2D_ENGINE_WRITE_EVENT;
extern TraceEvent _TRACE_MACFB_CTRL_READ_EVENT;
extern TraceEvent _TRACE_MACFB_CTRL_WRITE_EVENT;
extern TraceEvent _TRACE_MACFB_SENSE_READ_EVENT;
extern TraceEvent _TRACE_MACFB_SENSE_WRITE_EVENT;
extern TraceEvent _TRACE_MACFB_UPDATE_MODE_EVENT;
extern uint16_t _TRACE_JAZZ_LED_READ_DSTATE;
extern uint16_t _TRACE_JAZZ_LED_WRITE_DSTATE;
extern uint16_t _TRACE_XENFB_MOUSE_EVENT_DSTATE;
extern uint16_t _TRACE_XENFB_KEY_EVENT_DSTATE;
extern uint16_t _TRACE_XENFB_INPUT_CONNECTED_DSTATE;
extern uint16_t _TRACE_G364FB_READ_DSTATE;
extern uint16_t _TRACE_G364FB_WRITE_DSTATE;
extern uint16_t _TRACE_VMWARE_VALUE_READ_DSTATE;
extern uint16_t _TRACE_VMWARE_VALUE_WRITE_DSTATE;
extern uint16_t _TRACE_VMWARE_PALETTE_READ_DSTATE;
extern uint16_t _TRACE_VMWARE_PALETTE_WRITE_DSTATE;
extern uint16_t _TRACE_VMWARE_SCRATCH_READ_DSTATE;
extern uint16_t _TRACE_VMWARE_SCRATCH_WRITE_DSTATE;
extern uint16_t _TRACE_VMWARE_SETMODE_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_FEATURES_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_GET_EDID_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_BLOB_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_RES_CREATE_BLOB_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_RES_UNREF_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_RES_FLUSH_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_CTX_CREATE_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_CTX_DESTROY_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_UPDATE_CURSOR_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_FENCE_CTRL_DSTATE;
extern uint16_t _TRACE_VIRTIO_GPU_FENCE_RESP_DSTATE;
extern uint16_t _TRACE_QXL_INTERFACE_SET_MM_TIME_DSTATE;
extern uint16_t _TRACE_QXL_IO_WRITE_VGA_DSTATE;
extern uint16_t _TRACE_QXL_CREATE_GUEST_PRIMARY_DSTATE;
extern uint16_t _TRACE_QXL_CREATE_GUEST_PRIMARY_REST_DSTATE;
extern uint16_t _TRACE_QXL_DESTROY_PRIMARY_DSTATE;
extern uint16_t _TRACE_QXL_ENTER_VGA_MODE_DSTATE;
extern uint16_t _TRACE_QXL_EXIT_VGA_MODE_DSTATE;
extern uint16_t _TRACE_QXL_HARD_RESET_DSTATE;
extern uint16_t _TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO_DSTATE;
extern uint16_t _TRACE_QXL_INTERFACE_ATTACH_WORKER_DSTATE;
extern uint16_t _TRACE_QXL_INTERFACE_GET_INIT_INFO_DSTATE;
extern uint16_t _TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL_DSTATE;
extern uint16_t _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_DSTATE;
extern uint16_t _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST_DSTATE;
extern uint16_t _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW_DSTATE;
extern uint16_t _TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH_DSTATE;
extern uint16_t _TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED_DSTATE;
extern uint16_t _TRACE_QXL_IO_LOG_DSTATE;
extern uint16_t _TRACE_QXL_IO_READ_UNEXPECTED_DSTATE;
extern uint16_t _TRACE_QXL_IO_UNEXPECTED_VGA_MODE_DSTATE;
extern uint16_t _TRACE_QXL_IO_WRITE_DSTATE;
extern uint16_t _TRACE_QXL_MEMSLOT_ADD_GUEST_DSTATE;
extern uint16_t _TRACE_QXL_POST_LOAD_DSTATE;
extern uint16_t _TRACE_QXL_PRE_LOAD_DSTATE;
extern uint16_t _TRACE_QXL_PRE_SAVE_DSTATE;
extern uint16_t _TRACE_QXL_RESET_SURFACES_DSTATE;
extern uint16_t _TRACE_QXL_RING_COMMAND_CHECK_DSTATE;
extern uint16_t _TRACE_QXL_RING_COMMAND_GET_DSTATE;
extern uint16_t _TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION_DSTATE;
extern uint16_t _TRACE_QXL_RING_CURSOR_CHECK_DSTATE;
extern uint16_t _TRACE_QXL_RING_CURSOR_GET_DSTATE;
extern uint16_t _TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION_DSTATE;
extern uint16_t _TRACE_QXL_RING_RES_PUSH_DSTATE;
extern uint16_t _TRACE_QXL_RING_RES_PUSH_REST_DSTATE;
extern uint16_t _TRACE_QXL_RING_RES_PUT_DSTATE;
extern uint16_t _TRACE_QXL_SET_MODE_DSTATE;
extern uint16_t _TRACE_QXL_SOFT_RESET_DSTATE;
extern uint16_t _TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE_DSTATE;
extern uint16_t _TRACE_QXL_SPICE_DESTROY_SURFACES_DSTATE;
extern uint16_t _TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE_DSTATE;
extern uint16_t _TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_DSTATE;
extern uint16_t _TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC_DSTATE;
extern uint16_t _TRACE_QXL_SPICE_MONITORS_CONFIG_DSTATE;
extern uint16_t _TRACE_QXL_SPICE_LOADVM_COMMANDS_DSTATE;
extern uint16_t _TRACE_QXL_SPICE_OOM_DSTATE;
extern uint16_t _TRACE_QXL_SPICE_RESET_CURSOR_DSTATE;
extern uint16_t _TRACE_QXL_SPICE_RESET_IMAGE_CACHE_DSTATE;
extern uint16_t _TRACE_QXL_SPICE_RESET_MEMSLOTS_DSTATE;
extern uint16_t _TRACE_QXL_SPICE_UPDATE_AREA_DSTATE;
extern uint16_t _TRACE_QXL_SPICE_UPDATE_AREA_REST_DSTATE;
extern uint16_t _TRACE_QXL_SURFACES_DIRTY_DSTATE;
extern uint16_t _TRACE_QXL_SEND_EVENTS_DSTATE;
extern uint16_t _TRACE_QXL_SEND_EVENTS_VM_STOPPED_DSTATE;
extern uint16_t _TRACE_QXL_SET_GUEST_BUG_DSTATE;
extern uint16_t _TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG_DSTATE;
extern uint16_t _TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST_DSTATE;
extern uint16_t _TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE_DSTATE;
extern uint16_t _TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED_DSTATE;
extern uint16_t _TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC_DSTATE;
extern uint16_t _TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION_DSTATE;
extern uint16_t _TRACE_QXL_RENDER_BLIT_DSTATE;
extern uint16_t _TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED_DSTATE;
extern uint16_t _TRACE_QXL_RENDER_UPDATE_AREA_DONE_DSTATE;
extern uint16_t _TRACE_VGA_STD_READ_IO_DSTATE;
extern uint16_t _TRACE_VGA_STD_WRITE_IO_DSTATE;
extern uint16_t _TRACE_VGA_VBE_READ_DSTATE;
extern uint16_t _TRACE_VGA_VBE_WRITE_DSTATE;
extern uint16_t _TRACE_VGA_CIRRUS_READ_IO_DSTATE;
extern uint16_t _TRACE_VGA_CIRRUS_WRITE_IO_DSTATE;
extern uint16_t _TRACE_VGA_CIRRUS_WRITE_BLT_DSTATE;
extern uint16_t _TRACE_VGA_CIRRUS_WRITE_GR_DSTATE;
extern uint16_t _TRACE_VGA_CIRRUS_BITBLT_START_DSTATE;
extern uint16_t _TRACE_SII9022_READ_REG_DSTATE;
extern uint16_t _TRACE_SII9022_WRITE_REG_DSTATE;
extern uint16_t _TRACE_SII9022_SWITCH_MODE_DSTATE;
extern uint16_t _TRACE_ATI_MM_READ_DSTATE;
extern uint16_t _TRACE_ATI_MM_WRITE_DSTATE;
extern uint16_t _TRACE_ARTIST_REG_READ_DSTATE;
extern uint16_t _TRACE_ARTIST_REG_WRITE_DSTATE;
extern uint16_t _TRACE_ARTIST_VRAM_READ_DSTATE;
extern uint16_t _TRACE_ARTIST_VRAM_WRITE_DSTATE;
extern uint16_t _TRACE_ARTIST_FILL_WINDOW_DSTATE;
extern uint16_t _TRACE_ARTIST_BLOCK_MOVE_DSTATE;
extern uint16_t _TRACE_ARTIST_DRAW_LINE_DSTATE;
extern uint16_t _TRACE_CG3_READ_DSTATE;
extern uint16_t _TRACE_CG3_WRITE_DSTATE;
extern uint16_t _TRACE_DPCD_READ_DSTATE;
extern uint16_t _TRACE_DPCD_WRITE_DSTATE;
extern uint16_t _TRACE_SM501_SYSTEM_CONFIG_READ_DSTATE;
extern uint16_t _TRACE_SM501_SYSTEM_CONFIG_WRITE_DSTATE;
extern uint16_t _TRACE_SM501_I2C_READ_DSTATE;
extern uint16_t _TRACE_SM501_I2C_WRITE_DSTATE;
extern uint16_t _TRACE_SM501_PALETTE_READ_DSTATE;
extern uint16_t _TRACE_SM501_PALETTE_WRITE_DSTATE;
extern uint16_t _TRACE_SM501_DISP_CTRL_READ_DSTATE;
extern uint16_t _TRACE_SM501_DISP_CTRL_WRITE_DSTATE;
extern uint16_t _TRACE_SM501_2D_ENGINE_READ_DSTATE;
extern uint16_t _TRACE_SM501_2D_ENGINE_WRITE_DSTATE;
extern uint16_t _TRACE_MACFB_CTRL_READ_DSTATE;
extern uint16_t _TRACE_MACFB_CTRL_WRITE_DSTATE;
extern uint16_t _TRACE_MACFB_SENSE_READ_DSTATE;
extern uint16_t _TRACE_MACFB_SENSE_WRITE_DSTATE;
extern uint16_t _TRACE_MACFB_UPDATE_MODE_DSTATE;
#define TRACE_JAZZ_LED_READ_ENABLED 1
#define TRACE_JAZZ_LED_WRITE_ENABLED 1
#define TRACE_XENFB_MOUSE_EVENT_ENABLED 1
#define TRACE_XENFB_KEY_EVENT_ENABLED 1
#define TRACE_XENFB_INPUT_CONNECTED_ENABLED 1
#define TRACE_G364FB_READ_ENABLED 1
#define TRACE_G364FB_WRITE_ENABLED 1
#define TRACE_VMWARE_VALUE_READ_ENABLED 1
#define TRACE_VMWARE_VALUE_WRITE_ENABLED 1
#define TRACE_VMWARE_PALETTE_READ_ENABLED 1
#define TRACE_VMWARE_PALETTE_WRITE_ENABLED 1
#define TRACE_VMWARE_SCRATCH_READ_ENABLED 1
#define TRACE_VMWARE_SCRATCH_WRITE_ENABLED 1
#define TRACE_VMWARE_SETMODE_ENABLED 1
#define TRACE_VIRTIO_GPU_FEATURES_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_GET_EDID_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_BLOB_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_RES_CREATE_BLOB_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_RES_UNREF_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_RES_FLUSH_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_CTX_CREATE_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_CTX_DESTROY_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH_ENABLED 1
#define TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT_ENABLED 1
#define TRACE_VIRTIO_GPU_UPDATE_CURSOR_ENABLED 1
#define TRACE_VIRTIO_GPU_FENCE_CTRL_ENABLED 1
#define TRACE_VIRTIO_GPU_FENCE_RESP_ENABLED 1
#define TRACE_QXL_INTERFACE_SET_MM_TIME_ENABLED 0
#define TRACE_QXL_IO_WRITE_VGA_ENABLED 0
#define TRACE_QXL_CREATE_GUEST_PRIMARY_ENABLED 1
#define TRACE_QXL_CREATE_GUEST_PRIMARY_REST_ENABLED 1
#define TRACE_QXL_DESTROY_PRIMARY_ENABLED 1
#define TRACE_QXL_ENTER_VGA_MODE_ENABLED 1
#define TRACE_QXL_EXIT_VGA_MODE_ENABLED 1
#define TRACE_QXL_HARD_RESET_ENABLED 1
#define TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO_ENABLED 1
#define TRACE_QXL_INTERFACE_ATTACH_WORKER_ENABLED 1
#define TRACE_QXL_INTERFACE_GET_INIT_INFO_ENABLED 1
#define TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL_ENABLED 1
#define TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_ENABLED 1
#define TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST_ENABLED 1
#define TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW_ENABLED 1
#define TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH_ENABLED 1
#define TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED_ENABLED 1
#define TRACE_QXL_IO_LOG_ENABLED 1
#define TRACE_QXL_IO_READ_UNEXPECTED_ENABLED 1
#define TRACE_QXL_IO_UNEXPECTED_VGA_MODE_ENABLED 1
#define TRACE_QXL_IO_WRITE_ENABLED 1
#define TRACE_QXL_MEMSLOT_ADD_GUEST_ENABLED 1
#define TRACE_QXL_POST_LOAD_ENABLED 1
#define TRACE_QXL_PRE_LOAD_ENABLED 1
#define TRACE_QXL_PRE_SAVE_ENABLED 1
#define TRACE_QXL_RESET_SURFACES_ENABLED 1
#define TRACE_QXL_RING_COMMAND_CHECK_ENABLED 1
#define TRACE_QXL_RING_COMMAND_GET_ENABLED 1
#define TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION_ENABLED 1
#define TRACE_QXL_RING_CURSOR_CHECK_ENABLED 1
#define TRACE_QXL_RING_CURSOR_GET_ENABLED 1
#define TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION_ENABLED 1
#define TRACE_QXL_RING_RES_PUSH_ENABLED 1
#define TRACE_QXL_RING_RES_PUSH_REST_ENABLED 1
#define TRACE_QXL_RING_RES_PUT_ENABLED 1
#define TRACE_QXL_SET_MODE_ENABLED 1
#define TRACE_QXL_SOFT_RESET_ENABLED 1
#define TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE_ENABLED 1
#define TRACE_QXL_SPICE_DESTROY_SURFACES_ENABLED 1
#define TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE_ENABLED 1
#define TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_ENABLED 1
#define TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC_ENABLED 1
#define TRACE_QXL_SPICE_MONITORS_CONFIG_ENABLED 1
#define TRACE_QXL_SPICE_LOADVM_COMMANDS_ENABLED 1
#define TRACE_QXL_SPICE_OOM_ENABLED 1
#define TRACE_QXL_SPICE_RESET_CURSOR_ENABLED 1
#define TRACE_QXL_SPICE_RESET_IMAGE_CACHE_ENABLED 1
#define TRACE_QXL_SPICE_RESET_MEMSLOTS_ENABLED 1
#define TRACE_QXL_SPICE_UPDATE_AREA_ENABLED 1
#define TRACE_QXL_SPICE_UPDATE_AREA_REST_ENABLED 1
#define TRACE_QXL_SURFACES_DIRTY_ENABLED 1
#define TRACE_QXL_SEND_EVENTS_ENABLED 1
#define TRACE_QXL_SEND_EVENTS_VM_STOPPED_ENABLED 1
#define TRACE_QXL_SET_GUEST_BUG_ENABLED 1
#define TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG_ENABLED 1
#define TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST_ENABLED 1
#define TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE_ENABLED 1
#define TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED_ENABLED 1
#define TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC_ENABLED 1
#define TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION_ENABLED 1
#define TRACE_QXL_RENDER_BLIT_ENABLED 1
#define TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED_ENABLED 1
#define TRACE_QXL_RENDER_UPDATE_AREA_DONE_ENABLED 1
#define TRACE_VGA_STD_READ_IO_ENABLED 1
#define TRACE_VGA_STD_WRITE_IO_ENABLED 1
#define TRACE_VGA_VBE_READ_ENABLED 1
#define TRACE_VGA_VBE_WRITE_ENABLED 1
#define TRACE_VGA_CIRRUS_READ_IO_ENABLED 1
#define TRACE_VGA_CIRRUS_WRITE_IO_ENABLED 1
#define TRACE_VGA_CIRRUS_WRITE_BLT_ENABLED 1
#define TRACE_VGA_CIRRUS_WRITE_GR_ENABLED 1
#define TRACE_VGA_CIRRUS_BITBLT_START_ENABLED 1
#define TRACE_SII9022_READ_REG_ENABLED 1
#define TRACE_SII9022_WRITE_REG_ENABLED 1
#define TRACE_SII9022_SWITCH_MODE_ENABLED 1
#define TRACE_ATI_MM_READ_ENABLED 1
#define TRACE_ATI_MM_WRITE_ENABLED 1
#define TRACE_ARTIST_REG_READ_ENABLED 1
#define TRACE_ARTIST_REG_WRITE_ENABLED 1
#define TRACE_ARTIST_VRAM_READ_ENABLED 1
#define TRACE_ARTIST_VRAM_WRITE_ENABLED 1
#define TRACE_ARTIST_FILL_WINDOW_ENABLED 1
#define TRACE_ARTIST_BLOCK_MOVE_ENABLED 1
#define TRACE_ARTIST_DRAW_LINE_ENABLED 1
#define TRACE_CG3_READ_ENABLED 1
#define TRACE_CG3_WRITE_ENABLED 1
#define TRACE_DPCD_READ_ENABLED 1
#define TRACE_DPCD_WRITE_ENABLED 1
#define TRACE_SM501_SYSTEM_CONFIG_READ_ENABLED 1
#define TRACE_SM501_SYSTEM_CONFIG_WRITE_ENABLED 1
#define TRACE_SM501_I2C_READ_ENABLED 1
#define TRACE_SM501_I2C_WRITE_ENABLED 1
#define TRACE_SM501_PALETTE_READ_ENABLED 1
#define TRACE_SM501_PALETTE_WRITE_ENABLED 1
#define TRACE_SM501_DISP_CTRL_READ_ENABLED 1
#define TRACE_SM501_DISP_CTRL_WRITE_ENABLED 1
#define TRACE_SM501_2D_ENGINE_READ_ENABLED 1
#define TRACE_SM501_2D_ENGINE_WRITE_ENABLED 1
#define TRACE_MACFB_CTRL_READ_ENABLED 1
#define TRACE_MACFB_CTRL_WRITE_ENABLED 1
#define TRACE_MACFB_SENSE_READ_ENABLED 1
#define TRACE_MACFB_SENSE_WRITE_ENABLED 1
#define TRACE_MACFB_UPDATE_MODE_ENABLED 1
#include "qemu/log-for-trace.h"
#include "qemu/error-report.h"


#define TRACE_JAZZ_LED_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_JAZZ_LED_READ) || \
    false)

static inline void _nocheck__trace_jazz_led_read(uint64_t addr, uint8_t val)
{
    if (trace_event_get_state(TRACE_JAZZ_LED_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 4 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:jazz_led_read " "read addr=0x%"PRIx64": 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 448 "trace/trace-hw_display.h"
        } else {
#line 4 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("jazz_led_read " "read addr=0x%"PRIx64": 0x%x" "\n", addr, val);
#line 452 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_jazz_led_read(uint64_t addr, uint8_t val)
{
    if (true) {
        _nocheck__trace_jazz_led_read(addr, val);
    }
}

#define TRACE_JAZZ_LED_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_JAZZ_LED_WRITE) || \
    false)

static inline void _nocheck__trace_jazz_led_write(uint64_t addr, uint8_t new)
{
    if (trace_event_get_state(TRACE_JAZZ_LED_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 5 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:jazz_led_write " "write addr=0x%"PRIx64": 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, new);
#line 479 "trace/trace-hw_display.h"
        } else {
#line 5 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("jazz_led_write " "write addr=0x%"PRIx64": 0x%x" "\n", addr, new);
#line 483 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_jazz_led_write(uint64_t addr, uint8_t new)
{
    if (true) {
        _nocheck__trace_jazz_led_write(addr, new);
    }
}

#define TRACE_XENFB_MOUSE_EVENT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_XENFB_MOUSE_EVENT) || \
    false)

static inline void _nocheck__trace_xenfb_mouse_event(void * opaque, int dx, int dy, int dz, int button_state, int abs_pointer_wanted)
{
    if (trace_event_get_state(TRACE_XENFB_MOUSE_EVENT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 8 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:xenfb_mouse_event " "%p x %d y %d z %d bs 0x%x abs %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , opaque, dx, dy, dz, button_state, abs_pointer_wanted);
#line 510 "trace/trace-hw_display.h"
        } else {
#line 8 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("xenfb_mouse_event " "%p x %d y %d z %d bs 0x%x abs %d" "\n", opaque, dx, dy, dz, button_state, abs_pointer_wanted);
#line 514 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_xenfb_mouse_event(void * opaque, int dx, int dy, int dz, int button_state, int abs_pointer_wanted)
{
    if (true) {
        _nocheck__trace_xenfb_mouse_event(opaque, dx, dy, dz, button_state, abs_pointer_wanted);
    }
}

#define TRACE_XENFB_KEY_EVENT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_XENFB_KEY_EVENT) || \
    false)

static inline void _nocheck__trace_xenfb_key_event(void * opaque, int scancode, int button_state)
{
    if (trace_event_get_state(TRACE_XENFB_KEY_EVENT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 9 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:xenfb_key_event " "%p scancode %d bs 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , opaque, scancode, button_state);
#line 541 "trace/trace-hw_display.h"
        } else {
#line 9 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("xenfb_key_event " "%p scancode %d bs 0x%x" "\n", opaque, scancode, button_state);
#line 545 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_xenfb_key_event(void * opaque, int scancode, int button_state)
{
    if (true) {
        _nocheck__trace_xenfb_key_event(opaque, scancode, button_state);
    }
}

#define TRACE_XENFB_INPUT_CONNECTED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_XENFB_INPUT_CONNECTED) || \
    false)

static inline void _nocheck__trace_xenfb_input_connected(void * xendev, int abs_pointer_wanted)
{
    if (trace_event_get_state(TRACE_XENFB_INPUT_CONNECTED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 10 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:xenfb_input_connected " "%p abs %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , xendev, abs_pointer_wanted);
#line 572 "trace/trace-hw_display.h"
        } else {
#line 10 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("xenfb_input_connected " "%p abs %d" "\n", xendev, abs_pointer_wanted);
#line 576 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_xenfb_input_connected(void * xendev, int abs_pointer_wanted)
{
    if (true) {
        _nocheck__trace_xenfb_input_connected(xendev, abs_pointer_wanted);
    }
}

#define TRACE_G364FB_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_G364FB_READ) || \
    false)

static inline void _nocheck__trace_g364fb_read(uint64_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_G364FB_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 13 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:g364fb_read " "read addr=0x%"PRIx64": 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 603 "trace/trace-hw_display.h"
        } else {
#line 13 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("g364fb_read " "read addr=0x%"PRIx64": 0x%x" "\n", addr, val);
#line 607 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_g364fb_read(uint64_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_g364fb_read(addr, val);
    }
}

#define TRACE_G364FB_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_G364FB_WRITE) || \
    false)

static inline void _nocheck__trace_g364fb_write(uint64_t addr, uint32_t new)
{
    if (trace_event_get_state(TRACE_G364FB_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 14 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:g364fb_write " "write addr=0x%"PRIx64": 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, new);
#line 634 "trace/trace-hw_display.h"
        } else {
#line 14 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("g364fb_write " "write addr=0x%"PRIx64": 0x%x" "\n", addr, new);
#line 638 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_g364fb_write(uint64_t addr, uint32_t new)
{
    if (true) {
        _nocheck__trace_g364fb_write(addr, new);
    }
}

#define TRACE_VMWARE_VALUE_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VMWARE_VALUE_READ) || \
    false)

static inline void _nocheck__trace_vmware_value_read(uint32_t index, uint32_t value)
{
    if (trace_event_get_state(TRACE_VMWARE_VALUE_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 17 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vmware_value_read " "index %d, value 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, value);
#line 665 "trace/trace-hw_display.h"
        } else {
#line 17 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vmware_value_read " "index %d, value 0x%x" "\n", index, value);
#line 669 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vmware_value_read(uint32_t index, uint32_t value)
{
    if (true) {
        _nocheck__trace_vmware_value_read(index, value);
    }
}

#define TRACE_VMWARE_VALUE_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VMWARE_VALUE_WRITE) || \
    false)

static inline void _nocheck__trace_vmware_value_write(uint32_t index, uint32_t value)
{
    if (trace_event_get_state(TRACE_VMWARE_VALUE_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 18 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vmware_value_write " "index %d, value 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, value);
#line 696 "trace/trace-hw_display.h"
        } else {
#line 18 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vmware_value_write " "index %d, value 0x%x" "\n", index, value);
#line 700 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vmware_value_write(uint32_t index, uint32_t value)
{
    if (true) {
        _nocheck__trace_vmware_value_write(index, value);
    }
}

#define TRACE_VMWARE_PALETTE_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VMWARE_PALETTE_READ) || \
    false)

static inline void _nocheck__trace_vmware_palette_read(uint32_t index, uint32_t value)
{
    if (trace_event_get_state(TRACE_VMWARE_PALETTE_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 19 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vmware_palette_read " "index %d, value 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, value);
#line 727 "trace/trace-hw_display.h"
        } else {
#line 19 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vmware_palette_read " "index %d, value 0x%x" "\n", index, value);
#line 731 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vmware_palette_read(uint32_t index, uint32_t value)
{
    if (true) {
        _nocheck__trace_vmware_palette_read(index, value);
    }
}

#define TRACE_VMWARE_PALETTE_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VMWARE_PALETTE_WRITE) || \
    false)

static inline void _nocheck__trace_vmware_palette_write(uint32_t index, uint32_t value)
{
    if (trace_event_get_state(TRACE_VMWARE_PALETTE_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 20 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vmware_palette_write " "index %d, value 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, value);
#line 758 "trace/trace-hw_display.h"
        } else {
#line 20 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vmware_palette_write " "index %d, value 0x%x" "\n", index, value);
#line 762 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vmware_palette_write(uint32_t index, uint32_t value)
{
    if (true) {
        _nocheck__trace_vmware_palette_write(index, value);
    }
}

#define TRACE_VMWARE_SCRATCH_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VMWARE_SCRATCH_READ) || \
    false)

static inline void _nocheck__trace_vmware_scratch_read(uint32_t index, uint32_t value)
{
    if (trace_event_get_state(TRACE_VMWARE_SCRATCH_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 21 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vmware_scratch_read " "index %d, value 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, value);
#line 789 "trace/trace-hw_display.h"
        } else {
#line 21 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vmware_scratch_read " "index %d, value 0x%x" "\n", index, value);
#line 793 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vmware_scratch_read(uint32_t index, uint32_t value)
{
    if (true) {
        _nocheck__trace_vmware_scratch_read(index, value);
    }
}

#define TRACE_VMWARE_SCRATCH_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VMWARE_SCRATCH_WRITE) || \
    false)

static inline void _nocheck__trace_vmware_scratch_write(uint32_t index, uint32_t value)
{
    if (trace_event_get_state(TRACE_VMWARE_SCRATCH_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 22 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vmware_scratch_write " "index %d, value 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, value);
#line 820 "trace/trace-hw_display.h"
        } else {
#line 22 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vmware_scratch_write " "index %d, value 0x%x" "\n", index, value);
#line 824 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vmware_scratch_write(uint32_t index, uint32_t value)
{
    if (true) {
        _nocheck__trace_vmware_scratch_write(index, value);
    }
}

#define TRACE_VMWARE_SETMODE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VMWARE_SETMODE) || \
    false)

static inline void _nocheck__trace_vmware_setmode(uint32_t w, uint32_t h, uint32_t bpp)
{
    if (trace_event_get_state(TRACE_VMWARE_SETMODE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 23 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vmware_setmode " "%dx%d @ %d bpp" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , w, h, bpp);
#line 851 "trace/trace-hw_display.h"
        } else {
#line 23 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vmware_setmode " "%dx%d @ %d bpp" "\n", w, h, bpp);
#line 855 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vmware_setmode(uint32_t w, uint32_t h, uint32_t bpp)
{
    if (true) {
        _nocheck__trace_vmware_setmode(w, h, bpp);
    }
}

#define TRACE_VIRTIO_GPU_FEATURES_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_FEATURES) || \
    false)

static inline void _nocheck__trace_virtio_gpu_features(bool virgl)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_FEATURES) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 26 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_features " "virgl %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , virgl);
#line 882 "trace/trace-hw_display.h"
        } else {
#line 26 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_features " "virgl %d" "\n", virgl);
#line 886 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_features(bool virgl)
{
    if (true) {
        _nocheck__trace_virtio_gpu_features(virgl);
    }
}

#define TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_get_display_info(void)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 30 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_get_display_info " "" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     );
#line 913 "trace/trace-hw_display.h"
        } else {
#line 30 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_get_display_info " "" "\n");
#line 917 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_get_display_info(void)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_get_display_info();
    }
}

#define TRACE_VIRTIO_GPU_CMD_GET_EDID_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_GET_EDID) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_get_edid(uint32_t scanout)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_GET_EDID) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 31 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_get_edid " "scanout %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , scanout);
#line 944 "trace/trace-hw_display.h"
        } else {
#line 31 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_get_edid " "scanout %d" "\n", scanout);
#line 948 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_get_edid(uint32_t scanout)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_get_edid(scanout);
    }
}

#define TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_SET_SCANOUT) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_set_scanout(uint32_t id, uint32_t res, uint32_t w, uint32_t h, uint32_t x, uint32_t y)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_SET_SCANOUT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 32 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_set_scanout " "id %d, res 0x%x, w %d, h %d, x %d, y %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , id, res, w, h, x, y);
#line 975 "trace/trace-hw_display.h"
        } else {
#line 32 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_set_scanout " "id %d, res 0x%x, w %d, h %d, x %d, y %d" "\n", id, res, w, h, x, y);
#line 979 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_set_scanout(uint32_t id, uint32_t res, uint32_t w, uint32_t h, uint32_t x, uint32_t y)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_set_scanout(id, res, w, h, x, y);
    }
}

#define TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_BLOB_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_BLOB) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_set_scanout_blob(uint32_t id, uint32_t res, uint32_t w, uint32_t h, uint32_t x, uint32_t y)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_BLOB) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 33 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_set_scanout_blob " "id %d, res 0x%x, w %d, h %d, x %d, y %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , id, res, w, h, x, y);
#line 1006 "trace/trace-hw_display.h"
        } else {
#line 33 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_set_scanout_blob " "id %d, res 0x%x, w %d, h %d, x %d, y %d" "\n", id, res, w, h, x, y);
#line 1010 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_set_scanout_blob(uint32_t id, uint32_t res, uint32_t w, uint32_t h, uint32_t x, uint32_t y)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_set_scanout_blob(id, res, w, h, x, y);
    }
}

#define TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_res_create_2d(uint32_t res, uint32_t fmt, uint32_t w, uint32_t h)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 34 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_res_create_2d " "res 0x%x, fmt 0x%x, w %d, h %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , res, fmt, w, h);
#line 1037 "trace/trace-hw_display.h"
        } else {
#line 34 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_res_create_2d " "res 0x%x, fmt 0x%x, w %d, h %d" "\n", res, fmt, w, h);
#line 1041 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_res_create_2d(uint32_t res, uint32_t fmt, uint32_t w, uint32_t h)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_res_create_2d(res, fmt, w, h);
    }
}

#define TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_res_create_3d(uint32_t res, uint32_t fmt, uint32_t w, uint32_t h, uint32_t d)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 35 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_res_create_3d " "res 0x%x, fmt 0x%x, w %d, h %d, d %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , res, fmt, w, h, d);
#line 1068 "trace/trace-hw_display.h"
        } else {
#line 35 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_res_create_3d " "res 0x%x, fmt 0x%x, w %d, h %d, d %d" "\n", res, fmt, w, h, d);
#line 1072 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_res_create_3d(uint32_t res, uint32_t fmt, uint32_t w, uint32_t h, uint32_t d)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_res_create_3d(res, fmt, w, h, d);
    }
}

#define TRACE_VIRTIO_GPU_CMD_RES_CREATE_BLOB_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_RES_CREATE_BLOB) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_res_create_blob(uint32_t res, uint64_t size)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_RES_CREATE_BLOB) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 36 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_res_create_blob " "res 0x%x, size %" PRId64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , res, size);
#line 1099 "trace/trace-hw_display.h"
        } else {
#line 36 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_res_create_blob " "res 0x%x, size %" PRId64 "\n", res, size);
#line 1103 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_res_create_blob(uint32_t res, uint64_t size)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_res_create_blob(res, size);
    }
}

#define TRACE_VIRTIO_GPU_CMD_RES_UNREF_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_RES_UNREF) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_res_unref(uint32_t res)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_RES_UNREF) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 37 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_res_unref " "res 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , res);
#line 1130 "trace/trace-hw_display.h"
        } else {
#line 37 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_res_unref " "res 0x%x" "\n", res);
#line 1134 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_res_unref(uint32_t res)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_res_unref(res);
    }
}

#define TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_res_back_attach(uint32_t res)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 38 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_res_back_attach " "res 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , res);
#line 1161 "trace/trace-hw_display.h"
        } else {
#line 38 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_res_back_attach " "res 0x%x" "\n", res);
#line 1165 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_res_back_attach(uint32_t res)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_res_back_attach(res);
    }
}

#define TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_res_back_detach(uint32_t res)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 39 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_res_back_detach " "res 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , res);
#line 1192 "trace/trace-hw_display.h"
        } else {
#line 39 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_res_back_detach " "res 0x%x" "\n", res);
#line 1196 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_res_back_detach(uint32_t res)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_res_back_detach(res);
    }
}

#define TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_res_xfer_toh_2d(uint32_t res)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 40 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_res_xfer_toh_2d " "res 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , res);
#line 1223 "trace/trace-hw_display.h"
        } else {
#line 40 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_res_xfer_toh_2d " "res 0x%x" "\n", res);
#line 1227 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_res_xfer_toh_2d(uint32_t res)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_res_xfer_toh_2d(res);
    }
}

#define TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_res_xfer_toh_3d(uint32_t res)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 41 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_res_xfer_toh_3d " "res 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , res);
#line 1254 "trace/trace-hw_display.h"
        } else {
#line 41 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_res_xfer_toh_3d " "res 0x%x" "\n", res);
#line 1258 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_res_xfer_toh_3d(uint32_t res)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_res_xfer_toh_3d(res);
    }
}

#define TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_res_xfer_fromh_3d(uint32_t res)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 42 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_res_xfer_fromh_3d " "res 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , res);
#line 1285 "trace/trace-hw_display.h"
        } else {
#line 42 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_res_xfer_fromh_3d " "res 0x%x" "\n", res);
#line 1289 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_res_xfer_fromh_3d(uint32_t res)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_res_xfer_fromh_3d(res);
    }
}

#define TRACE_VIRTIO_GPU_CMD_RES_FLUSH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_RES_FLUSH) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_res_flush(uint32_t res, uint32_t w, uint32_t h, uint32_t x, uint32_t y)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_RES_FLUSH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 43 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_res_flush " "res 0x%x, w %d, h %d, x %d, y %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , res, w, h, x, y);
#line 1316 "trace/trace-hw_display.h"
        } else {
#line 43 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_res_flush " "res 0x%x, w %d, h %d, x %d, y %d" "\n", res, w, h, x, y);
#line 1320 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_res_flush(uint32_t res, uint32_t w, uint32_t h, uint32_t x, uint32_t y)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_res_flush(res, w, h, x, y);
    }
}

#define TRACE_VIRTIO_GPU_CMD_CTX_CREATE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_CTX_CREATE) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_ctx_create(uint32_t ctx, const char * name)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_CTX_CREATE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 44 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_ctx_create " "ctx 0x%x, name %s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ctx, name);
#line 1347 "trace/trace-hw_display.h"
        } else {
#line 44 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_ctx_create " "ctx 0x%x, name %s" "\n", ctx, name);
#line 1351 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_ctx_create(uint32_t ctx, const char * name)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_ctx_create(ctx, name);
    }
}

#define TRACE_VIRTIO_GPU_CMD_CTX_DESTROY_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_CTX_DESTROY) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_ctx_destroy(uint32_t ctx)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_CTX_DESTROY) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 45 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_ctx_destroy " "ctx 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ctx);
#line 1378 "trace/trace-hw_display.h"
        } else {
#line 45 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_ctx_destroy " "ctx 0x%x" "\n", ctx);
#line 1382 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_ctx_destroy(uint32_t ctx)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_ctx_destroy(ctx);
    }
}

#define TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_ctx_res_attach(uint32_t ctx, uint32_t res)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 46 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_ctx_res_attach " "ctx 0x%x, res 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ctx, res);
#line 1409 "trace/trace-hw_display.h"
        } else {
#line 46 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_ctx_res_attach " "ctx 0x%x, res 0x%x" "\n", ctx, res);
#line 1413 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_ctx_res_attach(uint32_t ctx, uint32_t res)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_ctx_res_attach(ctx, res);
    }
}

#define TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_ctx_res_detach(uint32_t ctx, uint32_t res)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 47 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_ctx_res_detach " "ctx 0x%x, res 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ctx, res);
#line 1440 "trace/trace-hw_display.h"
        } else {
#line 47 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_ctx_res_detach " "ctx 0x%x, res 0x%x" "\n", ctx, res);
#line 1444 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_ctx_res_detach(uint32_t ctx, uint32_t res)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_ctx_res_detach(ctx, res);
    }
}

#define TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT) || \
    false)

static inline void _nocheck__trace_virtio_gpu_cmd_ctx_submit(uint32_t ctx, uint32_t size)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 48 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_cmd_ctx_submit " "ctx 0x%x, size %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , ctx, size);
#line 1471 "trace/trace-hw_display.h"
        } else {
#line 48 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_cmd_ctx_submit " "ctx 0x%x, size %d" "\n", ctx, size);
#line 1475 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_cmd_ctx_submit(uint32_t ctx, uint32_t size)
{
    if (true) {
        _nocheck__trace_virtio_gpu_cmd_ctx_submit(ctx, size);
    }
}

#define TRACE_VIRTIO_GPU_UPDATE_CURSOR_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_UPDATE_CURSOR) || \
    false)

static inline void _nocheck__trace_virtio_gpu_update_cursor(uint32_t scanout, uint32_t x, uint32_t y, const char * type, uint32_t res)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_UPDATE_CURSOR) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 49 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_update_cursor " "scanout %d, x %d, y %d, %s, res 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , scanout, x, y, type, res);
#line 1502 "trace/trace-hw_display.h"
        } else {
#line 49 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_update_cursor " "scanout %d, x %d, y %d, %s, res 0x%x" "\n", scanout, x, y, type, res);
#line 1506 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_update_cursor(uint32_t scanout, uint32_t x, uint32_t y, const char * type, uint32_t res)
{
    if (true) {
        _nocheck__trace_virtio_gpu_update_cursor(scanout, x, y, type, res);
    }
}

#define TRACE_VIRTIO_GPU_FENCE_CTRL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_FENCE_CTRL) || \
    false)

static inline void _nocheck__trace_virtio_gpu_fence_ctrl(uint64_t fence, uint32_t type)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_FENCE_CTRL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 50 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_fence_ctrl " "fence 0x%" PRIx64 ", type 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , fence, type);
#line 1533 "trace/trace-hw_display.h"
        } else {
#line 50 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_fence_ctrl " "fence 0x%" PRIx64 ", type 0x%x" "\n", fence, type);
#line 1537 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_fence_ctrl(uint64_t fence, uint32_t type)
{
    if (true) {
        _nocheck__trace_virtio_gpu_fence_ctrl(fence, type);
    }
}

#define TRACE_VIRTIO_GPU_FENCE_RESP_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VIRTIO_GPU_FENCE_RESP) || \
    false)

static inline void _nocheck__trace_virtio_gpu_fence_resp(uint64_t fence)
{
    if (trace_event_get_state(TRACE_VIRTIO_GPU_FENCE_RESP) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 51 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:virtio_gpu_fence_resp " "fence 0x%" PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , fence);
#line 1564 "trace/trace-hw_display.h"
        } else {
#line 51 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("virtio_gpu_fence_resp " "fence 0x%" PRIx64 "\n", fence);
#line 1568 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_virtio_gpu_fence_resp(uint64_t fence)
{
    if (true) {
        _nocheck__trace_virtio_gpu_fence_resp(fence);
    }
}

#define TRACE_QXL_INTERFACE_SET_MM_TIME_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_qxl_interface_set_mm_time(int qid, uint32_t mm_time)
{
}

static inline void trace_qxl_interface_set_mm_time(int qid, uint32_t mm_time)
{
    if (true) {
        _nocheck__trace_qxl_interface_set_mm_time(qid, mm_time);
    }
}

#define TRACE_QXL_IO_WRITE_VGA_BACKEND_DSTATE() ( \
    false)

static inline void _nocheck__trace_qxl_io_write_vga(int qid, const char * mode, uint32_t addr, uint32_t val)
{
}

static inline void trace_qxl_io_write_vga(int qid, const char * mode, uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_qxl_io_write_vga(qid, mode, addr, val);
    }
}

#define TRACE_QXL_CREATE_GUEST_PRIMARY_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_CREATE_GUEST_PRIMARY) || \
    false)

static inline void _nocheck__trace_qxl_create_guest_primary(int qid, uint32_t width, uint32_t height, uint64_t mem, uint32_t format, uint32_t position)
{
    if (trace_event_get_state(TRACE_QXL_CREATE_GUEST_PRIMARY) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 56 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_create_guest_primary " "%d %ux%u mem=0x%" PRIx64 " %u,%u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, width, height, mem, format, position);
#line 1623 "trace/trace-hw_display.h"
        } else {
#line 56 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_create_guest_primary " "%d %ux%u mem=0x%" PRIx64 " %u,%u" "\n", qid, width, height, mem, format, position);
#line 1627 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_create_guest_primary(int qid, uint32_t width, uint32_t height, uint64_t mem, uint32_t format, uint32_t position)
{
    if (true) {
        _nocheck__trace_qxl_create_guest_primary(qid, width, height, mem, format, position);
    }
}

#define TRACE_QXL_CREATE_GUEST_PRIMARY_REST_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_CREATE_GUEST_PRIMARY_REST) || \
    false)

static inline void _nocheck__trace_qxl_create_guest_primary_rest(int qid, int32_t stride, uint32_t type, uint32_t flags)
{
    if (trace_event_get_state(TRACE_QXL_CREATE_GUEST_PRIMARY_REST) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 57 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_create_guest_primary_rest " "%d %d,%d,%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, stride, type, flags);
#line 1654 "trace/trace-hw_display.h"
        } else {
#line 57 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_create_guest_primary_rest " "%d %d,%d,%d" "\n", qid, stride, type, flags);
#line 1658 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_create_guest_primary_rest(int qid, int32_t stride, uint32_t type, uint32_t flags)
{
    if (true) {
        _nocheck__trace_qxl_create_guest_primary_rest(qid, stride, type, flags);
    }
}

#define TRACE_QXL_DESTROY_PRIMARY_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_DESTROY_PRIMARY) || \
    false)

static inline void _nocheck__trace_qxl_destroy_primary(int qid)
{
    if (trace_event_get_state(TRACE_QXL_DESTROY_PRIMARY) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 58 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_destroy_primary " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 1685 "trace/trace-hw_display.h"
        } else {
#line 58 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_destroy_primary " "%d" "\n", qid);
#line 1689 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_destroy_primary(int qid)
{
    if (true) {
        _nocheck__trace_qxl_destroy_primary(qid);
    }
}

#define TRACE_QXL_ENTER_VGA_MODE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_ENTER_VGA_MODE) || \
    false)

static inline void _nocheck__trace_qxl_enter_vga_mode(int qid)
{
    if (trace_event_get_state(TRACE_QXL_ENTER_VGA_MODE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 59 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_enter_vga_mode " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 1716 "trace/trace-hw_display.h"
        } else {
#line 59 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_enter_vga_mode " "%d" "\n", qid);
#line 1720 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_enter_vga_mode(int qid)
{
    if (true) {
        _nocheck__trace_qxl_enter_vga_mode(qid);
    }
}

#define TRACE_QXL_EXIT_VGA_MODE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_EXIT_VGA_MODE) || \
    false)

static inline void _nocheck__trace_qxl_exit_vga_mode(int qid)
{
    if (trace_event_get_state(TRACE_QXL_EXIT_VGA_MODE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 60 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_exit_vga_mode " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 1747 "trace/trace-hw_display.h"
        } else {
#line 60 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_exit_vga_mode " "%d" "\n", qid);
#line 1751 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_exit_vga_mode(int qid)
{
    if (true) {
        _nocheck__trace_qxl_exit_vga_mode(qid);
    }
}

#define TRACE_QXL_HARD_RESET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_HARD_RESET) || \
    false)

static inline void _nocheck__trace_qxl_hard_reset(int qid, int64_t loadvm)
{
    if (trace_event_get_state(TRACE_QXL_HARD_RESET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 61 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_hard_reset " "%d loadvm=%"PRId64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, loadvm);
#line 1778 "trace/trace-hw_display.h"
        } else {
#line 61 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_hard_reset " "%d loadvm=%"PRId64 "\n", qid, loadvm);
#line 1782 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_hard_reset(int qid, int64_t loadvm)
{
    if (true) {
        _nocheck__trace_qxl_hard_reset(qid, loadvm);
    }
}

#define TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO) || \
    false)

static inline void _nocheck__trace_qxl_interface_async_complete_io(int qid, uint32_t current_async, void * cookie)
{
    if (trace_event_get_state(TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 62 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_interface_async_complete_io " "%d current=%d cookie=%p" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, current_async, cookie);
#line 1809 "trace/trace-hw_display.h"
        } else {
#line 62 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_interface_async_complete_io " "%d current=%d cookie=%p" "\n", qid, current_async, cookie);
#line 1813 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_interface_async_complete_io(int qid, uint32_t current_async, void * cookie)
{
    if (true) {
        _nocheck__trace_qxl_interface_async_complete_io(qid, current_async, cookie);
    }
}

#define TRACE_QXL_INTERFACE_ATTACH_WORKER_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_INTERFACE_ATTACH_WORKER) || \
    false)

static inline void _nocheck__trace_qxl_interface_attach_worker(int qid)
{
    if (trace_event_get_state(TRACE_QXL_INTERFACE_ATTACH_WORKER) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 63 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_interface_attach_worker " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 1840 "trace/trace-hw_display.h"
        } else {
#line 63 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_interface_attach_worker " "%d" "\n", qid);
#line 1844 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_interface_attach_worker(int qid)
{
    if (true) {
        _nocheck__trace_qxl_interface_attach_worker(qid);
    }
}

#define TRACE_QXL_INTERFACE_GET_INIT_INFO_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_INTERFACE_GET_INIT_INFO) || \
    false)

static inline void _nocheck__trace_qxl_interface_get_init_info(int qid)
{
    if (trace_event_get_state(TRACE_QXL_INTERFACE_GET_INIT_INFO) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 64 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_interface_get_init_info " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 1871 "trace/trace-hw_display.h"
        } else {
#line 64 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_interface_get_init_info " "%d" "\n", qid);
#line 1875 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_interface_get_init_info(int qid)
{
    if (true) {
        _nocheck__trace_qxl_interface_get_init_info(qid);
    }
}

#define TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL) || \
    false)

static inline void _nocheck__trace_qxl_interface_set_compression_level(int qid, int64_t level)
{
    if (trace_event_get_state(TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 65 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_interface_set_compression_level " "%d %"PRId64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, level);
#line 1902 "trace/trace-hw_display.h"
        } else {
#line 65 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_interface_set_compression_level " "%d %"PRId64 "\n", qid, level);
#line 1906 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_interface_set_compression_level(int qid, int64_t level)
{
    if (true) {
        _nocheck__trace_qxl_interface_set_compression_level(qid, level);
    }
}

#define TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE) || \
    false)

static inline void _nocheck__trace_qxl_interface_update_area_complete(int qid, uint32_t surface_id, uint32_t dirty_left, uint32_t dirty_right, uint32_t dirty_top, uint32_t dirty_bottom)
{
    if (trace_event_get_state(TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 66 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_interface_update_area_complete " "%d surface=%d [%d,%d,%d,%d]" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, surface_id, dirty_left, dirty_right, dirty_top, dirty_bottom);
#line 1933 "trace/trace-hw_display.h"
        } else {
#line 66 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_interface_update_area_complete " "%d surface=%d [%d,%d,%d,%d]" "\n", qid, surface_id, dirty_left, dirty_right, dirty_top, dirty_bottom);
#line 1937 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_interface_update_area_complete(int qid, uint32_t surface_id, uint32_t dirty_left, uint32_t dirty_right, uint32_t dirty_top, uint32_t dirty_bottom)
{
    if (true) {
        _nocheck__trace_qxl_interface_update_area_complete(qid, surface_id, dirty_left, dirty_right, dirty_top, dirty_bottom);
    }
}

#define TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST) || \
    false)

static inline void _nocheck__trace_qxl_interface_update_area_complete_rest(int qid, uint32_t num_updated_rects)
{
    if (trace_event_get_state(TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 67 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_interface_update_area_complete_rest " "%d #=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, num_updated_rects);
#line 1964 "trace/trace-hw_display.h"
        } else {
#line 67 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_interface_update_area_complete_rest " "%d #=%d" "\n", qid, num_updated_rects);
#line 1968 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_interface_update_area_complete_rest(int qid, uint32_t num_updated_rects)
{
    if (true) {
        _nocheck__trace_qxl_interface_update_area_complete_rest(qid, num_updated_rects);
    }
}

#define TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW) || \
    false)

static inline void _nocheck__trace_qxl_interface_update_area_complete_overflow(int qid, int max)
{
    if (trace_event_get_state(TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 68 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_interface_update_area_complete_overflow " "%d max=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, max);
#line 1995 "trace/trace-hw_display.h"
        } else {
#line 68 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_interface_update_area_complete_overflow " "%d max=%d" "\n", qid, max);
#line 1999 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_interface_update_area_complete_overflow(int qid, int max)
{
    if (true) {
        _nocheck__trace_qxl_interface_update_area_complete_overflow(qid, max);
    }
}

#define TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH) || \
    false)

static inline void _nocheck__trace_qxl_interface_update_area_complete_schedule_bh(int qid, uint32_t num_dirty)
{
    if (trace_event_get_state(TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 69 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_interface_update_area_complete_schedule_bh " "%d #dirty=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, num_dirty);
#line 2026 "trace/trace-hw_display.h"
        } else {
#line 69 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_interface_update_area_complete_schedule_bh " "%d #dirty=%d" "\n", qid, num_dirty);
#line 2030 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_interface_update_area_complete_schedule_bh(int qid, uint32_t num_dirty)
{
    if (true) {
        _nocheck__trace_qxl_interface_update_area_complete_schedule_bh(qid, num_dirty);
    }
}

#define TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED) || \
    false)

static inline void _nocheck__trace_qxl_io_destroy_primary_ignored(int qid, const char * mode)
{
    if (trace_event_get_state(TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 70 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_io_destroy_primary_ignored " "%d %s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, mode);
#line 2057 "trace/trace-hw_display.h"
        } else {
#line 70 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_io_destroy_primary_ignored " "%d %s" "\n", qid, mode);
#line 2061 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_io_destroy_primary_ignored(int qid, const char * mode)
{
    if (true) {
        _nocheck__trace_qxl_io_destroy_primary_ignored(qid, mode);
    }
}

#define TRACE_QXL_IO_LOG_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_IO_LOG) || \
    false)

static inline void _nocheck__trace_qxl_io_log(int qid, const char * log_buf)
{
    if (trace_event_get_state(TRACE_QXL_IO_LOG) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 71 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_io_log " "%d %s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, log_buf);
#line 2088 "trace/trace-hw_display.h"
        } else {
#line 71 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_io_log " "%d %s" "\n", qid, log_buf);
#line 2092 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_io_log(int qid, const char * log_buf)
{
    if (true) {
        _nocheck__trace_qxl_io_log(qid, log_buf);
    }
}

#define TRACE_QXL_IO_READ_UNEXPECTED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_IO_READ_UNEXPECTED) || \
    false)

static inline void _nocheck__trace_qxl_io_read_unexpected(int qid)
{
    if (trace_event_get_state(TRACE_QXL_IO_READ_UNEXPECTED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 72 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_io_read_unexpected " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 2119 "trace/trace-hw_display.h"
        } else {
#line 72 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_io_read_unexpected " "%d" "\n", qid);
#line 2123 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_io_read_unexpected(int qid)
{
    if (true) {
        _nocheck__trace_qxl_io_read_unexpected(qid);
    }
}

#define TRACE_QXL_IO_UNEXPECTED_VGA_MODE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_IO_UNEXPECTED_VGA_MODE) || \
    false)

static inline void _nocheck__trace_qxl_io_unexpected_vga_mode(int qid, uint64_t addr, uint64_t val, const char * desc)
{
    if (trace_event_get_state(TRACE_QXL_IO_UNEXPECTED_VGA_MODE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 73 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_io_unexpected_vga_mode " "%d 0x%"PRIx64"=%"PRIu64" (%s)" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, addr, val, desc);
#line 2150 "trace/trace-hw_display.h"
        } else {
#line 73 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_io_unexpected_vga_mode " "%d 0x%"PRIx64"=%"PRIu64" (%s)" "\n", qid, addr, val, desc);
#line 2154 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_io_unexpected_vga_mode(int qid, uint64_t addr, uint64_t val, const char * desc)
{
    if (true) {
        _nocheck__trace_qxl_io_unexpected_vga_mode(qid, addr, val, desc);
    }
}

#define TRACE_QXL_IO_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_IO_WRITE) || \
    false)

static inline void _nocheck__trace_qxl_io_write(int qid, const char * mode, uint64_t addr, const char * aname, uint64_t val, unsigned size, int async)
{
    if (trace_event_get_state(TRACE_QXL_IO_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 74 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_io_write " "%d %s addr=%"PRIu64 " (%s) val=%"PRIu64" size=%u async=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, mode, addr, aname, val, size, async);
#line 2181 "trace/trace-hw_display.h"
        } else {
#line 74 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_io_write " "%d %s addr=%"PRIu64 " (%s) val=%"PRIu64" size=%u async=%d" "\n", qid, mode, addr, aname, val, size, async);
#line 2185 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_io_write(int qid, const char * mode, uint64_t addr, const char * aname, uint64_t val, unsigned size, int async)
{
    if (true) {
        _nocheck__trace_qxl_io_write(qid, mode, addr, aname, val, size, async);
    }
}

#define TRACE_QXL_MEMSLOT_ADD_GUEST_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_MEMSLOT_ADD_GUEST) || \
    false)

static inline void _nocheck__trace_qxl_memslot_add_guest(int qid, uint32_t slot_id, uint64_t guest_start, uint64_t guest_end)
{
    if (trace_event_get_state(TRACE_QXL_MEMSLOT_ADD_GUEST) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 75 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_memslot_add_guest " "%d %u: guest phys 0x%"PRIx64 " - 0x%" PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, slot_id, guest_start, guest_end);
#line 2212 "trace/trace-hw_display.h"
        } else {
#line 75 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_memslot_add_guest " "%d %u: guest phys 0x%"PRIx64 " - 0x%" PRIx64 "\n", qid, slot_id, guest_start, guest_end);
#line 2216 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_memslot_add_guest(int qid, uint32_t slot_id, uint64_t guest_start, uint64_t guest_end)
{
    if (true) {
        _nocheck__trace_qxl_memslot_add_guest(qid, slot_id, guest_start, guest_end);
    }
}

#define TRACE_QXL_POST_LOAD_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_POST_LOAD) || \
    false)

static inline void _nocheck__trace_qxl_post_load(int qid, const char * mode)
{
    if (trace_event_get_state(TRACE_QXL_POST_LOAD) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 76 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_post_load " "%d %s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, mode);
#line 2243 "trace/trace-hw_display.h"
        } else {
#line 76 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_post_load " "%d %s" "\n", qid, mode);
#line 2247 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_post_load(int qid, const char * mode)
{
    if (true) {
        _nocheck__trace_qxl_post_load(qid, mode);
    }
}

#define TRACE_QXL_PRE_LOAD_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_PRE_LOAD) || \
    false)

static inline void _nocheck__trace_qxl_pre_load(int qid)
{
    if (trace_event_get_state(TRACE_QXL_PRE_LOAD) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 77 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_pre_load " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 2274 "trace/trace-hw_display.h"
        } else {
#line 77 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_pre_load " "%d" "\n", qid);
#line 2278 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_pre_load(int qid)
{
    if (true) {
        _nocheck__trace_qxl_pre_load(qid);
    }
}

#define TRACE_QXL_PRE_SAVE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_PRE_SAVE) || \
    false)

static inline void _nocheck__trace_qxl_pre_save(int qid)
{
    if (trace_event_get_state(TRACE_QXL_PRE_SAVE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 78 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_pre_save " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 2305 "trace/trace-hw_display.h"
        } else {
#line 78 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_pre_save " "%d" "\n", qid);
#line 2309 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_pre_save(int qid)
{
    if (true) {
        _nocheck__trace_qxl_pre_save(qid);
    }
}

#define TRACE_QXL_RESET_SURFACES_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_RESET_SURFACES) || \
    false)

static inline void _nocheck__trace_qxl_reset_surfaces(int qid)
{
    if (trace_event_get_state(TRACE_QXL_RESET_SURFACES) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 79 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_reset_surfaces " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 2336 "trace/trace-hw_display.h"
        } else {
#line 79 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_reset_surfaces " "%d" "\n", qid);
#line 2340 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_reset_surfaces(int qid)
{
    if (true) {
        _nocheck__trace_qxl_reset_surfaces(qid);
    }
}

#define TRACE_QXL_RING_COMMAND_CHECK_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_RING_COMMAND_CHECK) || \
    false)

static inline void _nocheck__trace_qxl_ring_command_check(int qid, const char * mode)
{
    if (trace_event_get_state(TRACE_QXL_RING_COMMAND_CHECK) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 80 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_ring_command_check " "%d %s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, mode);
#line 2367 "trace/trace-hw_display.h"
        } else {
#line 80 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_ring_command_check " "%d %s" "\n", qid, mode);
#line 2371 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_ring_command_check(int qid, const char * mode)
{
    if (true) {
        _nocheck__trace_qxl_ring_command_check(qid, mode);
    }
}

#define TRACE_QXL_RING_COMMAND_GET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_RING_COMMAND_GET) || \
    false)

static inline void _nocheck__trace_qxl_ring_command_get(int qid, const char * mode)
{
    if (trace_event_get_state(TRACE_QXL_RING_COMMAND_GET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 81 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_ring_command_get " "%d %s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, mode);
#line 2398 "trace/trace-hw_display.h"
        } else {
#line 81 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_ring_command_get " "%d %s" "\n", qid, mode);
#line 2402 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_ring_command_get(int qid, const char * mode)
{
    if (true) {
        _nocheck__trace_qxl_ring_command_get(qid, mode);
    }
}

#define TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION) || \
    false)

static inline void _nocheck__trace_qxl_ring_command_req_notification(int qid)
{
    if (trace_event_get_state(TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 82 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_ring_command_req_notification " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 2429 "trace/trace-hw_display.h"
        } else {
#line 82 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_ring_command_req_notification " "%d" "\n", qid);
#line 2433 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_ring_command_req_notification(int qid)
{
    if (true) {
        _nocheck__trace_qxl_ring_command_req_notification(qid);
    }
}

#define TRACE_QXL_RING_CURSOR_CHECK_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_RING_CURSOR_CHECK) || \
    false)

static inline void _nocheck__trace_qxl_ring_cursor_check(int qid, const char * mode)
{
    if (trace_event_get_state(TRACE_QXL_RING_CURSOR_CHECK) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 83 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_ring_cursor_check " "%d %s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, mode);
#line 2460 "trace/trace-hw_display.h"
        } else {
#line 83 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_ring_cursor_check " "%d %s" "\n", qid, mode);
#line 2464 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_ring_cursor_check(int qid, const char * mode)
{
    if (true) {
        _nocheck__trace_qxl_ring_cursor_check(qid, mode);
    }
}

#define TRACE_QXL_RING_CURSOR_GET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_RING_CURSOR_GET) || \
    false)

static inline void _nocheck__trace_qxl_ring_cursor_get(int qid, const char * mode)
{
    if (trace_event_get_state(TRACE_QXL_RING_CURSOR_GET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 84 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_ring_cursor_get " "%d %s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, mode);
#line 2491 "trace/trace-hw_display.h"
        } else {
#line 84 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_ring_cursor_get " "%d %s" "\n", qid, mode);
#line 2495 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_ring_cursor_get(int qid, const char * mode)
{
    if (true) {
        _nocheck__trace_qxl_ring_cursor_get(qid, mode);
    }
}

#define TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION) || \
    false)

static inline void _nocheck__trace_qxl_ring_cursor_req_notification(int qid)
{
    if (trace_event_get_state(TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 85 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_ring_cursor_req_notification " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 2522 "trace/trace-hw_display.h"
        } else {
#line 85 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_ring_cursor_req_notification " "%d" "\n", qid);
#line 2526 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_ring_cursor_req_notification(int qid)
{
    if (true) {
        _nocheck__trace_qxl_ring_cursor_req_notification(qid);
    }
}

#define TRACE_QXL_RING_RES_PUSH_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_RING_RES_PUSH) || \
    false)

static inline void _nocheck__trace_qxl_ring_res_push(int qid, const char * mode, uint32_t surface_count, uint32_t free_res, void * last_release, const char * notify)
{
    if (trace_event_get_state(TRACE_QXL_RING_RES_PUSH) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 86 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_ring_res_push " "%d %s s#=%d res#=%d last=%p notify=%s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, mode, surface_count, free_res, last_release, notify);
#line 2553 "trace/trace-hw_display.h"
        } else {
#line 86 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_ring_res_push " "%d %s s#=%d res#=%d last=%p notify=%s" "\n", qid, mode, surface_count, free_res, last_release, notify);
#line 2557 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_ring_res_push(int qid, const char * mode, uint32_t surface_count, uint32_t free_res, void * last_release, const char * notify)
{
    if (true) {
        _nocheck__trace_qxl_ring_res_push(qid, mode, surface_count, free_res, last_release, notify);
    }
}

#define TRACE_QXL_RING_RES_PUSH_REST_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_RING_RES_PUSH_REST) || \
    false)

static inline void _nocheck__trace_qxl_ring_res_push_rest(int qid, uint32_t ring_has, uint32_t ring_size, uint32_t prod, uint32_t cons)
{
    if (trace_event_get_state(TRACE_QXL_RING_RES_PUSH_REST) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 87 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_ring_res_push_rest " "%d ring %d/%d [%d,%d]" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, ring_has, ring_size, prod, cons);
#line 2584 "trace/trace-hw_display.h"
        } else {
#line 87 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_ring_res_push_rest " "%d ring %d/%d [%d,%d]" "\n", qid, ring_has, ring_size, prod, cons);
#line 2588 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_ring_res_push_rest(int qid, uint32_t ring_has, uint32_t ring_size, uint32_t prod, uint32_t cons)
{
    if (true) {
        _nocheck__trace_qxl_ring_res_push_rest(qid, ring_has, ring_size, prod, cons);
    }
}

#define TRACE_QXL_RING_RES_PUT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_RING_RES_PUT) || \
    false)

static inline void _nocheck__trace_qxl_ring_res_put(int qid, uint32_t free_res)
{
    if (trace_event_get_state(TRACE_QXL_RING_RES_PUT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 88 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_ring_res_put " "%d #res=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, free_res);
#line 2615 "trace/trace-hw_display.h"
        } else {
#line 88 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_ring_res_put " "%d #res=%d" "\n", qid, free_res);
#line 2619 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_ring_res_put(int qid, uint32_t free_res)
{
    if (true) {
        _nocheck__trace_qxl_ring_res_put(qid, free_res);
    }
}

#define TRACE_QXL_SET_MODE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SET_MODE) || \
    false)

static inline void _nocheck__trace_qxl_set_mode(int qid, int modenr, uint32_t x_res, uint32_t y_res, uint32_t bits, uint64_t devmem)
{
    if (trace_event_get_state(TRACE_QXL_SET_MODE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 89 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_set_mode " "%d mode=%d [ x=%d y=%d @ bpp=%d devmem=0x%" PRIx64 " ]" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, modenr, x_res, y_res, bits, devmem);
#line 2646 "trace/trace-hw_display.h"
        } else {
#line 89 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_set_mode " "%d mode=%d [ x=%d y=%d @ bpp=%d devmem=0x%" PRIx64 " ]" "\n", qid, modenr, x_res, y_res, bits, devmem);
#line 2650 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_set_mode(int qid, int modenr, uint32_t x_res, uint32_t y_res, uint32_t bits, uint64_t devmem)
{
    if (true) {
        _nocheck__trace_qxl_set_mode(qid, modenr, x_res, y_res, bits, devmem);
    }
}

#define TRACE_QXL_SOFT_RESET_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SOFT_RESET) || \
    false)

static inline void _nocheck__trace_qxl_soft_reset(int qid)
{
    if (trace_event_get_state(TRACE_QXL_SOFT_RESET) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 90 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_soft_reset " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 2677 "trace/trace-hw_display.h"
        } else {
#line 90 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_soft_reset " "%d" "\n", qid);
#line 2681 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_soft_reset(int qid)
{
    if (true) {
        _nocheck__trace_qxl_soft_reset(qid);
    }
}

#define TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE) || \
    false)

static inline void _nocheck__trace_qxl_spice_destroy_surfaces_complete(int qid)
{
    if (trace_event_get_state(TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 91 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_spice_destroy_surfaces_complete " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 2708 "trace/trace-hw_display.h"
        } else {
#line 91 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_spice_destroy_surfaces_complete " "%d" "\n", qid);
#line 2712 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_spice_destroy_surfaces_complete(int qid)
{
    if (true) {
        _nocheck__trace_qxl_spice_destroy_surfaces_complete(qid);
    }
}

#define TRACE_QXL_SPICE_DESTROY_SURFACES_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SPICE_DESTROY_SURFACES) || \
    false)

static inline void _nocheck__trace_qxl_spice_destroy_surfaces(int qid, int async)
{
    if (trace_event_get_state(TRACE_QXL_SPICE_DESTROY_SURFACES) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 92 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_spice_destroy_surfaces " "%d async=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, async);
#line 2739 "trace/trace-hw_display.h"
        } else {
#line 92 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_spice_destroy_surfaces " "%d async=%d" "\n", qid, async);
#line 2743 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_spice_destroy_surfaces(int qid, int async)
{
    if (true) {
        _nocheck__trace_qxl_spice_destroy_surfaces(qid, async);
    }
}

#define TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE) || \
    false)

static inline void _nocheck__trace_qxl_spice_destroy_surface_wait_complete(int qid, uint32_t id)
{
    if (trace_event_get_state(TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 93 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_spice_destroy_surface_wait_complete " "%d sid=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, id);
#line 2770 "trace/trace-hw_display.h"
        } else {
#line 93 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_spice_destroy_surface_wait_complete " "%d sid=%d" "\n", qid, id);
#line 2774 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_spice_destroy_surface_wait_complete(int qid, uint32_t id)
{
    if (true) {
        _nocheck__trace_qxl_spice_destroy_surface_wait_complete(qid, id);
    }
}

#define TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT) || \
    false)

static inline void _nocheck__trace_qxl_spice_destroy_surface_wait(int qid, uint32_t id, int async)
{
    if (trace_event_get_state(TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 94 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_spice_destroy_surface_wait " "%d sid=%d async=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, id, async);
#line 2801 "trace/trace-hw_display.h"
        } else {
#line 94 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_spice_destroy_surface_wait " "%d sid=%d async=%d" "\n", qid, id, async);
#line 2805 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_spice_destroy_surface_wait(int qid, uint32_t id, int async)
{
    if (true) {
        _nocheck__trace_qxl_spice_destroy_surface_wait(qid, id, async);
    }
}

#define TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC) || \
    false)

static inline void _nocheck__trace_qxl_spice_flush_surfaces_async(int qid, uint32_t surface_count, uint32_t num_free_res)
{
    if (trace_event_get_state(TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 95 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_spice_flush_surfaces_async " "%d s#=%d, res#=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, surface_count, num_free_res);
#line 2832 "trace/trace-hw_display.h"
        } else {
#line 95 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_spice_flush_surfaces_async " "%d s#=%d, res#=%d" "\n", qid, surface_count, num_free_res);
#line 2836 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_spice_flush_surfaces_async(int qid, uint32_t surface_count, uint32_t num_free_res)
{
    if (true) {
        _nocheck__trace_qxl_spice_flush_surfaces_async(qid, surface_count, num_free_res);
    }
}

#define TRACE_QXL_SPICE_MONITORS_CONFIG_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SPICE_MONITORS_CONFIG) || \
    false)

static inline void _nocheck__trace_qxl_spice_monitors_config(int qid)
{
    if (trace_event_get_state(TRACE_QXL_SPICE_MONITORS_CONFIG) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 96 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_spice_monitors_config " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 2863 "trace/trace-hw_display.h"
        } else {
#line 96 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_spice_monitors_config " "%d" "\n", qid);
#line 2867 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_spice_monitors_config(int qid)
{
    if (true) {
        _nocheck__trace_qxl_spice_monitors_config(qid);
    }
}

#define TRACE_QXL_SPICE_LOADVM_COMMANDS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SPICE_LOADVM_COMMANDS) || \
    false)

static inline void _nocheck__trace_qxl_spice_loadvm_commands(int qid, void * ext, uint32_t count)
{
    if (trace_event_get_state(TRACE_QXL_SPICE_LOADVM_COMMANDS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 97 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_spice_loadvm_commands " "%d ext=%p count=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, ext, count);
#line 2894 "trace/trace-hw_display.h"
        } else {
#line 97 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_spice_loadvm_commands " "%d ext=%p count=%d" "\n", qid, ext, count);
#line 2898 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_spice_loadvm_commands(int qid, void * ext, uint32_t count)
{
    if (true) {
        _nocheck__trace_qxl_spice_loadvm_commands(qid, ext, count);
    }
}

#define TRACE_QXL_SPICE_OOM_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SPICE_OOM) || \
    false)

static inline void _nocheck__trace_qxl_spice_oom(int qid)
{
    if (trace_event_get_state(TRACE_QXL_SPICE_OOM) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 98 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_spice_oom " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 2925 "trace/trace-hw_display.h"
        } else {
#line 98 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_spice_oom " "%d" "\n", qid);
#line 2929 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_spice_oom(int qid)
{
    if (true) {
        _nocheck__trace_qxl_spice_oom(qid);
    }
}

#define TRACE_QXL_SPICE_RESET_CURSOR_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SPICE_RESET_CURSOR) || \
    false)

static inline void _nocheck__trace_qxl_spice_reset_cursor(int qid)
{
    if (trace_event_get_state(TRACE_QXL_SPICE_RESET_CURSOR) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 99 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_spice_reset_cursor " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 2956 "trace/trace-hw_display.h"
        } else {
#line 99 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_spice_reset_cursor " "%d" "\n", qid);
#line 2960 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_spice_reset_cursor(int qid)
{
    if (true) {
        _nocheck__trace_qxl_spice_reset_cursor(qid);
    }
}

#define TRACE_QXL_SPICE_RESET_IMAGE_CACHE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SPICE_RESET_IMAGE_CACHE) || \
    false)

static inline void _nocheck__trace_qxl_spice_reset_image_cache(int qid)
{
    if (trace_event_get_state(TRACE_QXL_SPICE_RESET_IMAGE_CACHE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 100 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_spice_reset_image_cache " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 2987 "trace/trace-hw_display.h"
        } else {
#line 100 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_spice_reset_image_cache " "%d" "\n", qid);
#line 2991 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_spice_reset_image_cache(int qid)
{
    if (true) {
        _nocheck__trace_qxl_spice_reset_image_cache(qid);
    }
}

#define TRACE_QXL_SPICE_RESET_MEMSLOTS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SPICE_RESET_MEMSLOTS) || \
    false)

static inline void _nocheck__trace_qxl_spice_reset_memslots(int qid)
{
    if (trace_event_get_state(TRACE_QXL_SPICE_RESET_MEMSLOTS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 101 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_spice_reset_memslots " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 3018 "trace/trace-hw_display.h"
        } else {
#line 101 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_spice_reset_memslots " "%d" "\n", qid);
#line 3022 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_spice_reset_memslots(int qid)
{
    if (true) {
        _nocheck__trace_qxl_spice_reset_memslots(qid);
    }
}

#define TRACE_QXL_SPICE_UPDATE_AREA_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SPICE_UPDATE_AREA) || \
    false)

static inline void _nocheck__trace_qxl_spice_update_area(int qid, uint32_t surface_id, uint32_t left, uint32_t right, uint32_t top, uint32_t bottom)
{
    if (trace_event_get_state(TRACE_QXL_SPICE_UPDATE_AREA) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 102 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_spice_update_area " "%d sid=%d [%d,%d,%d,%d]" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, surface_id, left, right, top, bottom);
#line 3049 "trace/trace-hw_display.h"
        } else {
#line 102 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_spice_update_area " "%d sid=%d [%d,%d,%d,%d]" "\n", qid, surface_id, left, right, top, bottom);
#line 3053 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_spice_update_area(int qid, uint32_t surface_id, uint32_t left, uint32_t right, uint32_t top, uint32_t bottom)
{
    if (true) {
        _nocheck__trace_qxl_spice_update_area(qid, surface_id, left, right, top, bottom);
    }
}

#define TRACE_QXL_SPICE_UPDATE_AREA_REST_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SPICE_UPDATE_AREA_REST) || \
    false)

static inline void _nocheck__trace_qxl_spice_update_area_rest(int qid, uint32_t num_dirty_rects, uint32_t clear_dirty_region)
{
    if (trace_event_get_state(TRACE_QXL_SPICE_UPDATE_AREA_REST) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 103 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_spice_update_area_rest " "%d #d=%d clear=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, num_dirty_rects, clear_dirty_region);
#line 3080 "trace/trace-hw_display.h"
        } else {
#line 103 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_spice_update_area_rest " "%d #d=%d clear=%d" "\n", qid, num_dirty_rects, clear_dirty_region);
#line 3084 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_spice_update_area_rest(int qid, uint32_t num_dirty_rects, uint32_t clear_dirty_region)
{
    if (true) {
        _nocheck__trace_qxl_spice_update_area_rest(qid, num_dirty_rects, clear_dirty_region);
    }
}

#define TRACE_QXL_SURFACES_DIRTY_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SURFACES_DIRTY) || \
    false)

static inline void _nocheck__trace_qxl_surfaces_dirty(int qid, uint64_t offset, uint64_t size)
{
    if (trace_event_get_state(TRACE_QXL_SURFACES_DIRTY) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 104 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_surfaces_dirty " "%d offset=0x%"PRIx64" size=0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, offset, size);
#line 3111 "trace/trace-hw_display.h"
        } else {
#line 104 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_surfaces_dirty " "%d offset=0x%"PRIx64" size=0x%"PRIx64 "\n", qid, offset, size);
#line 3115 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_surfaces_dirty(int qid, uint64_t offset, uint64_t size)
{
    if (true) {
        _nocheck__trace_qxl_surfaces_dirty(qid, offset, size);
    }
}

#define TRACE_QXL_SEND_EVENTS_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SEND_EVENTS) || \
    false)

static inline void _nocheck__trace_qxl_send_events(int qid, uint32_t events)
{
    if (trace_event_get_state(TRACE_QXL_SEND_EVENTS) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 105 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_send_events " "%d %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, events);
#line 3142 "trace/trace-hw_display.h"
        } else {
#line 105 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_send_events " "%d %d" "\n", qid, events);
#line 3146 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_send_events(int qid, uint32_t events)
{
    if (true) {
        _nocheck__trace_qxl_send_events(qid, events);
    }
}

#define TRACE_QXL_SEND_EVENTS_VM_STOPPED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SEND_EVENTS_VM_STOPPED) || \
    false)

static inline void _nocheck__trace_qxl_send_events_vm_stopped(int qid, uint32_t events)
{
    if (trace_event_get_state(TRACE_QXL_SEND_EVENTS_VM_STOPPED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 106 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_send_events_vm_stopped " "%d %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, events);
#line 3173 "trace/trace-hw_display.h"
        } else {
#line 106 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_send_events_vm_stopped " "%d %d" "\n", qid, events);
#line 3177 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_send_events_vm_stopped(int qid, uint32_t events)
{
    if (true) {
        _nocheck__trace_qxl_send_events_vm_stopped(qid, events);
    }
}

#define TRACE_QXL_SET_GUEST_BUG_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SET_GUEST_BUG) || \
    false)

static inline void _nocheck__trace_qxl_set_guest_bug(int qid)
{
    if (trace_event_get_state(TRACE_QXL_SET_GUEST_BUG) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 107 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_set_guest_bug " "%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid);
#line 3204 "trace/trace-hw_display.h"
        } else {
#line 107 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_set_guest_bug " "%d" "\n", qid);
#line 3208 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_set_guest_bug(int qid)
{
    if (true) {
        _nocheck__trace_qxl_set_guest_bug(qid);
    }
}

#define TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG) || \
    false)

static inline void _nocheck__trace_qxl_interrupt_client_monitors_config(int qid, int num_heads, void * heads)
{
    if (trace_event_get_state(TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 108 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_interrupt_client_monitors_config " "%d %d %p" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, num_heads, heads);
#line 3235 "trace/trace-hw_display.h"
        } else {
#line 108 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_interrupt_client_monitors_config " "%d %d %p" "\n", qid, num_heads, heads);
#line 3239 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_interrupt_client_monitors_config(int qid, int num_heads, void * heads)
{
    if (true) {
        _nocheck__trace_qxl_interrupt_client_monitors_config(qid, num_heads, heads);
    }
}

#define TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST) || \
    false)

static inline void _nocheck__trace_qxl_client_monitors_config_unsupported_by_guest(int qid, uint32_t int_mask, void * client_monitors_config)
{
    if (trace_event_get_state(TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 109 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_client_monitors_config_unsupported_by_guest " "%d 0x%X %p" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, int_mask, client_monitors_config);
#line 3266 "trace/trace-hw_display.h"
        } else {
#line 109 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_client_monitors_config_unsupported_by_guest " "%d 0x%X %p" "\n", qid, int_mask, client_monitors_config);
#line 3270 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_client_monitors_config_unsupported_by_guest(int qid, uint32_t int_mask, void * client_monitors_config)
{
    if (true) {
        _nocheck__trace_qxl_client_monitors_config_unsupported_by_guest(qid, int_mask, client_monitors_config);
    }
}

#define TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE) || \
    false)

static inline void _nocheck__trace_qxl_client_monitors_config_unsupported_by_device(int qid, int revision)
{
    if (trace_event_get_state(TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 110 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_client_monitors_config_unsupported_by_device " "%d revision=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, revision);
#line 3297 "trace/trace-hw_display.h"
        } else {
#line 110 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_client_monitors_config_unsupported_by_device " "%d revision=%d" "\n", qid, revision);
#line 3301 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_client_monitors_config_unsupported_by_device(int qid, int revision)
{
    if (true) {
        _nocheck__trace_qxl_client_monitors_config_unsupported_by_device(qid, revision);
    }
}

#define TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED) || \
    false)

static inline void _nocheck__trace_qxl_client_monitors_config_capped(int qid, int requested, int limit)
{
    if (trace_event_get_state(TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 111 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_client_monitors_config_capped " "%d %d %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, requested, limit);
#line 3328 "trace/trace-hw_display.h"
        } else {
#line 111 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_client_monitors_config_capped " "%d %d %d" "\n", qid, requested, limit);
#line 3332 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_client_monitors_config_capped(int qid, int requested, int limit)
{
    if (true) {
        _nocheck__trace_qxl_client_monitors_config_capped(qid, requested, limit);
    }
}

#define TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC) || \
    false)

static inline void _nocheck__trace_qxl_client_monitors_config_crc(int qid, unsigned size, uint32_t crc32)
{
    if (trace_event_get_state(TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 112 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_client_monitors_config_crc " "%d %u %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, size, crc32);
#line 3359 "trace/trace-hw_display.h"
        } else {
#line 112 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_client_monitors_config_crc " "%d %u %u" "\n", qid, size, crc32);
#line 3363 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_client_monitors_config_crc(int qid, unsigned size, uint32_t crc32)
{
    if (true) {
        _nocheck__trace_qxl_client_monitors_config_crc(qid, size, crc32);
    }
}

#define TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION) || \
    false)

static inline void _nocheck__trace_qxl_set_client_capabilities_unsupported_by_revision(int qid, int revision)
{
    if (trace_event_get_state(TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 113 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_set_client_capabilities_unsupported_by_revision " "%d revision=%d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , qid, revision);
#line 3390 "trace/trace-hw_display.h"
        } else {
#line 113 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_set_client_capabilities_unsupported_by_revision " "%d revision=%d" "\n", qid, revision);
#line 3394 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_set_client_capabilities_unsupported_by_revision(int qid, int revision)
{
    if (true) {
        _nocheck__trace_qxl_set_client_capabilities_unsupported_by_revision(qid, revision);
    }
}

#define TRACE_QXL_RENDER_BLIT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_RENDER_BLIT) || \
    false)

static inline void _nocheck__trace_qxl_render_blit(int32_t stride, int32_t left, int32_t right, int32_t top, int32_t bottom)
{
    if (trace_event_get_state(TRACE_QXL_RENDER_BLIT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 116 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_render_blit " "stride=%d [%d, %d, %d, %d]" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , stride, left, right, top, bottom);
#line 3421 "trace/trace-hw_display.h"
        } else {
#line 116 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_render_blit " "stride=%d [%d, %d, %d, %d]" "\n", stride, left, right, top, bottom);
#line 3425 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_render_blit(int32_t stride, int32_t left, int32_t right, int32_t top, int32_t bottom)
{
    if (true) {
        _nocheck__trace_qxl_render_blit(stride, left, right, top, bottom);
    }
}

#define TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED) || \
    false)

static inline void _nocheck__trace_qxl_render_guest_primary_resized(int32_t width, int32_t height, int32_t stride, int32_t bytes_pp, int32_t bits_pp)
{
    if (trace_event_get_state(TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 117 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_render_guest_primary_resized " "%dx%d, stride %d, bpp %d, depth %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , width, height, stride, bytes_pp, bits_pp);
#line 3452 "trace/trace-hw_display.h"
        } else {
#line 117 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_render_guest_primary_resized " "%dx%d, stride %d, bpp %d, depth %d" "\n", width, height, stride, bytes_pp, bits_pp);
#line 3456 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_render_guest_primary_resized(int32_t width, int32_t height, int32_t stride, int32_t bytes_pp, int32_t bits_pp)
{
    if (true) {
        _nocheck__trace_qxl_render_guest_primary_resized(width, height, stride, bytes_pp, bits_pp);
    }
}

#define TRACE_QXL_RENDER_UPDATE_AREA_DONE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_QXL_RENDER_UPDATE_AREA_DONE) || \
    false)

static inline void _nocheck__trace_qxl_render_update_area_done(void * cookie)
{
    if (trace_event_get_state(TRACE_QXL_RENDER_UPDATE_AREA_DONE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 118 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:qxl_render_update_area_done " "%p" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , cookie);
#line 3483 "trace/trace-hw_display.h"
        } else {
#line 118 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("qxl_render_update_area_done " "%p" "\n", cookie);
#line 3487 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_qxl_render_update_area_done(void * cookie)
{
    if (true) {
        _nocheck__trace_qxl_render_update_area_done(cookie);
    }
}

#define TRACE_VGA_STD_READ_IO_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VGA_STD_READ_IO) || \
    false)

static inline void _nocheck__trace_vga_std_read_io(uint32_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_VGA_STD_READ_IO) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 121 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vga_std_read_io " "addr 0x%x, val 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 3514 "trace/trace-hw_display.h"
        } else {
#line 121 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vga_std_read_io " "addr 0x%x, val 0x%x" "\n", addr, val);
#line 3518 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vga_std_read_io(uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_vga_std_read_io(addr, val);
    }
}

#define TRACE_VGA_STD_WRITE_IO_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VGA_STD_WRITE_IO) || \
    false)

static inline void _nocheck__trace_vga_std_write_io(uint32_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_VGA_STD_WRITE_IO) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 122 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vga_std_write_io " "addr 0x%x, val 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 3545 "trace/trace-hw_display.h"
        } else {
#line 122 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vga_std_write_io " "addr 0x%x, val 0x%x" "\n", addr, val);
#line 3549 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vga_std_write_io(uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_vga_std_write_io(addr, val);
    }
}

#define TRACE_VGA_VBE_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VGA_VBE_READ) || \
    false)

static inline void _nocheck__trace_vga_vbe_read(uint32_t index, uint32_t val)
{
    if (trace_event_get_state(TRACE_VGA_VBE_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 123 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vga_vbe_read " "index 0x%x, val 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, val);
#line 3576 "trace/trace-hw_display.h"
        } else {
#line 123 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vga_vbe_read " "index 0x%x, val 0x%x" "\n", index, val);
#line 3580 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vga_vbe_read(uint32_t index, uint32_t val)
{
    if (true) {
        _nocheck__trace_vga_vbe_read(index, val);
    }
}

#define TRACE_VGA_VBE_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VGA_VBE_WRITE) || \
    false)

static inline void _nocheck__trace_vga_vbe_write(uint32_t index, uint32_t val)
{
    if (trace_event_get_state(TRACE_VGA_VBE_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 124 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vga_vbe_write " "index 0x%x, val 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, val);
#line 3607 "trace/trace-hw_display.h"
        } else {
#line 124 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vga_vbe_write " "index 0x%x, val 0x%x" "\n", index, val);
#line 3611 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vga_vbe_write(uint32_t index, uint32_t val)
{
    if (true) {
        _nocheck__trace_vga_vbe_write(index, val);
    }
}

#define TRACE_VGA_CIRRUS_READ_IO_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VGA_CIRRUS_READ_IO) || \
    false)

static inline void _nocheck__trace_vga_cirrus_read_io(uint32_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_VGA_CIRRUS_READ_IO) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 127 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vga_cirrus_read_io " "addr 0x%x, val 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 3638 "trace/trace-hw_display.h"
        } else {
#line 127 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vga_cirrus_read_io " "addr 0x%x, val 0x%x" "\n", addr, val);
#line 3642 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vga_cirrus_read_io(uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_vga_cirrus_read_io(addr, val);
    }
}

#define TRACE_VGA_CIRRUS_WRITE_IO_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VGA_CIRRUS_WRITE_IO) || \
    false)

static inline void _nocheck__trace_vga_cirrus_write_io(uint32_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_VGA_CIRRUS_WRITE_IO) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 128 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vga_cirrus_write_io " "addr 0x%x, val 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 3669 "trace/trace-hw_display.h"
        } else {
#line 128 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vga_cirrus_write_io " "addr 0x%x, val 0x%x" "\n", addr, val);
#line 3673 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vga_cirrus_write_io(uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_vga_cirrus_write_io(addr, val);
    }
}

#define TRACE_VGA_CIRRUS_WRITE_BLT_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VGA_CIRRUS_WRITE_BLT) || \
    false)

static inline void _nocheck__trace_vga_cirrus_write_blt(uint32_t offset, uint32_t val)
{
    if (trace_event_get_state(TRACE_VGA_CIRRUS_WRITE_BLT) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 129 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vga_cirrus_write_blt " "offset 0x%x, val 0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , offset, val);
#line 3700 "trace/trace-hw_display.h"
        } else {
#line 129 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vga_cirrus_write_blt " "offset 0x%x, val 0x%x" "\n", offset, val);
#line 3704 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vga_cirrus_write_blt(uint32_t offset, uint32_t val)
{
    if (true) {
        _nocheck__trace_vga_cirrus_write_blt(offset, val);
    }
}

#define TRACE_VGA_CIRRUS_WRITE_GR_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VGA_CIRRUS_WRITE_GR) || \
    false)

static inline void _nocheck__trace_vga_cirrus_write_gr(uint8_t index, uint8_t val)
{
    if (trace_event_get_state(TRACE_VGA_CIRRUS_WRITE_GR) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 130 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vga_cirrus_write_gr " "GR addr 0x%02x, val 0x%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , index, val);
#line 3731 "trace/trace-hw_display.h"
        } else {
#line 130 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vga_cirrus_write_gr " "GR addr 0x%02x, val 0x%02x" "\n", index, val);
#line 3735 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vga_cirrus_write_gr(uint8_t index, uint8_t val)
{
    if (true) {
        _nocheck__trace_vga_cirrus_write_gr(index, val);
    }
}

#define TRACE_VGA_CIRRUS_BITBLT_START_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_VGA_CIRRUS_BITBLT_START) || \
    false)

static inline void _nocheck__trace_vga_cirrus_bitblt_start(uint8_t blt_rop, uint8_t blt_mode, uint8_t blt_modeext, int blt_width, int blt_height, int blt_dstpitch, int blt_srcpitch, uint32_t blt_dstaddr, uint32_t blt_srcaddr, uint8_t gr_val)
{
    if (trace_event_get_state(TRACE_VGA_CIRRUS_BITBLT_START) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 131 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:vga_cirrus_bitblt_start " "rop=0x%02x mode=0x%02x modeext=0x%02x w=%d h=%d dpitch=%d spitch=%d daddr=0x%08"PRIx32" saddr=0x%08"PRIx32" writemask=0x%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , blt_rop, blt_mode, blt_modeext, blt_width, blt_height, blt_dstpitch, blt_srcpitch, blt_dstaddr, blt_srcaddr, gr_val);
#line 3762 "trace/trace-hw_display.h"
        } else {
#line 131 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("vga_cirrus_bitblt_start " "rop=0x%02x mode=0x%02x modeext=0x%02x w=%d h=%d dpitch=%d spitch=%d daddr=0x%08"PRIx32" saddr=0x%08"PRIx32" writemask=0x%02x" "\n", blt_rop, blt_mode, blt_modeext, blt_width, blt_height, blt_dstpitch, blt_srcpitch, blt_dstaddr, blt_srcaddr, gr_val);
#line 3766 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_vga_cirrus_bitblt_start(uint8_t blt_rop, uint8_t blt_mode, uint8_t blt_modeext, int blt_width, int blt_height, int blt_dstpitch, int blt_srcpitch, uint32_t blt_dstaddr, uint32_t blt_srcaddr, uint8_t gr_val)
{
    if (true) {
        _nocheck__trace_vga_cirrus_bitblt_start(blt_rop, blt_mode, blt_modeext, blt_width, blt_height, blt_dstpitch, blt_srcpitch, blt_dstaddr, blt_srcaddr, gr_val);
    }
}

#define TRACE_SII9022_READ_REG_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SII9022_READ_REG) || \
    false)

static inline void _nocheck__trace_sii9022_read_reg(uint8_t addr, uint8_t val)
{
    if (trace_event_get_state(TRACE_SII9022_READ_REG) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 134 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:sii9022_read_reg " "addr 0x%02x, val 0x%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 3793 "trace/trace-hw_display.h"
        } else {
#line 134 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("sii9022_read_reg " "addr 0x%02x, val 0x%02x" "\n", addr, val);
#line 3797 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_sii9022_read_reg(uint8_t addr, uint8_t val)
{
    if (true) {
        _nocheck__trace_sii9022_read_reg(addr, val);
    }
}

#define TRACE_SII9022_WRITE_REG_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SII9022_WRITE_REG) || \
    false)

static inline void _nocheck__trace_sii9022_write_reg(uint8_t addr, uint8_t val)
{
    if (trace_event_get_state(TRACE_SII9022_WRITE_REG) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 135 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:sii9022_write_reg " "addr 0x%02x, val 0x%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 3824 "trace/trace-hw_display.h"
        } else {
#line 135 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("sii9022_write_reg " "addr 0x%02x, val 0x%02x" "\n", addr, val);
#line 3828 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_sii9022_write_reg(uint8_t addr, uint8_t val)
{
    if (true) {
        _nocheck__trace_sii9022_write_reg(addr, val);
    }
}

#define TRACE_SII9022_SWITCH_MODE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SII9022_SWITCH_MODE) || \
    false)

static inline void _nocheck__trace_sii9022_switch_mode(const char * mode)
{
    if (trace_event_get_state(TRACE_SII9022_SWITCH_MODE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 136 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:sii9022_switch_mode " "mode: %s" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , mode);
#line 3855 "trace/trace-hw_display.h"
        } else {
#line 136 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("sii9022_switch_mode " "mode: %s" "\n", mode);
#line 3859 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_sii9022_switch_mode(const char * mode)
{
    if (true) {
        _nocheck__trace_sii9022_switch_mode(mode);
    }
}

#define TRACE_ATI_MM_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ATI_MM_READ) || \
    false)

static inline void _nocheck__trace_ati_mm_read(unsigned int size, uint64_t addr, const char * name, uint64_t val)
{
    if (trace_event_get_state(TRACE_ATI_MM_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 139 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:ati_mm_read " "%u 0x%"PRIx64 " %s -> 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size, addr, name, val);
#line 3886 "trace/trace-hw_display.h"
        } else {
#line 139 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("ati_mm_read " "%u 0x%"PRIx64 " %s -> 0x%"PRIx64 "\n", size, addr, name, val);
#line 3890 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_ati_mm_read(unsigned int size, uint64_t addr, const char * name, uint64_t val)
{
    if (true) {
        _nocheck__trace_ati_mm_read(size, addr, name, val);
    }
}

#define TRACE_ATI_MM_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ATI_MM_WRITE) || \
    false)

static inline void _nocheck__trace_ati_mm_write(unsigned int size, uint64_t addr, const char * name, uint64_t val)
{
    if (trace_event_get_state(TRACE_ATI_MM_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 140 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:ati_mm_write " "%u 0x%"PRIx64 " %s <- 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size, addr, name, val);
#line 3917 "trace/trace-hw_display.h"
        } else {
#line 140 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("ati_mm_write " "%u 0x%"PRIx64 " %s <- 0x%"PRIx64 "\n", size, addr, name, val);
#line 3921 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_ati_mm_write(unsigned int size, uint64_t addr, const char * name, uint64_t val)
{
    if (true) {
        _nocheck__trace_ati_mm_write(size, addr, name, val);
    }
}

#define TRACE_ARTIST_REG_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ARTIST_REG_READ) || \
    false)

static inline void _nocheck__trace_artist_reg_read(unsigned int size, uint64_t addr, const char * name, uint64_t val)
{
    if (trace_event_get_state(TRACE_ARTIST_REG_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 143 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:artist_reg_read " "%u 0x%"PRIx64 "%s -> 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size, addr, name, val);
#line 3948 "trace/trace-hw_display.h"
        } else {
#line 143 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("artist_reg_read " "%u 0x%"PRIx64 "%s -> 0x%"PRIx64 "\n", size, addr, name, val);
#line 3952 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_artist_reg_read(unsigned int size, uint64_t addr, const char * name, uint64_t val)
{
    if (true) {
        _nocheck__trace_artist_reg_read(size, addr, name, val);
    }
}

#define TRACE_ARTIST_REG_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ARTIST_REG_WRITE) || \
    false)

static inline void _nocheck__trace_artist_reg_write(unsigned int size, uint64_t addr, const char * name, uint64_t val)
{
    if (trace_event_get_state(TRACE_ARTIST_REG_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 144 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:artist_reg_write " "%u 0x%"PRIx64 "%s <- 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size, addr, name, val);
#line 3979 "trace/trace-hw_display.h"
        } else {
#line 144 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("artist_reg_write " "%u 0x%"PRIx64 "%s <- 0x%"PRIx64 "\n", size, addr, name, val);
#line 3983 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_artist_reg_write(unsigned int size, uint64_t addr, const char * name, uint64_t val)
{
    if (true) {
        _nocheck__trace_artist_reg_write(size, addr, name, val);
    }
}

#define TRACE_ARTIST_VRAM_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ARTIST_VRAM_READ) || \
    false)

static inline void _nocheck__trace_artist_vram_read(unsigned int size, uint64_t addr, int posx, int posy, uint64_t val)
{
    if (trace_event_get_state(TRACE_ARTIST_VRAM_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 145 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:artist_vram_read " "%u 0x%"PRIx64 " %ux%u-> 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size, addr, posx, posy, val);
#line 4010 "trace/trace-hw_display.h"
        } else {
#line 145 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("artist_vram_read " "%u 0x%"PRIx64 " %ux%u-> 0x%"PRIx64 "\n", size, addr, posx, posy, val);
#line 4014 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_artist_vram_read(unsigned int size, uint64_t addr, int posx, int posy, uint64_t val)
{
    if (true) {
        _nocheck__trace_artist_vram_read(size, addr, posx, posy, val);
    }
}

#define TRACE_ARTIST_VRAM_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ARTIST_VRAM_WRITE) || \
    false)

static inline void _nocheck__trace_artist_vram_write(unsigned int size, uint64_t addr, uint64_t val)
{
    if (trace_event_get_state(TRACE_ARTIST_VRAM_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 146 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:artist_vram_write " "%u 0x%"PRIx64 " <- 0x%"PRIx64 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , size, addr, val);
#line 4041 "trace/trace-hw_display.h"
        } else {
#line 146 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("artist_vram_write " "%u 0x%"PRIx64 " <- 0x%"PRIx64 "\n", size, addr, val);
#line 4045 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_artist_vram_write(unsigned int size, uint64_t addr, uint64_t val)
{
    if (true) {
        _nocheck__trace_artist_vram_write(size, addr, val);
    }
}

#define TRACE_ARTIST_FILL_WINDOW_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ARTIST_FILL_WINDOW) || \
    false)

static inline void _nocheck__trace_artist_fill_window(unsigned int start_x, unsigned int start_y, unsigned int width, unsigned int height, uint32_t op, uint32_t ctlpln)
{
    if (trace_event_get_state(TRACE_ARTIST_FILL_WINDOW) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 147 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:artist_fill_window " "start=%ux%u length=%ux%u op=0x%08x ctlpln=0x%08x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , start_x, start_y, width, height, op, ctlpln);
#line 4072 "trace/trace-hw_display.h"
        } else {
#line 147 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("artist_fill_window " "start=%ux%u length=%ux%u op=0x%08x ctlpln=0x%08x" "\n", start_x, start_y, width, height, op, ctlpln);
#line 4076 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_artist_fill_window(unsigned int start_x, unsigned int start_y, unsigned int width, unsigned int height, uint32_t op, uint32_t ctlpln)
{
    if (true) {
        _nocheck__trace_artist_fill_window(start_x, start_y, width, height, op, ctlpln);
    }
}

#define TRACE_ARTIST_BLOCK_MOVE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ARTIST_BLOCK_MOVE) || \
    false)

static inline void _nocheck__trace_artist_block_move(unsigned int start_x, unsigned int start_y, unsigned int dest_x, unsigned int dest_y, unsigned int width, unsigned int height)
{
    if (trace_event_get_state(TRACE_ARTIST_BLOCK_MOVE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 148 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:artist_block_move " "source %ux%u -> dest %ux%u size %ux%u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , start_x, start_y, dest_x, dest_y, width, height);
#line 4103 "trace/trace-hw_display.h"
        } else {
#line 148 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("artist_block_move " "source %ux%u -> dest %ux%u size %ux%u" "\n", start_x, start_y, dest_x, dest_y, width, height);
#line 4107 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_artist_block_move(unsigned int start_x, unsigned int start_y, unsigned int dest_x, unsigned int dest_y, unsigned int width, unsigned int height)
{
    if (true) {
        _nocheck__trace_artist_block_move(start_x, start_y, dest_x, dest_y, width, height);
    }
}

#define TRACE_ARTIST_DRAW_LINE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_ARTIST_DRAW_LINE) || \
    false)

static inline void _nocheck__trace_artist_draw_line(unsigned int start_x, unsigned int start_y, unsigned int end_x, unsigned int end_y)
{
    if (trace_event_get_state(TRACE_ARTIST_DRAW_LINE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 149 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:artist_draw_line " "%ux%u %ux%u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , start_x, start_y, end_x, end_y);
#line 4134 "trace/trace-hw_display.h"
        } else {
#line 149 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("artist_draw_line " "%ux%u %ux%u" "\n", start_x, start_y, end_x, end_y);
#line 4138 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_artist_draw_line(unsigned int start_x, unsigned int start_y, unsigned int end_x, unsigned int end_y)
{
    if (true) {
        _nocheck__trace_artist_draw_line(start_x, start_y, end_x, end_y);
    }
}

#define TRACE_CG3_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_CG3_READ) || \
    false)

static inline void _nocheck__trace_cg3_read(uint32_t addr, uint32_t val, unsigned size)
{
    if (trace_event_get_state(TRACE_CG3_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 152 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:cg3_read " "read addr:0x%06"PRIx32" val:0x%08"PRIx32" size:%u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val, size);
#line 4165 "trace/trace-hw_display.h"
        } else {
#line 152 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("cg3_read " "read addr:0x%06"PRIx32" val:0x%08"PRIx32" size:%u" "\n", addr, val, size);
#line 4169 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_cg3_read(uint32_t addr, uint32_t val, unsigned size)
{
    if (true) {
        _nocheck__trace_cg3_read(addr, val, size);
    }
}

#define TRACE_CG3_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_CG3_WRITE) || \
    false)

static inline void _nocheck__trace_cg3_write(uint32_t addr, uint32_t val, unsigned size)
{
    if (trace_event_get_state(TRACE_CG3_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 153 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:cg3_write " "write addr:0x%06"PRIx32" val:0x%08"PRIx32" size:%u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val, size);
#line 4196 "trace/trace-hw_display.h"
        } else {
#line 153 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("cg3_write " "write addr:0x%06"PRIx32" val:0x%08"PRIx32" size:%u" "\n", addr, val, size);
#line 4200 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_cg3_write(uint32_t addr, uint32_t val, unsigned size)
{
    if (true) {
        _nocheck__trace_cg3_write(addr, val, size);
    }
}

#define TRACE_DPCD_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DPCD_READ) || \
    false)

static inline void _nocheck__trace_dpcd_read(uint32_t addr, uint8_t val)
{
    if (trace_event_get_state(TRACE_DPCD_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 156 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:dpcd_read " "read addr:0x%"PRIx32" val:0x%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 4227 "trace/trace-hw_display.h"
        } else {
#line 156 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("dpcd_read " "read addr:0x%"PRIx32" val:0x%02x" "\n", addr, val);
#line 4231 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_dpcd_read(uint32_t addr, uint8_t val)
{
    if (true) {
        _nocheck__trace_dpcd_read(addr, val);
    }
}

#define TRACE_DPCD_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_DPCD_WRITE) || \
    false)

static inline void _nocheck__trace_dpcd_write(uint32_t addr, uint8_t val)
{
    if (trace_event_get_state(TRACE_DPCD_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 157 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:dpcd_write " "write addr:0x%"PRIx32" val:0x%02x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 4258 "trace/trace-hw_display.h"
        } else {
#line 157 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("dpcd_write " "write addr:0x%"PRIx32" val:0x%02x" "\n", addr, val);
#line 4262 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_dpcd_write(uint32_t addr, uint8_t val)
{
    if (true) {
        _nocheck__trace_dpcd_write(addr, val);
    }
}

#define TRACE_SM501_SYSTEM_CONFIG_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SM501_SYSTEM_CONFIG_READ) || \
    false)

static inline void _nocheck__trace_sm501_system_config_read(uint32_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_SM501_SYSTEM_CONFIG_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 160 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:sm501_system_config_read " "addr=0x%x, val=0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 4289 "trace/trace-hw_display.h"
        } else {
#line 160 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("sm501_system_config_read " "addr=0x%x, val=0x%x" "\n", addr, val);
#line 4293 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_sm501_system_config_read(uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_sm501_system_config_read(addr, val);
    }
}

#define TRACE_SM501_SYSTEM_CONFIG_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SM501_SYSTEM_CONFIG_WRITE) || \
    false)

static inline void _nocheck__trace_sm501_system_config_write(uint32_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_SM501_SYSTEM_CONFIG_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 161 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:sm501_system_config_write " "addr=0x%x, val=0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 4320 "trace/trace-hw_display.h"
        } else {
#line 161 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("sm501_system_config_write " "addr=0x%x, val=0x%x" "\n", addr, val);
#line 4324 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_sm501_system_config_write(uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_sm501_system_config_write(addr, val);
    }
}

#define TRACE_SM501_I2C_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SM501_I2C_READ) || \
    false)

static inline void _nocheck__trace_sm501_i2c_read(uint32_t addr, uint8_t val)
{
    if (trace_event_get_state(TRACE_SM501_I2C_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 162 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:sm501_i2c_read " "addr=0x%x, val=0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 4351 "trace/trace-hw_display.h"
        } else {
#line 162 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("sm501_i2c_read " "addr=0x%x, val=0x%x" "\n", addr, val);
#line 4355 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_sm501_i2c_read(uint32_t addr, uint8_t val)
{
    if (true) {
        _nocheck__trace_sm501_i2c_read(addr, val);
    }
}

#define TRACE_SM501_I2C_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SM501_I2C_WRITE) || \
    false)

static inline void _nocheck__trace_sm501_i2c_write(uint32_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_SM501_I2C_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 163 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:sm501_i2c_write " "addr=0x%x, val=0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 4382 "trace/trace-hw_display.h"
        } else {
#line 163 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("sm501_i2c_write " "addr=0x%x, val=0x%x" "\n", addr, val);
#line 4386 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_sm501_i2c_write(uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_sm501_i2c_write(addr, val);
    }
}

#define TRACE_SM501_PALETTE_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SM501_PALETTE_READ) || \
    false)

static inline void _nocheck__trace_sm501_palette_read(uint32_t addr)
{
    if (trace_event_get_state(TRACE_SM501_PALETTE_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 164 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:sm501_palette_read " "addr=0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr);
#line 4413 "trace/trace-hw_display.h"
        } else {
#line 164 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("sm501_palette_read " "addr=0x%x" "\n", addr);
#line 4417 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_sm501_palette_read(uint32_t addr)
{
    if (true) {
        _nocheck__trace_sm501_palette_read(addr);
    }
}

#define TRACE_SM501_PALETTE_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SM501_PALETTE_WRITE) || \
    false)

static inline void _nocheck__trace_sm501_palette_write(uint32_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_SM501_PALETTE_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 165 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:sm501_palette_write " "addr=0x%x, val=0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 4444 "trace/trace-hw_display.h"
        } else {
#line 165 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("sm501_palette_write " "addr=0x%x, val=0x%x" "\n", addr, val);
#line 4448 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_sm501_palette_write(uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_sm501_palette_write(addr, val);
    }
}

#define TRACE_SM501_DISP_CTRL_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SM501_DISP_CTRL_READ) || \
    false)

static inline void _nocheck__trace_sm501_disp_ctrl_read(uint32_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_SM501_DISP_CTRL_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 166 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:sm501_disp_ctrl_read " "addr=0x%x, val=0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 4475 "trace/trace-hw_display.h"
        } else {
#line 166 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("sm501_disp_ctrl_read " "addr=0x%x, val=0x%x" "\n", addr, val);
#line 4479 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_sm501_disp_ctrl_read(uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_sm501_disp_ctrl_read(addr, val);
    }
}

#define TRACE_SM501_DISP_CTRL_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SM501_DISP_CTRL_WRITE) || \
    false)

static inline void _nocheck__trace_sm501_disp_ctrl_write(uint32_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_SM501_DISP_CTRL_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 167 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:sm501_disp_ctrl_write " "addr=0x%x, val=0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 4506 "trace/trace-hw_display.h"
        } else {
#line 167 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("sm501_disp_ctrl_write " "addr=0x%x, val=0x%x" "\n", addr, val);
#line 4510 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_sm501_disp_ctrl_write(uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_sm501_disp_ctrl_write(addr, val);
    }
}

#define TRACE_SM501_2D_ENGINE_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SM501_2D_ENGINE_READ) || \
    false)

static inline void _nocheck__trace_sm501_2d_engine_read(uint32_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_SM501_2D_ENGINE_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 168 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:sm501_2d_engine_read " "addr=0x%x, val=0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 4537 "trace/trace-hw_display.h"
        } else {
#line 168 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("sm501_2d_engine_read " "addr=0x%x, val=0x%x" "\n", addr, val);
#line 4541 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_sm501_2d_engine_read(uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_sm501_2d_engine_read(addr, val);
    }
}

#define TRACE_SM501_2D_ENGINE_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_SM501_2D_ENGINE_WRITE) || \
    false)

static inline void _nocheck__trace_sm501_2d_engine_write(uint32_t addr, uint32_t val)
{
    if (trace_event_get_state(TRACE_SM501_2D_ENGINE_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 169 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:sm501_2d_engine_write " "addr=0x%x, val=0x%x" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, val);
#line 4568 "trace/trace-hw_display.h"
        } else {
#line 169 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("sm501_2d_engine_write " "addr=0x%x, val=0x%x" "\n", addr, val);
#line 4572 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_sm501_2d_engine_write(uint32_t addr, uint32_t val)
{
    if (true) {
        _nocheck__trace_sm501_2d_engine_write(addr, val);
    }
}

#define TRACE_MACFB_CTRL_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_MACFB_CTRL_READ) || \
    false)

static inline void _nocheck__trace_macfb_ctrl_read(uint64_t addr, uint64_t value, unsigned int size)
{
    if (trace_event_get_state(TRACE_MACFB_CTRL_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 172 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:macfb_ctrl_read " "addr 0x%"PRIx64 " value 0x%"PRIx64 " size %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, value, size);
#line 4599 "trace/trace-hw_display.h"
        } else {
#line 172 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("macfb_ctrl_read " "addr 0x%"PRIx64 " value 0x%"PRIx64 " size %u" "\n", addr, value, size);
#line 4603 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_macfb_ctrl_read(uint64_t addr, uint64_t value, unsigned int size)
{
    if (true) {
        _nocheck__trace_macfb_ctrl_read(addr, value, size);
    }
}

#define TRACE_MACFB_CTRL_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_MACFB_CTRL_WRITE) || \
    false)

static inline void _nocheck__trace_macfb_ctrl_write(uint64_t addr, uint64_t value, unsigned int size)
{
    if (trace_event_get_state(TRACE_MACFB_CTRL_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 173 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:macfb_ctrl_write " "addr 0x%"PRIx64 " value 0x%"PRIx64 " size %u" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , addr, value, size);
#line 4630 "trace/trace-hw_display.h"
        } else {
#line 173 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("macfb_ctrl_write " "addr 0x%"PRIx64 " value 0x%"PRIx64 " size %u" "\n", addr, value, size);
#line 4634 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_macfb_ctrl_write(uint64_t addr, uint64_t value, unsigned int size)
{
    if (true) {
        _nocheck__trace_macfb_ctrl_write(addr, value, size);
    }
}

#define TRACE_MACFB_SENSE_READ_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_MACFB_SENSE_READ) || \
    false)

static inline void _nocheck__trace_macfb_sense_read(uint32_t value)
{
    if (trace_event_get_state(TRACE_MACFB_SENSE_READ) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 174 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:macfb_sense_read " "video sense: 0x%"PRIx32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , value);
#line 4661 "trace/trace-hw_display.h"
        } else {
#line 174 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("macfb_sense_read " "video sense: 0x%"PRIx32 "\n", value);
#line 4665 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_macfb_sense_read(uint32_t value)
{
    if (true) {
        _nocheck__trace_macfb_sense_read(value);
    }
}

#define TRACE_MACFB_SENSE_WRITE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_MACFB_SENSE_WRITE) || \
    false)

static inline void _nocheck__trace_macfb_sense_write(uint32_t value)
{
    if (trace_event_get_state(TRACE_MACFB_SENSE_WRITE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 175 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:macfb_sense_write " "video sense: 0x%"PRIx32 "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , value);
#line 4692 "trace/trace-hw_display.h"
        } else {
#line 175 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("macfb_sense_write " "video sense: 0x%"PRIx32 "\n", value);
#line 4696 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_macfb_sense_write(uint32_t value)
{
    if (true) {
        _nocheck__trace_macfb_sense_write(value);
    }
}

#define TRACE_MACFB_UPDATE_MODE_BACKEND_DSTATE() ( \
    trace_event_get_state_dynamic_by_id(TRACE_MACFB_UPDATE_MODE) || \
    false)

static inline void _nocheck__trace_macfb_update_mode(uint32_t width, uint32_t height, uint8_t depth)
{
    if (trace_event_get_state(TRACE_MACFB_UPDATE_MODE) && qemu_loglevel_mask(LOG_TRACE)) {
        if (message_with_timestamp) {
            struct timeval _now;
            gettimeofday(&_now, NULL);
#line 176 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("%d@%zu.%06zu:macfb_update_mode " "setting mode to width %"PRId32 " height %"PRId32 " size %d" "\n",
                     qemu_get_thread_id(),
                     (size_t)_now.tv_sec, (size_t)_now.tv_usec
                     , width, height, depth);
#line 4723 "trace/trace-hw_display.h"
        } else {
#line 176 "/home/anna/AMDSEV/qemu/hw/display/trace-events"
            qemu_log("macfb_update_mode " "setting mode to width %"PRId32 " height %"PRId32 " size %d" "\n", width, height, depth);
#line 4727 "trace/trace-hw_display.h"
        }
    }
}

static inline void trace_macfb_update_mode(uint32_t width, uint32_t height, uint8_t depth)
{
    if (true) {
        _nocheck__trace_macfb_update_mode(width, height, depth);
    }
}
#endif /* TRACE_HW_DISPLAY_GENERATED_TRACERS_H */
