m255
K4
z2
!s11f vlog 2021.3_2 2021.09, Sep 10 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/homes/q18ky/risc_v/fpga
v0EetaZfh7dKodxVMlVbaEGtRASZmWEsx/xJKe0AjQCY=
Z1 !s110 1644241598
!i10b 0
!s100 j=QG4J67V?QWgV0`eac002
I84VK=UF_48j02fQG=JRY`3
!i119 1
!i8a 1551940256
R0
Z2 w1644241598
Z3 8/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/dbg_intf_v1_0/hdl/dbg_intf_v1_0_rfs.v
Z4 F/usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/dbg_intf_v1_0/hdl/dbg_intf_v1_0_rfs.v
!i122 0
Z5 L0 82 1
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2021.3_2;73
r1
!s85 0
31
Z8 !s108 1644241598.000000
!s107 /usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/dbg_intf_v1_0/hdl/dbg_intf_v1_0_rfs.v|
Z9 !s90 -64|+incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl|-work|dbg_intf|-f|/homes/q18ky/risc_v/fpga/lib_xilinx_questa/dbg_intf/.cxl.verilog.dbg_intf.dbg_intf.lin64.cmf|
!i113 0
Z10 o-64 -work dbg_intf -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 !s92 -64 +incdir+/homes/q18ky/risc_v/fpga/.cxl.ip/incl -work dbg_intf -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 tCvgOpt 0
n9b31f76
vVQOQY6XdHXt10qfboTtJPQ==
R1
!i10b 0
!s100 [NBz[jogBk4aXK^Q:z3M;1
I8X8]e8:elgEi8C2H3V>:k2
!i119 1
!i8a 1999275184
R0
R2
R3
R4
!i122 0
R5
R6
R7
r1
!s85 0
31
R8
Z13 !s107 /usr/home/enstb1/Xilinx/Vivado2020.1/Vivado/2020.1/data/ip/xilinx/dbg_intf_v1_0/hdl/dbg_intf_v1_0_rfs.v|
R9
!i113 0
R10
R11
R12
nd55f48d
