
---------- Begin Simulation Statistics ----------
final_tick                                10149636000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  69465                       # Simulator instruction rate (inst/s)
host_mem_usage                                 824204                       # Number of bytes of host memory used
host_op_rate                                   117145                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   462.88                       # Real time elapsed on the host
host_tick_rate                               21927046                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    32154020                       # Number of instructions simulated
sim_ops                                      54224124                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010150                       # Number of seconds simulated
sim_ticks                                 10149636000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             2044487                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            55440                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          2099170                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            836653                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        2044487                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1207834                       # Number of indirect misses.
system.cpu0.branchPred.lookups                2326127                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                 105914                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        52309                       # Number of mispredicted indirect branches.
system.cpu0.cc_regfile_reads                 10783932                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 6108608                       # number of cc regfile writes
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            55531                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   1992938                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1005690                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls             62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts        1363604                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            10000000                       # Number of instructions committed
system.cpu0.commit.committedOps              17943323                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      9785129                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.833734                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.648010                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      5264556     53.80%     53.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       916050      9.36%     63.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       680275      6.95%     70.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1005671     10.28%     80.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       419748      4.29%     84.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       216071      2.21%     86.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        94633      0.97%     87.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       182435      1.86%     89.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1005690     10.28%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      9785129                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                    255296                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               96378                       # Number of function calls committed.
system.cpu0.commit.int_insts                 17781229                       # Number of committed integer instructions.
system.cpu0.commit.loads                      2386244                       # Number of loads committed
system.cpu0.commit.membars                         24                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        34034      0.19%      0.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        13819368     77.02%     77.21% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          37045      0.21%     77.41% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              21      0.00%     77.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         22633      0.13%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd            374      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu            100      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.54% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt          24170      0.13%     77.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc        103481      0.58%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift          186      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2328174     12.98%     91.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1481212      8.25%     99.48% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        58070      0.32%     99.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        34455      0.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         17943323                       # Class of committed instruction
system.cpu0.commit.refs                       3901911                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   10000000                       # Number of Instructions Simulated
system.cpu0.committedOps                     17943323                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.014964                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.014964                       # CPI: Total CPI of All Threads
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1895400                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1895400                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 155818.081138                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 155818.081138                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 159326.047359                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 159326.047359                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1878244                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1878244                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2673215000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2673215000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.009051                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009051                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_misses::.cpu0.data        17156                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17156                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         6725                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6725                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   1661930000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1661930000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.005503                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005503                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        10431                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10431                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1515646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1515646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 148369.576280                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 148369.576280                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 159962.834622                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 159962.834622                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1486169                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1486169                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4373490000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4373490000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.019448                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.019448                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_misses::.cpu0.data        29477                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        29477                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         3216                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3216                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4200784000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4200784000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017327                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        26261                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        26261                       # number of WriteReq MSHR misses
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.538462                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_mshrs         2524                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.demand_accesses::.cpu0.data      3411046                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3411046                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 151109.836382                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 151109.836382                       # average overall miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 159781.805298                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 159781.805298                       # average overall mshr miss latency
system.cpu0.dcache.demand_hits::.cpu0.data      3364413                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3364413                       # number of demand (read+write) hits
system.cpu0.dcache.demand_miss_latency::.cpu0.data   7046705000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7046705000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.013671                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.013671                       # miss rate for demand accesses
system.cpu0.dcache.demand_misses::.cpu0.data        46633                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         46633                       # number of demand (read+write) misses
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         9941                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         9941                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   5862714000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5862714000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.010757                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.010757                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_misses::.cpu0.data        36692                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        36692                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_accesses::.cpu0.data      3411046                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3411046                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 151109.836382                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 151109.836382                       # average overall miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 159781.805298                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 159781.805298                       # average overall mshr miss latency
system.cpu0.dcache.overall_hits::.cpu0.data      3364413                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3364413                       # number of overall hits
system.cpu0.dcache.overall_miss_latency::.cpu0.data   7046705000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7046705000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013671                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.013671                       # miss rate for overall accesses
system.cpu0.dcache.overall_misses::.cpu0.data        46633                       # number of overall misses
system.cpu0.dcache.overall_misses::total        46633                       # number of overall misses
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         9941                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         9941                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   5862714000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5862714000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.010757                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.010757                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data        36692                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        36692                       # number of overall MSHR misses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.replacements                 35667                       # number of replacements
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          638                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.avg_refs            92.695865                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.data_accesses         6858783                       # Number of data accesses
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1005.137253                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.981579                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.981579                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.sampled_refs            36691                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.tag_accesses          6858783                       # Number of tag accesses
system.cpu0.dcache.tags.tagsinuse         1005.137253                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3401104                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           222000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.writebacks::.writebacks        34649                       # number of writebacks
system.cpu0.dcache.writebacks::total            34649                       # number of writebacks
system.cpu0.decode.BlockedCycles              4265353                       # Number of cycles decode is blocked
system.cpu0.decode.DecodedInsts              20067487                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 2611786                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  2859111                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 55778                       # Number of cycles decode is squashing
system.cpu0.decode.UnblockCycles               195169                       # Number of cycles decode is unblocking
system.cpu0.dtb.rdAccesses                    2490294                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                          184                       # TLB misses on read requests
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.wrAccesses                    1574298                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          618                       # TLB misses on write requests
system.cpu0.fetch.Branches                    2326127                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  1463638                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                      7022606                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                10112                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.Insts                      11507871                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 102                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.PendingTrapStallCycles          596                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                 111556                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.229183                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           2908108                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            942567                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.133821                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           9987197                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.072472                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.246814                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 6740436     67.49%     67.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  130652      1.31%     68.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  189894      1.90%     70.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  228416      2.29%     72.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  174150      1.74%     74.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  201819      2.02%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  236017      2.36%     79.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  305802      3.06%     82.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1780011     17.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             9987197                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                   317305                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                  204334                       # number of floating regfile writes
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1463638                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1463638                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29259.220115                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29259.220115                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27080.348806                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27080.348806                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1400244                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1400244                       # number of ReadReq hits
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1854859000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1854859000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.043313                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.043313                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_misses::.cpu0.inst        63394                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        63394                       # number of ReadReq misses
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          207                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1711126000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1711126000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.043171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.043171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        63187                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        63187                       # number of ReadReq MSHR misses
system.cpu0.icache.avg_blocked_cycles::no_mshrs    26.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.demand_accesses::.cpu0.inst      1463638                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1463638                       # number of demand (read+write) accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29259.220115                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29259.220115                       # average overall miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27080.348806                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27080.348806                       # average overall mshr miss latency
system.cpu0.icache.demand_hits::.cpu0.inst      1400244                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1400244                       # number of demand (read+write) hits
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1854859000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1854859000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.043313                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.043313                       # miss rate for demand accesses
system.cpu0.icache.demand_misses::.cpu0.inst        63394                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         63394                       # number of demand (read+write) misses
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          207                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1711126000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1711126000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.043171                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.043171                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        63187                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        63187                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_accesses::.cpu0.inst      1463638                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1463638                       # number of overall (read+write) accesses
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29259.220115                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29259.220115                       # average overall miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27080.348806                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27080.348806                       # average overall mshr miss latency
system.cpu0.icache.overall_hits::.cpu0.inst      1400244                       # number of overall hits
system.cpu0.icache.overall_hits::total        1400244                       # number of overall hits
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1854859000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1854859000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.043313                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.043313                       # miss rate for overall accesses
system.cpu0.icache.overall_misses::.cpu0.inst        63394                       # number of overall misses
system.cpu0.icache.overall_misses::total        63394                       # number of overall misses
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          207                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1711126000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1711126000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.043171                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.043171                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        63187                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        63187                       # number of overall MSHR misses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.replacements                 62930                       # number of replacements
system.cpu0.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          229                       # Occupied blocks per task id
system.cpu0.icache.tags.avg_refs            23.160669                       # Average number of references to valid blocks.
system.cpu0.icache.tags.data_accesses         2990462                       # Number of data accesses
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   255.406097                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.997680                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.997680                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.sampled_refs            63186                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.tag_accesses          2990462                       # Number of tag accesses
system.cpu0.icache.tags.tagsinuse          255.406097                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1463430                       # Total number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle           107000                       # Cycle when the warmup percentage was hit.
system.cpu0.idleCycles                         162440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               79571                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 2052457                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    1.853745                       # Inst execution rate
system.cpu0.iew.exec_refs                     4063298                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1574293                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                 180878                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              2541136                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts                77                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts               98                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1624787                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           19306966                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              2489005                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           125528                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             18814843                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                   559                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                42703                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 55778                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                43319                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked           33                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          594807                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3221                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          268                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads       154888                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       109118                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           268                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        76852                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect          2719                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 20947774                       # num instructions consuming a value
system.cpu0.iew.wb_count                     18763303                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.633077                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 13261563                       # num instructions producing a value
system.cpu0.iew.wb_rate                      1.848667                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      18786064                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                28613795                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14900410                       # number of integer regfile writes
system.cpu0.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu0.ipc                              0.985257                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.985257                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            68936      0.36%      0.36% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             14573334     76.94%     77.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               39355      0.21%     77.51% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   24      0.00%     77.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              22639      0.12%     77.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     77.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     77.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     77.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     77.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     77.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     77.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     77.63% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                 378      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                 100      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     77.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt               27581      0.15%     77.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc             106628      0.56%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift               186      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     78.35% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2438841     12.88%     91.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1563490      8.25%     99.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          64337      0.34%     99.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         34545      0.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              18940374                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                 268745                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads             536996                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses       265365                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes            292356                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     271607                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.014340                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 233601     86.01%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     1      0.00%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                    12      0.00%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     86.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                   459      0.17%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    7      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     86.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 31622     11.64%     97.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5864      2.16%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               13      0.00%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              28      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              18874300                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads          47618393                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     18497938                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         20378477                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  19306798                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 18940374                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                168                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined        1363602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            15840                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           106                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      1543786                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      9987197                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.896465                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.396190                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            5077564     50.84%     50.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             653895      6.55%     57.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             962309      9.64%     67.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             787835      7.89%     74.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             560716      5.61%     80.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             633402      6.34%     86.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             739390      7.40%     94.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             424546      4.25%     98.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             147540      1.48%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        9987197                       # Number of insts issued each cycle
system.cpu0.iq.rate                          1.866113                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.wrAccesses                    1463748                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          265                       # TLB misses on write requests
system.cpu0.memDep0.conflictingLoads           175581                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           58147                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             2541136                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1624787                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                8182161                       # number of misc regfile reads
system.cpu0.numCycles                        10149637                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.pwrStateResidencyTicks::ON    10149636000                       # Cumulative time (in ticks) in various power states
system.cpu0.rename.BlockCycles                 233006                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20394715                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                  4614                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 2712855                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1057188                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                  296                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             50400160                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              19748448                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           22163871                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  2951865                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2953849                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 55778                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              4031705                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                 1769104                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups           331990                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        30090578                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles          1988                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts                41                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                   909191                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts            39                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    28086366                       # The number of ROB reads
system.cpu0.rob.rob_writes                   38820789                       # The number of ROB writes
system.cpu0.timesIdled                          10638                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   26                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             2036347                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 3                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect            56198                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          2094574                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            834938                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2036347                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses         1201409                       # Number of indirect misses.
system.cpu1.branchPred.lookups                2320273                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                 105227                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        52884                       # Number of mispredicted indirect branches.
system.cpu1.cc_regfile_reads                 10760103                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 6093923                       # number of cc regfile writes
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts            56274                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   1987336                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1001694                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             62                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        1382619                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts             9972122                       # Number of instructions committed
system.cpu1.commit.committedOps              17893347                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples      9784387                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.828765                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.645316                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      5273281     53.89%     53.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       916033      9.36%     63.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       678999      6.94%     70.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1002301     10.24%     80.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       420097      4.29%     84.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       215644      2.20%     86.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        94113      0.96%     87.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       182225      1.86%     89.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1001694     10.24%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      9784387                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    254609                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               96120                       # Number of function calls committed.
system.cpu1.commit.int_insts                 17731691                       # Number of committed integer instructions.
system.cpu1.commit.loads                      2379684                       # Number of loads committed
system.cpu1.commit.membars                         24                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        33942      0.19%      0.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        13780701     77.02%     77.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          36925      0.21%     77.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              21      0.00%     77.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         22572      0.13%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd            374      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu            100      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     77.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt          24104      0.13%     77.68% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc        103198      0.58%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift          186      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     78.25% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2321770     12.98%     91.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1477175      8.26%     99.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        57914      0.32%     99.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        34365      0.19%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         17893347                       # Class of committed instruction
system.cpu1.commit.refs                       3891224                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                    9972122                       # Number of Instructions Simulated
system.cpu1.committedOps                     17893347                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.017801                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.017801                       # CPI: Total CPI of All Threads
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1890618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1890618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 155398.269411                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 155398.269411                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 158445.191016                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 158445.191016                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1873514                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1873514                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   2657932000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2657932000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.009047                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009047                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_misses::.cpu1.data        17104                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17104                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         6686                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6686                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   1650682000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1650682000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.005510                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005510                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        10418                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        10418                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1511539                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1511539                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 148579.587951                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 148579.587951                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 160244.874585                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 160244.874585                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1482125                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1482125                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   4370320000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4370320000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.019460                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.019460                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_misses::.cpu1.data        29414                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        29414                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         3221                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3221                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4197294000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4197294000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.017329                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.017329                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        26193                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        26193                       # number of WriteReq MSHR misses
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.770833                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_mshrs         2725                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.demand_accesses::.cpu1.data      3402157                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3402157                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 151086.719119                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 151086.719119                       # average overall miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 159732.757914                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 159732.757914                       # average overall mshr miss latency
system.cpu1.dcache.demand_hits::.cpu1.data      3355639                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         3355639                       # number of demand (read+write) hits
system.cpu1.dcache.demand_miss_latency::.cpu1.data   7028252000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7028252000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.013673                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013673                       # miss rate for demand accesses
system.cpu1.dcache.demand_misses::.cpu1.data        46518                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         46518                       # number of demand (read+write) misses
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         9907                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9907                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   5847976000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5847976000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.010761                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010761                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_misses::.cpu1.data        36611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36611                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_accesses::.cpu1.data      3402157                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3402157                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 151086.719119                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 151086.719119                       # average overall miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 159732.757914                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 159732.757914                       # average overall mshr miss latency
system.cpu1.dcache.overall_hits::.cpu1.data      3355639                       # number of overall hits
system.cpu1.dcache.overall_hits::total        3355639                       # number of overall hits
system.cpu1.dcache.overall_miss_latency::.cpu1.data   7028252000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7028252000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.013673                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013673                       # miss rate for overall accesses
system.cpu1.dcache.overall_misses::.cpu1.data        46518                       # number of overall misses
system.cpu1.dcache.overall_misses::total        46518                       # number of overall misses
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         9907                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9907                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   5847976000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5847976000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.010761                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010761                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data        36611                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36611                       # number of overall MSHR misses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.replacements                 35585                       # number of replacements
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          708                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.avg_refs            92.661804                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.data_accesses         6840923                       # Number of data accesses
system.cpu1.dcache.tags.occ_blocks::.cpu1.data  1002.508448                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.979012                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979012                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.sampled_refs            36609                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.tag_accesses          6840923                       # Number of tag accesses
system.cpu1.dcache.tags.tagsinuse         1002.508448                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3392256                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           285000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.writebacks::.writebacks        34499                       # number of writebacks
system.cpu1.dcache.writebacks::total            34499                       # number of writebacks
system.cpu1.decode.BlockedCycles              4260476                       # Number of cycles decode is blocked
system.cpu1.decode.DecodedInsts              20043350                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 2622165                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  2854942                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                 56526                       # Number of cycles decode is squashing
system.cpu1.decode.UnblockCycles               195316                       # Number of cycles decode is unblocking
system.cpu1.dtb.rdAccesses                    2483401                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                          568                       # TLB misses on read requests
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.wrAccesses                    1570391                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                          627                       # TLB misses on write requests
system.cpu1.fetch.Branches                    2320273                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  1461389                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                      7010688                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                10876                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      11487547                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.PendingTrapStallCycles          510                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                 113052                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.228607                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2921608                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches            940165                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.131819                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples           9989425                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.068638                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.245207                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 6747402     67.55%     67.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  131652      1.32%     68.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  190010      1.90%     70.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  227468      2.28%     73.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  173343      1.74%     74.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  200815      2.01%     76.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  235689      2.36%     79.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  305523      3.06%     82.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1777523     17.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             9989425                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   316522                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                  203770                       # number of floating regfile writes
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1461389                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1461389                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29197.632016                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29197.632016                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27009.559247                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27009.559247                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1396946                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1396946                       # number of ReadReq hits
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1881583000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1881583000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.044097                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.044097                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_misses::.cpu1.inst        64443                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        64443                       # number of ReadReq misses
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          212                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          212                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1734851000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1734851000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.043952                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.043952                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        64231                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        64231                       # number of ReadReq MSHR misses
system.cpu1.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.demand_accesses::.cpu1.inst      1461389                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1461389                       # number of demand (read+write) accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29197.632016                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29197.632016                       # average overall miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27009.559247                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27009.559247                       # average overall mshr miss latency
system.cpu1.icache.demand_hits::.cpu1.inst      1396946                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1396946                       # number of demand (read+write) hits
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1881583000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1881583000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.044097                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.044097                       # miss rate for demand accesses
system.cpu1.icache.demand_misses::.cpu1.inst        64443                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         64443                       # number of demand (read+write) misses
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          212                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          212                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1734851000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1734851000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.043952                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.043952                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        64231                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        64231                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_accesses::.cpu1.inst      1461389                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1461389                       # number of overall (read+write) accesses
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29197.632016                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29197.632016                       # average overall miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27009.559247                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27009.559247                       # average overall mshr miss latency
system.cpu1.icache.overall_hits::.cpu1.inst      1396946                       # number of overall hits
system.cpu1.icache.overall_hits::total        1396946                       # number of overall hits
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1881583000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1881583000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.044097                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.044097                       # miss rate for overall accesses
system.cpu1.icache.overall_misses::.cpu1.inst        64443                       # number of overall misses
system.cpu1.icache.overall_misses::total        64443                       # number of overall misses
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          212                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          212                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1734851000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1734851000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.043952                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.043952                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        64231                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        64231                       # number of overall MSHR misses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.replacements                 63975                       # number of replacements
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu1.icache.tags.avg_refs            22.748782                       # Average number of references to valid blocks.
system.cpu1.icache.tags.data_accesses         2987009                       # Number of data accesses
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   254.574484                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.994432                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.994432                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.sampled_refs            64231                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.tag_accesses          2987009                       # Number of tag accesses
system.cpu1.icache.tags.tagsinuse          254.574484                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1461177                       # Total number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle           156000                       # Cycle when the warmup percentage was hit.
system.cpu1.idleCycles                         160212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts               80915                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 2048345                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    1.849963                       # Inst execution rate
system.cpu1.iew.exec_refs                     4052518                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1570386                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                 180569                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              2534902                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                85                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts               88                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1621788                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           19276012                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              2482132                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           127452                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             18776454                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                   545                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                35667                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                 56526                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                36265                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           40                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          592299                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3202                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          276                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       155190                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       110239                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           276                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        78012                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect          2903                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20907303                       # num instructions consuming a value
system.cpu1.iew.wb_count                     18725158                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.633025                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 13234847                       # num instructions producing a value
system.cpu1.iew.wb_rate                      1.844909                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      18748402                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                28550911                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14871717                       # number of integer regfile writes
system.cpu1.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu1.ipc                              0.982510                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.982510                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            69880      0.37%      0.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             14546234     76.95%     77.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               39476      0.21%     77.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   24      0.00%     77.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              22578      0.12%     77.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     77.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     77.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     77.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     77.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     77.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     77.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     77.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                 378      0.00%     77.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     77.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                 110      0.00%     77.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     77.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt               27517      0.15%     77.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc             106343      0.56%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift               186      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     78.36% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2431419     12.86%     91.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1560162      8.25%     99.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          65159      0.34%     99.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         34442      0.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18903908                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 269023                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             537586                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       264695                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            294733                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     271749                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.014375                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 233905     86.07%     86.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     86.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     86.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     86.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     86.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     86.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     86.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     86.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     86.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     86.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     86.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     1      0.00%     86.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     86.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                    12      0.00%     86.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     86.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                   441      0.16%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    7      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     86.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 31490     11.59%     97.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5854      2.15%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               15      0.01%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              24      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              18836754                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads          47548398                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     18460463                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         20364153                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  19275835                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 18903908                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                177                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        1382601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            16996                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           115                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1566449                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples      9989425                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.892392                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.396145                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            5090846     50.96%     50.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             653840      6.55%     57.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             958281      9.59%     67.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             784199      7.85%     74.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             560047      5.61%     80.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             634196      6.35%     86.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             735181      7.36%     94.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             424025      4.24%     98.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             148810      1.49%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        9989425                       # Number of insts issued each cycle
system.cpu1.iq.rate                          1.862521                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.wrAccesses                    1461481                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          241                       # TLB misses on write requests
system.cpu1.memDep0.conflictingLoads           175058                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           57945                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             2534902                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1621788                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                8163451                       # number of misc regfile reads
system.cpu1.numCycles                        10149637                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.pwrStateResidencyTicks::ON    10149636000                       # Cumulative time (in ticks) in various power states
system.cpu1.rename.BlockCycles                 223170                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             20337693                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                  4595                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 2723685                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1055029                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  180                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             50341089                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              19724091                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           22144380                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  2947334                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2960869                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                 56526                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              4036576                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 1806583                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           333646                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        30054767                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          2134                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                45                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                   907632                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts            43                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                    28058659                       # The number of ROB reads
system.cpu1.rob.rob_writes                   38762027                       # The number of ROB writes
system.cpu1.timesIdled                          11333                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.workload.numSyscalls                   26                       # Number of system calls
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              643513                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect            23563                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           759163                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            379419                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         643513                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          264094                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 789410                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                  12660                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        11726                       # Number of mispredicted indirect branches.
system.cpu2.cc_regfile_reads                  3795984                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                 5023311                       # number of cc regfile writes
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts            23568                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                    616716                       # Number of branches committed
system.cpu2.commit.bw_lim_events               812716                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            668                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        1047621                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts             6083109                       # Number of instructions committed
system.cpu2.commit.committedOps               9182751                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples      9899048                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.927640                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.321075                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      8062529     81.45%     81.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       396414      4.00%     85.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2       143033      1.44%     86.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       216014      2.18%     89.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        41790      0.42%     89.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       192457      1.94%     91.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        17609      0.18%     91.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        16486      0.17%     91.79% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       812716      8.21%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      9899048                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                     69763                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                8843                       # Number of function calls committed.
system.cpu2.commit.int_insts                  9131454                       # Number of committed integer instructions.
system.cpu2.commit.loads                      1343691                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        18860      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         7315357     79.66%     79.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             27      0.00%     79.87% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv           34400      0.37%     80.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          2710      0.03%     80.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     80.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt          1088      0.01%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd           5968      0.06%     80.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     80.35% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu          10785      0.12%     80.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     80.47% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt          11614      0.13%     80.59% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc          6254      0.07%     80.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     80.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     80.66% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift          787      0.01%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     80.67% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        1325477     14.43%     95.11% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        419531      4.57%     99.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead        18214      0.20%     99.87% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        11679      0.13%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          9182751                       # Class of committed instruction
system.cpu2.commit.refs                       1774901                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                    6083109                       # Number of Instructions Simulated
system.cpu2.committedOps                      9182751                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.668495                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.668495                       # CPI: Total CPI of All Threads
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       930950                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       930950                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 198655.214934                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 198655.214934                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 223660.087685                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 223660.087685                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_hits::.cpu2.data       767132                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         767132                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  32543300000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  32543300000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.175969                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.175969                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_misses::.cpu2.data       163818                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       163818                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data        34720                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        34720                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  28874070000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  28874070000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.138673                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.138673                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       129098                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       129098                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       431185                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       431185                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 105629.809807                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 105629.809807                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 104118.416678                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 104118.416678                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       423456                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        423456                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data    816412800                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    816412800                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.017925                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.017925                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_misses::.cpu2.data         7729                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         7729                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data           54                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    799108848                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    799108848                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.017800                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.017800                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         7675                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         7675                       # number of WriteReq MSHR misses
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    47.566517                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    54.166667                       # average number of cycles each access was blocked
system.cpu2.dcache.blocked::no_mshrs           113866                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_mshrs      5416209                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          325                       # number of cycles access was blocked
system.cpu2.dcache.demand_accesses::.cpu2.data      1362135                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1362135                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 194463.982465                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 194463.982465                       # average overall miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 216952.021583                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 216952.021583                       # average overall mshr miss latency
system.cpu2.dcache.demand_hits::.cpu2.data      1190588                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1190588                       # number of demand (read+write) hits
system.cpu2.dcache.demand_miss_latency::.cpu2.data  33359712800                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  33359712800                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.125940                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.125940                       # miss rate for demand accesses
system.cpu2.dcache.demand_misses::.cpu2.data       171547                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        171547                       # number of demand (read+write) misses
system.cpu2.dcache.demand_mshr_hits::.cpu2.data        34774                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        34774                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  29673178848                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  29673178848                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.100411                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.100411                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       136773                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       136773                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_accesses::.cpu2.data      1362135                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1362135                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 194463.982465                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 194463.982465                       # average overall miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 216952.021583                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 216952.021583                       # average overall mshr miss latency
system.cpu2.dcache.overall_hits::.cpu2.data      1190588                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1190588                       # number of overall hits
system.cpu2.dcache.overall_miss_latency::.cpu2.data  33359712800                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  33359712800                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.125940                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.125940                       # miss rate for overall accesses
system.cpu2.dcache.overall_misses::.cpu2.data       171547                       # number of overall misses
system.cpu2.dcache.overall_misses::total       171547                       # number of overall misses
system.cpu2.dcache.overall_mshr_hits::.cpu2.data        34774                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        34774                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  29673178848                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  29673178848                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.100411                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.100411                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       136773                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       136773                       # number of overall MSHR misses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.replacements                135744                       # number of replacements
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          827                       # Occupied blocks per task id
system.cpu2.dcache.tags.avg_refs             9.705187                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.data_accesses         2861038                       # Number of data accesses
system.cpu2.dcache.tags.occ_blocks::.cpu2.data  1014.036267                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.990270                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.990270                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.sampled_refs           136768                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.tag_accesses          2861038                       # Number of tag accesses
system.cpu2.dcache.tags.tagsinuse         1014.036267                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1327359                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           315000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.writebacks::.writebacks       118549                       # number of writebacks
system.cpu2.dcache.writebacks::total           118549                       # number of writebacks
system.cpu2.decode.BlockedCycles              7963664                       # Number of cycles decode is blocked
system.cpu2.decode.DecodedInsts              10513246                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                  552902                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  1217546                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                 23651                       # Number of cycles decode is squashing
system.cpu2.decode.UnblockCycles               296251                       # Number of cycles decode is unblocking
system.cpu2.dtb.rdAccesses                    1444643                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                         2877                       # TLB misses on read requests
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.wrAccesses                     457194                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                          123                       # TLB misses on write requests
system.cpu2.fetch.Branches                     789410                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                   837323                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                      9109547                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                 7663                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                       6925021                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.PendingTrapStallCycles           52                       # Number of stall cycles due to pending traps
system.cpu2.fetch.SquashCycles                  47302                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.077777                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles            920679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches            392079                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.682292                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          10054014                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.070427                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.503424                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 8228005     81.84%     81.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  157280      1.56%     83.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   62884      0.63%     84.03% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  167861      1.67%     85.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  186319      1.85%     87.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  187031      1.86%     89.41% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   73779      0.73%     90.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   74492      0.74%     90.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  916363      9.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            10054014                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                   124084                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                   69116                       # number of floating regfile writes
system.cpu2.icache.ReadReq_accesses::.cpu2.inst       837323                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       837323                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 82715.293525                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 82715.293525                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 82416.510903                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 82416.510903                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_hits::.cpu2.inst       833354                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         833354                       # number of ReadReq hits
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    328297000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    328297000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004740                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004740                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3969                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3969                       # number of ReadReq misses
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          759                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          759                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    264557000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    264557000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003834                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003834                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3210                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3210                       # number of ReadReq MSHR misses
system.cpu2.icache.avg_blocked_cycles::no_mshrs    33.833333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_mshrs          203                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.demand_accesses::.cpu2.inst       837323                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       837323                       # number of demand (read+write) accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 82715.293525                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 82715.293525                       # average overall miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 82416.510903                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 82416.510903                       # average overall mshr miss latency
system.cpu2.icache.demand_hits::.cpu2.inst       833354                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          833354                       # number of demand (read+write) hits
system.cpu2.icache.demand_miss_latency::.cpu2.inst    328297000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    328297000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004740                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004740                       # miss rate for demand accesses
system.cpu2.icache.demand_misses::.cpu2.inst         3969                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3969                       # number of demand (read+write) misses
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          759                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          759                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    264557000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    264557000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003834                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003834                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3210                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3210                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_accesses::.cpu2.inst       837323                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       837323                       # number of overall (read+write) accesses
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 82715.293525                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 82715.293525                       # average overall miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 82416.510903                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 82416.510903                       # average overall mshr miss latency
system.cpu2.icache.overall_hits::.cpu2.inst       833354                       # number of overall hits
system.cpu2.icache.overall_hits::total         833354                       # number of overall hits
system.cpu2.icache.overall_miss_latency::.cpu2.inst    328297000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    328297000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004740                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004740                       # miss rate for overall accesses
system.cpu2.icache.overall_misses::.cpu2.inst         3969                       # number of overall misses
system.cpu2.icache.overall_misses::total         3969                       # number of overall misses
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          759                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          759                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    264557000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    264557000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003834                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003834                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3210                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3210                       # number of overall MSHR misses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.replacements                  2952                       # number of replacements
system.cpu2.icache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu2.icache.tags.avg_refs           260.611838                       # Average number of references to valid blocks.
system.cpu2.icache.tags.data_accesses         1677856                       # Number of data accesses
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   254.404970                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.993769                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993769                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.sampled_refs             3210                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.tag_accesses          1677856                       # Number of tag accesses
system.cpu2.icache.tags.tagsinuse          254.404970                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             836564                       # Total number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle           171000                       # Cycle when the warmup percentage was hit.
system.cpu2.idleCycles                          95623                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts               29063                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                  658385                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.981896                       # Inst execution rate
system.cpu2.iew.exec_refs                     2044584                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    457186                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                 666119                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              1492005                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               873                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              909                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              475347                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           10230254                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              1587398                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts            49201                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts              9965883                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                  6691                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                 9767                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                 23651                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                18557                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        49726                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          513383                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses          195                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       148311                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores        44136                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           120                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        21112                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect          7951                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 13604195                       # num instructions consuming a value
system.cpu2.iew.wb_count                      9794970                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.605295                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  8234555                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.965056                       # insts written-back per cycle
system.cpu2.iew.wb_sent                       9804246                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                16428314                       # number of integer regfile reads
system.cpu2.int_regfile_writes                8679087                       # number of integer regfile writes
system.cpu2.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu2.ipc                              0.599343                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.599343                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            26151      0.26%      0.26% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              7837550     78.26%     78.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  55      0.00%     78.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                37451      0.37%     78.89% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               4265      0.04%     78.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     78.94% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt               1122      0.01%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     78.95% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                7162      0.07%     79.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     79.02% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu               16202      0.16%     79.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     79.18% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt               14782      0.15%     79.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc               7453      0.07%     79.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     79.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     79.40% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift              1410      0.01%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     79.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             1572088     15.70%     95.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             446925      4.46%     99.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          28436      0.28%     99.86% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         14032      0.14%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              10015084                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                  96941                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads             193489                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses        89470                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes            162009                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     116673                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.011650                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  78175     67.00%     67.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     67.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     67.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     67.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     67.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     67.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     67.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     67.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     67.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     67.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     67.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     3      0.00%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     67.01% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                   131      0.11%     67.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     67.12% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                   200      0.17%     67.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    6      0.01%     67.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     67.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     67.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                  14      0.01%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     67.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 27734     23.77%     91.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 9490      8.13%     99.21% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead              520      0.45%     99.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             400      0.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              10008665                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads          30014469                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses      9705500                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         11115846                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  10229170                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 10015084                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded               1084                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        1047489                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued             7103                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           416                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      1544588                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     10054014                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.996128                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.731683                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            6303349     62.69%     62.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            1540225     15.32%     78.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             630559      6.27%     84.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             470527      4.68%     88.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             377247      3.75%     92.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             319465      3.18%     95.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             237995      2.37%     98.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             129299      1.29%     99.55% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              45348      0.45%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       10054014                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.986743                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.wrAccesses                     837329                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                          256                       # TLB misses on write requests
system.cpu2.memDep0.conflictingLoads           390691                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           37945                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             1492005                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             475347                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                3642499                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                   612                       # number of misc regfile writes
system.cpu2.numCycles                        10149637                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.pwrStateResidencyTicks::ON    10149636000                       # Cumulative time (in ticks) in various power states
system.cpu2.rename.BlockCycles                6905650                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             13055670                       # Number of HB maps that are committed
system.cpu2.rename.FullRegisterEvents             314                       # Number of times there has been no free registers
system.cpu2.rename.IQFullEvents                 69778                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                  703957                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                 14794                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               375234                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             25499643                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              10406990                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14595864                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  1290231                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                572400                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                 23651                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1116585                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 1540175                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups           179427                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        17224859                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         13940                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               802                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1949548                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           787                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                    19316704                       # The number of ROB reads
system.cpu2.rob.rob_writes                   20617159                       # The number of ROB writes
system.cpu2.timesIdled                           1494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.workload.numSyscalls                   56                       # Number of system calls
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups              623270                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect            23895                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted           762799                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            378088                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         623270                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          245182                       # Number of indirect misses.
system.cpu3.branchPred.lookups                 792858                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                  12423                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        12198                       # Number of mispredicted indirect branches.
system.cpu3.cc_regfile_reads                  3811129                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                 5040819                       # number of cc regfile writes
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts            23924                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                    617804                       # Number of branches committed
system.cpu3.commit.bw_lim_events               813034                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            668                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        1071870                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts             6098789                       # Number of instructions committed
system.cpu3.commit.committedOps               9204703                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples      9897680                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.929986                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.322687                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      8056110     81.39%     81.39% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       396052      4.00%     85.40% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2       144371      1.46%     86.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       217353      2.20%     89.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        41667      0.42%     89.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       194244      1.96%     91.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        18253      0.18%     91.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        16596      0.17%     91.79% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       813034      8.21%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      9897680                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                     69763                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                8843                       # Number of function calls committed.
system.cpu3.commit.int_insts                  9153406                       # Number of committed integer instructions.
system.cpu3.commit.loads                      1347019                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        18860      0.20%      0.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         7332957     79.67%     79.87% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             27      0.00%     79.87% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv           34400      0.37%     80.24% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          2710      0.03%     80.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     80.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt          1088      0.01%     80.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     80.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     80.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     80.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd           5968      0.06%     80.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     80.35% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu          10785      0.12%     80.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     80.47% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt          11614      0.13%     80.59% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc          6254      0.07%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     80.66% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift          787      0.01%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     80.67% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        1328805     14.44%     95.11% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        420555      4.57%     99.68% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead        18214      0.20%     99.87% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        11679      0.13%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          9204703                       # Class of committed instruction
system.cpu3.commit.refs                       1779253                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                    6098789                       # Number of Instructions Simulated
system.cpu3.committedOps                      9204703                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.664205                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.664205                       # CPI: Total CPI of All Threads
system.cpu3.dcache.ReadReq_accesses::.cpu3.data       937186                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       937186                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 198495.060226                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 198495.060226                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 223171.069590                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 223171.069590                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_hits::.cpu3.data       772806                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         772806                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  32628618000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  32628618000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.175397                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.175397                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_misses::.cpu3.data       164380                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       164380                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data        34807                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        34807                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  28916945000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  28916945000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.138258                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.138258                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       129573                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       129573                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       432209                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       432209                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 110007.956741                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 110007.956741                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 108534.604569                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 108534.604569                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       425066                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        425066                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data    785786835                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    785786835                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.016527                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.016527                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_misses::.cpu3.data         7143                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7143                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data           52                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           52                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data    769618881                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    769618881                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.016406                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.016406                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         7091                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         7091                       # number of WriteReq MSHR misses
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    47.535838                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    67.166667                       # average number of cycles each access was blocked
system.cpu3.dcache.blocked::no_mshrs           114040                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_mshrs      5420987                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          403                       # number of cycles access was blocked
system.cpu3.dcache.demand_accesses::.cpu3.data      1369395                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1369395                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 194810.053666                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 194810.053666                       # average overall miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 217222.998602                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 217222.998602                       # average overall mshr miss latency
system.cpu3.dcache.demand_hits::.cpu3.data      1197872                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1197872                       # number of demand (read+write) hits
system.cpu3.dcache.demand_miss_latency::.cpu3.data  33414404835                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  33414404835                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.125255                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.125255                       # miss rate for demand accesses
system.cpu3.dcache.demand_misses::.cpu3.data       171523                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        171523                       # number of demand (read+write) misses
system.cpu3.dcache.demand_mshr_hits::.cpu3.data        34859                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        34859                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  29686563881                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  29686563881                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.099799                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.099799                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       136664                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       136664                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_accesses::.cpu3.data      1369395                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1369395                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 194810.053666                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 194810.053666                       # average overall miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 217222.998602                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 217222.998602                       # average overall mshr miss latency
system.cpu3.dcache.overall_hits::.cpu3.data      1197872                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1197872                       # number of overall hits
system.cpu3.dcache.overall_miss_latency::.cpu3.data  33414404835                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  33414404835                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.125255                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.125255                       # miss rate for overall accesses
system.cpu3.dcache.overall_misses::.cpu3.data       171523                       # number of overall misses
system.cpu3.dcache.overall_misses::total       171523                       # number of overall misses
system.cpu3.dcache.overall_mshr_hits::.cpu3.data        34859                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        34859                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  29686563881                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  29686563881                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.099799                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.099799                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       136664                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       136664                       # number of overall MSHR misses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.replacements                135635                       # number of replacements
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          826                       # Occupied blocks per task id
system.cpu3.dcache.tags.avg_refs             9.765431                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.data_accesses         2875449                       # Number of data accesses
system.cpu3.dcache.tags.occ_blocks::.cpu3.data  1013.626687                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.989870                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989870                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.sampled_refs           136659                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.tag_accesses          2875449                       # Number of tag accesses
system.cpu3.dcache.tags.tagsinuse         1013.626687                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1334534                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           302000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.writebacks::.writebacks       118900                       # number of writebacks
system.cpu3.dcache.writebacks::total           118900                       # number of writebacks
system.cpu3.decode.BlockedCycles              7952724                       # Number of cycles decode is blocked
system.cpu3.decode.DecodedInsts              10568068                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                  557136                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  1226290                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                 24019                       # Number of cycles decode is squashing
system.cpu3.decode.UnblockCycles               295315                       # Number of cycles decode is unblocking
system.cpu3.dtb.rdAccesses                    1451412                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                         2931                       # TLB misses on read requests
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.wrAccesses                     458036                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                          126                       # TLB misses on write requests
system.cpu3.fetch.Branches                     792858                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                   840798                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                      9106562                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                 7655                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                       6963256                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.PendingTrapStallCycles          176                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                  48038                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.078117                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles            924628                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches            390511                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.686060                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          10055484                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.075757                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.509041                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 8222005     81.77%     81.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  157052      1.56%     83.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   62330      0.62%     83.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  168371      1.67%     85.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  187271      1.86%     87.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  187528      1.86%     89.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   74478      0.74%     90.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   74755      0.74%     90.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  921694      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            10055484                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                   127821                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                   71491                       # number of floating regfile writes
system.cpu3.icache.ReadReq_accesses::.cpu3.inst       840798                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       840798                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 81081.101377                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 81081.101377                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 80400.123495                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 80400.123495                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_hits::.cpu3.inst       836803                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         836803                       # number of ReadReq hits
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    323919000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    323919000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004751                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004751                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3995                       # number of ReadReq misses
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          756                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          756                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    260416000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    260416000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003852                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003852                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         3239                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3239                       # number of ReadReq MSHR misses
system.cpu3.icache.avg_blocked_cycles::no_mshrs    13.555556                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_mshrs          122                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.demand_accesses::.cpu3.inst       840798                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       840798                       # number of demand (read+write) accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 81081.101377                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 81081.101377                       # average overall miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 80400.123495                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 80400.123495                       # average overall mshr miss latency
system.cpu3.icache.demand_hits::.cpu3.inst       836803                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          836803                       # number of demand (read+write) hits
system.cpu3.icache.demand_miss_latency::.cpu3.inst    323919000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    323919000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004751                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004751                       # miss rate for demand accesses
system.cpu3.icache.demand_misses::.cpu3.inst         3995                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3995                       # number of demand (read+write) misses
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          756                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          756                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    260416000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    260416000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003852                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003852                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         3239                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3239                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_accesses::.cpu3.inst       840798                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       840798                       # number of overall (read+write) accesses
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 81081.101377                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 81081.101377                       # average overall miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 80400.123495                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 80400.123495                       # average overall mshr miss latency
system.cpu3.icache.overall_hits::.cpu3.inst       836803                       # number of overall hits
system.cpu3.icache.overall_hits::total         836803                       # number of overall hits
system.cpu3.icache.overall_miss_latency::.cpu3.inst    323919000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    323919000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004751                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004751                       # miss rate for overall accesses
system.cpu3.icache.overall_misses::.cpu3.inst         3995                       # number of overall misses
system.cpu3.icache.overall_misses::total         3995                       # number of overall misses
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          756                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          756                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    260416000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    260416000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003852                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003852                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         3239                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3239                       # number of overall MSHR misses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.replacements                  2980                       # number of replacements
system.cpu3.icache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.avg_refs           259.352269                       # Average number of references to valid blocks.
system.cpu3.icache.tags.data_accesses         1684835                       # Number of data accesses
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   254.988847                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.996050                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.996050                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.sampled_refs             3239                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.tag_accesses          1684835                       # Number of tag accesses
system.cpu3.icache.tags.tagsinuse          254.988847                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             840042                       # Total number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle           163000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu3.icache.writebacks::total                1                       # number of writebacks
system.cpu3.idleCycles                          94153                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts               29549                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                  660764                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.985947                       # Inst execution rate
system.cpu3.iew.exec_refs                     2052723                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    458026                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                 664516                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              1500206                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               864                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              799                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              475477                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           10276465                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              1594697                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts            50132                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             10007001                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                  6628                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                10494                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                 24019                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                19273                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        49466                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          513919                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       153184                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        43242                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           133                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        21792                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect          7757                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 13646493                       # num instructions consuming a value
system.cpu3.iew.wb_count                      9834716                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.605946                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8269037                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.968972                       # insts written-back per cycle
system.cpu3.iew.wb_sent                       9844367                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                16484900                       # number of integer regfile reads
system.cpu3.int_regfile_writes                8712236                       # number of integer regfile writes
system.cpu3.interrupts.clk_domain.clock         16000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu3.ipc                              0.600887                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.600887                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            26895      0.27%      0.27% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              7868984     78.24%     78.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 125      0.00%     78.51% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                37084      0.37%     78.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               4432      0.04%     78.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     78.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt               1156      0.01%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     78.94% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                7425      0.07%     79.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     79.01% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu               16606      0.17%     79.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     79.17% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt               15453      0.15%     79.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc               7673      0.08%     79.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     79.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     79.40% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift              1484      0.01%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     79.42% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             1578249     15.69%     95.11% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             448292      4.46%     99.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          29773      0.30%     99.87% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         13502      0.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              10057133                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                  99523                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads             198796                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses        91438                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes            172279                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     117253                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.011659                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  78834     67.23%     67.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     67.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     67.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     67.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     67.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     67.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     67.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     67.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     67.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     67.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     67.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     6      0.01%     67.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     67.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                   139      0.12%     67.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     67.36% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                   227      0.19%     67.55% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    7      0.01%     67.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     67.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     67.56% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                  13      0.01%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     67.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 27794     23.70%     91.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 9424      8.04%     99.31% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead              519      0.44%     99.75% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             290      0.25%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              10047968                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads          30095642                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses      9743278                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         11176063                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  10275407                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 10057133                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded               1058                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        1071748                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued             7435                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           390                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1558808                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     10055484                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.000164                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.736337                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            6294362     62.60%     62.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            1544870     15.36%     77.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             629613      6.26%     84.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             471312      4.69%     88.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             379053      3.77%     92.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             319064      3.17%     95.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             239178      2.38%     98.23% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             131755      1.31%     99.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              46277      0.46%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       10055484                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.990886                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.wrAccesses                     840828                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                          282                       # TLB misses on write requests
system.cpu3.memDep0.conflictingLoads           394683                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           38365                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             1500206                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             475477                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                3656986                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                   612                       # number of misc regfile writes
system.cpu3.numCycles                        10149637                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.pwrStateResidencyTicks::ON    10149636000                       # Cumulative time (in ticks) in various power states
system.cpu3.rename.BlockCycles                6910972                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             13087542                       # Number of HB maps that are committed
system.cpu3.rename.FullRegisterEvents              34                       # Number of times there has been no free registers
system.cpu3.rename.IQFullEvents                 67158                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                  708226                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                 13883                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               377746                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             25615006                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              10460931                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14664834                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  1297811                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                557815                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                 24019                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1100519                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 1577273                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups           190842                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        17288780                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         13937                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               802                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1947651                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           788                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                    19361219                       # The number of ROB reads
system.cpu3.rob.rob_writes                   20712341                       # The number of ROB writes
system.cpu3.timesIdled                           1485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.workload.numSyscalls                   56                       # Number of system calls
system.l2bus.pkt_count_system.cpu0.icache.mem_side::system.l2cache.cpu_side       189303                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2cache.cpu_side       109050                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu1.icache.mem_side::system.l2cache.cpu_side       192433                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2cache.cpu_side       108806                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu2.icache.mem_side::system.l2cache.cpu_side         9366                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2cache.cpu_side       409288                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu3.icache.mem_side::system.l2cache.cpu_side         9452                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2cache.cpu_side       408960                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1436658                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu0.icache.mem_side::system.l2cache.cpu_side      4043904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2cache.cpu_side      4565760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu1.icache.mem_side::system.l2cache.cpu_side      4110528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2cache.cpu_side      4550912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu2.icache.mem_side::system.l2cache.cpu_side       205056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2cache.cpu_side     16340288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu3.icache.mem_side::system.l2cache.cpu_side       206976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2cache.cpu_side     16355712                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 50379136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.l2bus.reqLayer0.occupancy           1569271000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization               15.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           189581976                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.9                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           110318754                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.1                       # Layer utilization (%)
system.l2bus.respLayer2.occupancy           192707985                       # Layer occupancy (ticks)
system.l2bus.respLayer2.utilization               1.9                       # Layer utilization (%)
system.l2bus.respLayer3.occupancy           110060767                       # Layer occupancy (ticks)
system.l2bus.respLayer3.utilization               1.1                       # Layer utilization (%)
system.l2bus.respLayer4.occupancy             9651978                       # Layer occupancy (ticks)
system.l2bus.respLayer4.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer5.occupancy           412188117                       # Layer occupancy (ticks)
system.l2bus.respLayer5.utilization               4.1                       # Layer utilization (%)
system.l2bus.respLayer6.occupancy             9745971                       # Layer occupancy (ticks)
system.l2bus.respLayer6.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer7.occupancy           411932046                       # Layer occupancy (ticks)
system.l2bus.respLayer7.utilization               4.1                       # Layer utilization (%)
system.l2bus.snoopTraffic                    19372608                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             971462                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.177109                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.381788                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   799417     82.29%     82.29% # Request fanout histogram
system.l2bus.snoop_fanout::1                   172035     17.71%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                       10      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::5                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::6                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::7                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::8                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               971462                       # Request fanout histogram
system.l2bus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests       475470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops       171952                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         956075                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops           171962                       # Total number of snoops made to the snoop filter.
system.l2bus.snoops                            490872                       # Total snoops (count)
system.l2bus.trans_dist::ReadResp              413383                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        609278                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            357045                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 7                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                7                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              67214                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             67210                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         413386                       # Transaction distribution
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_misses::.writebacks        20288                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        20288                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_accesses::.cpu0.data        26261                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu1.data        26192                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu2.data         7673                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu3.data         7088                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        67214                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_avg_miss_latency::.cpu0.data 157064.108920                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu1.data 157372.891728                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu2.data 133049.945115                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::.cpu3.data 132397.313934                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 153022.232772                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu0.data 137064.871668                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu1.data 137373.656634                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu2.data 113053.604098                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu3.data 112401.044581                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 133023.498695                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu0.data           40                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu1.data           45                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu2.data         2207                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu3.data         1727                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4019                       # number of ReadExReq hits
system.l2cache.ReadExReq_miss_latency::.cpu0.data   4118378000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu1.data   4114829000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu2.data    727251000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::.cpu3.data    709782000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   9670240000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_rate::.cpu0.data     0.998477                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu1.data     0.998282                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu2.data     0.712368                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::.cpu3.data     0.756349                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.940206                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_misses::.cpu0.data        26221                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu1.data        26147                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu2.data         5466                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::.cpu3.data         5361                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          63195                       # number of ReadExReq misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu0.data   3593978000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu1.data   3591909000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu2.data    617951000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::.cpu3.data    602582000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   8406420000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu0.data     0.998477                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu1.data     0.998282                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu2.data     0.712368                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu3.data     0.756349                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.940206                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_misses::.cpu0.data        26221                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu1.data        26147                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu2.data         5466                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu3.data         5361                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        63195                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_accesses::.cpu0.inst        63187                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu0.data        10431                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu1.inst        64227                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu1.data        10418                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu2.inst         3204                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu2.data       129097                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu3.inst         3233                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu3.data       129572                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       413369                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu0.inst 164224.349158                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu0.data 158592.798595                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu1.inst 160294.382022                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu1.data 158063.289899                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu2.inst 117350.642674                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu2.data 222061.998251                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu3.inst 116235.785081                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu3.data 221605.526934                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 215265.537480                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.inst 144224.349158                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 138587.293842                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.inst 140294.382022                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 138062.414266                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 97350.642674                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 202062.154437                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu3.inst 96235.785081                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 201605.682579                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 195265.849753                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu0.inst        61881                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu0.data          183                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu1.inst        62892                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu1.data          211                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu2.inst         1259                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu2.data         1045                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu3.inst         1316                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu3.data         1074                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       129861                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_miss_latency::.cpu0.inst    214477000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu0.data   1625259000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu1.inst    213993000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu1.data   1613352000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu2.inst    228247000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu2.data  28435483000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu3.inst    222824000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu3.data  28475867000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  61029502000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_rate::.cpu0.inst     0.020669                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu0.data     0.982456                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu1.inst     0.020786                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu1.data     0.979747                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu2.inst     0.607054                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu2.data     0.991905                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu3.inst     0.592948                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu3.data     0.991711                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.685847                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_misses::.cpu0.inst         1306                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu0.data        10248                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu1.inst         1335                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu1.data        10207                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu2.inst         1945                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu2.data       128052                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu3.inst         1917                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu3.data       128498                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       283508                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_mshr_hits::.cpu0.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu1.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu0.inst    188357000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu0.data   1420104000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu1.inst    187293000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu1.data   1409065000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu2.inst    189347000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu2.data  25874463000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu3.inst    184484000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu3.data  25905927000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  55359040000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu0.inst     0.020669                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.982360                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu1.inst     0.020786                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.979651                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.607054                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.991905                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu3.inst     0.592948                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.991711                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.685842                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_misses::.cpu0.inst         1306                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu0.data        10247                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu1.inst         1335                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu1.data        10206                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu2.inst         1945                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu2.data       128052                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu3.inst         1917                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu3.data       128498                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       283506                       # number of ReadSharedReq MSHR misses
system.l2cache.UpgradeReq_accesses::.cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::.cpu2.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::.cpu3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        31000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        30000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        30500                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu2.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::.cpu3.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               3                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::.cpu2.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::.cpu3.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.571429                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_misses::.cpu1.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::.cpu2.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::.cpu3.data            2                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             4                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu1.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu2.data        31000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu3.data        60000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total       122000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu2.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::.cpu3.data            2                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.l2cache.WritebackDirty_accesses::.writebacks       306598                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total       306598                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_hits::.writebacks       306598                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total       306598                       # number of WritebackDirty hits
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.demand_accesses::.cpu0.inst        63187                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu0.data        36692                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu1.inst        64227                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu1.data        36610                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu2.inst         3204                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu2.data       136770                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu3.inst         3233                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu3.data       136660                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          480583                       # number of demand (read+write) accesses
system.l2cache.demand_avg_miss_latency::.cpu0.inst 164224.349158                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu0.data 157493.679563                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu1.inst 160294.382022                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu1.data 157566.732684                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu2.inst 117350.642674                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu2.data 218417.996075                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu3.inst 116235.785081                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu3.data 218032.773291                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 203920.191057                       # average overall miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu0.inst 144224.349158                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu0.data 137492.651091                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu1.inst 140294.382022                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu1.data 137567.023354                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu2.inst 97350.642674                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu2.data 198418.295661                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu3.inst 96235.785081                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu3.data 198033.072113                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 183920.611709                       # average overall mshr miss latency
system.l2cache.demand_hits::.cpu0.inst          61881                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu0.data            223                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu1.inst          62892                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu1.data            256                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu2.inst           1259                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu2.data           3252                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu3.inst           1316                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu3.data           2801                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              133880                       # number of demand (read+write) hits
system.l2cache.demand_miss_latency::.cpu0.inst    214477000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu0.data   5743637000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu1.inst    213993000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu1.data   5728181000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu2.inst    228247000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu2.data  29162734000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu3.inst    222824000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu3.data  29185649000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  70699742000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_rate::.cpu0.inst     0.020669                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu0.data     0.993922                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu1.inst     0.020786                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu1.data     0.993007                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu2.inst     0.607054                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu2.data     0.976223                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu3.inst     0.592948                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu3.data     0.979504                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.721422                       # miss rate for demand accesses
system.l2cache.demand_misses::.cpu0.inst         1306                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu0.data        36469                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu1.inst         1335                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu1.data        36354                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu2.inst         1945                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu2.data       133518                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu3.inst         1917                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu3.data       133859                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            346703                       # number of demand (read+write) misses
system.l2cache.demand_mshr_hits::.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu1.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              2                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_miss_latency::.cpu0.inst    188357000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu0.data   5014082000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu1.inst    187293000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu1.data   5000974000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu2.inst    189347000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu2.data  26492414000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu3.inst    184484000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu3.data  26508509000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  63765460000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu0.inst     0.020669                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu0.data     0.993895                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu1.inst     0.020786                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu1.data     0.992980                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu2.inst     0.607054                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu2.data     0.976223                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu3.inst     0.592948                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu3.data     0.979504                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.721418                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_misses::.cpu0.inst         1306                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu0.data        36468                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu1.inst         1335                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu1.data        36353                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu2.inst         1945                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu2.data       133518                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu3.inst         1917                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu3.data       133859                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       346701                       # number of demand (read+write) MSHR misses
system.l2cache.overall_accesses::.cpu0.inst        63187                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu0.data        36692                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu1.inst        64227                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu1.data        36610                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu2.inst         3204                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu2.data       136770                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu3.inst         3233                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu3.data       136660                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         480583                       # number of overall (read+write) accesses
system.l2cache.overall_avg_miss_latency::.cpu0.inst 164224.349158                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu0.data 157493.679563                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu1.inst 160294.382022                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu1.data 157566.732684                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu2.inst 117350.642674                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu2.data 218417.996075                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu3.inst 116235.785081                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu3.data 218032.773291                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 203920.191057                       # average overall miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu0.inst 144224.349158                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu0.data 137492.651091                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu1.inst 140294.382022                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu1.data 137567.023354                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu2.inst 97350.642674                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu2.data 198418.295661                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu3.inst 96235.785081                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu3.data 198033.072113                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 183920.611709                       # average overall mshr miss latency
system.l2cache.overall_hits::.cpu0.inst         61881                       # number of overall hits
system.l2cache.overall_hits::.cpu0.data           223                       # number of overall hits
system.l2cache.overall_hits::.cpu1.inst         62892                       # number of overall hits
system.l2cache.overall_hits::.cpu1.data           256                       # number of overall hits
system.l2cache.overall_hits::.cpu2.inst          1259                       # number of overall hits
system.l2cache.overall_hits::.cpu2.data          3252                       # number of overall hits
system.l2cache.overall_hits::.cpu3.inst          1316                       # number of overall hits
system.l2cache.overall_hits::.cpu3.data          2801                       # number of overall hits
system.l2cache.overall_hits::total             133880                       # number of overall hits
system.l2cache.overall_miss_latency::.cpu0.inst    214477000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu0.data   5743637000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu1.inst    213993000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu1.data   5728181000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu2.inst    228247000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu2.data  29162734000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu3.inst    222824000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu3.data  29185649000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  70699742000                       # number of overall miss cycles
system.l2cache.overall_miss_rate::.cpu0.inst     0.020669                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu0.data     0.993922                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu1.inst     0.020786                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu1.data     0.993007                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu2.inst     0.607054                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu2.data     0.976223                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu3.inst     0.592948                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu3.data     0.979504                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.721422                       # miss rate for overall accesses
system.l2cache.overall_misses::.cpu0.inst         1306                       # number of overall misses
system.l2cache.overall_misses::.cpu0.data        36469                       # number of overall misses
system.l2cache.overall_misses::.cpu1.inst         1335                       # number of overall misses
system.l2cache.overall_misses::.cpu1.data        36354                       # number of overall misses
system.l2cache.overall_misses::.cpu2.inst         1945                       # number of overall misses
system.l2cache.overall_misses::.cpu2.data       133518                       # number of overall misses
system.l2cache.overall_misses::.cpu3.inst         1917                       # number of overall misses
system.l2cache.overall_misses::.cpu3.data       133859                       # number of overall misses
system.l2cache.overall_misses::total           346703                       # number of overall misses
system.l2cache.overall_mshr_hits::.cpu0.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu1.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             2                       # number of overall MSHR hits
system.l2cache.overall_mshr_miss_latency::.cpu0.inst    188357000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu0.data   5014082000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu1.inst    187293000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu1.data   5000974000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu2.inst    189347000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu2.data  26492414000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu3.inst    184484000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu3.data  26508509000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  63765460000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_rate::.cpu0.inst     0.020669                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu0.data     0.993895                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu1.inst     0.020786                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu1.data     0.992980                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu2.inst     0.607054                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu2.data     0.976223                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu3.inst     0.592948                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu3.data     0.979504                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.721418                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_misses::.cpu0.inst         1306                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu0.data        36468                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu1.inst         1335                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu1.data        36353                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu2.inst         1945                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu2.data       133518                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu3.inst         1917                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu3.data       133859                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       346701                       # number of overall MSHR misses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.l2cache.replacements                    490855                       # number of replacements
system.l2cache.tags.age_task_id_blocks_1024::0          249                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1285                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2562                       # Occupied blocks per task id
system.l2cache.tags.avg_refs                 1.890480                       # Average number of references to valid blocks.
system.l2cache.tags.data_accesses             8142911                       # Number of data accesses
system.l2cache.tags.occ_blocks::.writebacks   994.199888                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu0.inst    20.255584                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu0.data   390.030469                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu1.inst    20.874120                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu1.data   451.961699                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu2.inst    25.670629                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu2.data  1005.627623                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu3.inst    26.680481                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu3.data  1141.632802                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.242725                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu0.inst     0.004945                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu0.data     0.095222                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu1.inst     0.005096                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu1.data     0.110342                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu2.inst     0.006267                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu2.data     0.245515                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu3.inst     0.006514                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu3.data     0.278719                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.995345                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.sampled_refs               494951                       # Sample count of references to valid blocks.
system.l2cache.tags.tag_accesses              8142911                       # Number of tag accesses
system.l2cache.tags.tagsinuse             4076.933296                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 935695                       # Total number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.writebacks::.writebacks         302680                       # number of writebacks
system.l2cache.writebacks::total               302680                       # number of writebacks
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgGap                       15629.72                       # Average gap between requests
system.mem_ctrl.avgMemAccLat                132226.93                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgPriority_.writebacks::samples    302680.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu0.inst::samples      1306.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu0.data::samples     36468.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu1.inst::samples      1335.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu1.data::samples     36352.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu2.inst::samples      1945.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu2.data::samples    133512.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu3.inst::samples      1917.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu3.data::samples    133853.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgQLat                     113476.93                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgRdBW                       2186.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    2186.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgRdQLen                        5.64                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrBW                       1908.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                    1908.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.avgWrQLen                       42.66                       # Average write queue length when enqueuing
system.mem_ctrl.busUtil                         31.99                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     17.08                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                    14.91                       # Data bus utilization in percentage for writes
system.mem_ctrl.bw_inst_read::.cpu0.inst      8235172                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu1.inst      8418036                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu2.inst     12264479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu3.inst     12087921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          41005608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu0.inst           8235172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu0.data         229947951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu1.inst           8418036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu1.data         229222802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu2.inst          12264479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu2.data         841904478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu3.inst          12087921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu3.data         844054703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             2186135542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks      1908592584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu0.inst          8235172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu0.data        229947951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu1.inst          8418036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu1.data        229222802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu2.inst         12264479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu2.data        841904478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu3.inst         12087921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu3.data        844054703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            4094728126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks      1908592584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total            1908592584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bytesPerActivate::samples       364586                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     113.983532                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     88.934000                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    112.710366                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127        265382     72.79%     72.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255        58438     16.03%     88.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383        20013      5.49%     94.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511        12926      3.55%     97.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         5043      1.38%     99.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         1413      0.39%     99.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          847      0.23%     99.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          299      0.08%     99.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          225      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        364586                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                22188032                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadSys                 22188736                       # Total read bytes from the system interface side
system.mem_ctrl.bytesReadWrQ                      704                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                 19369664                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesWrittenSys              19371520                       # Total written bytes from the system interface side
system.mem_ctrl.bytes_inst_read::.cpu0.inst        83584                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu1.inst        85440                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu2.inst       124480                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu3.inst       122688                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         416192                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_read::.cpu0.inst          83584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu0.data        2333888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu1.inst          85440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu1.data        2326528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu2.inst         124480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu2.data        8545024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu3.inst         122688                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu3.data        8566848                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            22188480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks     19371520                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total         19371520                       # Number of bytes written to this memory
system.mem_ctrl.masterReadAccesses::.cpu0.inst         1306                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu0.data        36468                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu1.inst         1335                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu1.data        36352                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu2.inst         1945                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu2.data       133517                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu3.inst         1917                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu3.data       133859                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAvgLat::.cpu0.inst     92641.46                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu0.data     85712.54                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu1.inst     88661.99                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu1.data     85792.38                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu2.inst     45864.14                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu2.data    146736.66                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu3.inst     44749.74                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu3.data    146354.13                       # Per-master read average memory access latency
system.mem_ctrl.masterReadBytes::.cpu0.inst        83584                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu0.data      2333952                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu1.inst        85440                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu1.data      2326528                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu2.inst       124480                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu2.data      8544768                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu3.inst       122688                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu3.data      8566592                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu0.inst 8235172.177603216842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu0.data 229954256.487621814013                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu1.inst 8418035.878331005573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu1.data 229222801.684710651636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu2.inst 12264479.238467270508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu2.data 841879255.571332812309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu3.inst 12087921.182592164725                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu3.data 844029480.466097474098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadTotalLat::.cpu0.inst    120989750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu0.data   3125764735                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu1.inst    118363752                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu1.data   3118724524                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu2.inst     89205760                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu2.data  19591838928                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu3.inst     85785258                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu3.data  19590817659                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteAccesses::.writebacks       302680                       # Per-master write serviced memory accesses
system.mem_ctrl.masterWriteAvgLat::.writebacks   1440733.75                       # Per-master write average memory access latency
system.mem_ctrl.masterWriteBytes::.writebacks     19369664                       # Per-master bytes write to memory
system.mem_ctrl.masterWriteRate::.writebacks 1908409720.309181451797                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterWriteTotalLat::.writebacks 436081290805                       # Per-master write total memory access latency
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numReadWriteTurnArounds         18880                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numStayReadState               418363                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              285979                       # Number of times bus staying in WRITE state
system.mem_ctrl.numWrRetry                          3                       # Number of times write queue was full causing retry
system.mem_ctrl.numWriteReadTurnArounds         18880                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.num_reads::.cpu0.inst            1306                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu0.data           36467                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu1.inst            1335                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu1.data           36352                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu2.inst            1945                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu2.data          133516                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu3.inst            1917                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu3.data          133857                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               346695                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        302680                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              302680                       # Number of write requests responded to by this memory
system.mem_ctrl.pageHitRate                     43.85                       # Row buffer hit rate, read and write combined
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.perBankRdBursts::0              21450                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              21593                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              22700                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              22313                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              22208                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              21226                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              20929                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              21501                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              21637                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              22980                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             22607                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             22560                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             20693                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             20975                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             20892                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             20424                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0              18638                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1              18606                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2              19485                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3              19294                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4              18776                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5              18823                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6              18877                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7              19007                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8              18618                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9              18856                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10             19253                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11             19294                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12             18810                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13             18641                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14             18783                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15             18890                       # Per bank write bursts
system.mem_ctrl.priorityMaxLatency       0.000069000750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.rdPerTurnAround::samples        18880                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       18.361706                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      17.144431                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev      46.631365                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255          18879     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6144-6399            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total          18880                       # Reads before turning the bus around for writes
system.mem_ctrl.rdQLenPdf::0                    24112                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    20334                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                    13373                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                    19664                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                    95318                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                    77939                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                    42690                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                    26087                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                    15683                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                     7471                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                    2882                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                     909                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                     177                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                      49                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.readBursts                     346699                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 346699                       # Read request sizes (log2)
system.mem_ctrl.readReqs                       346699                       # Number of read requests accepted
system.mem_ctrl.readRowHitRate                  17.06                       # Row buffer hit rate for reads
system.mem_ctrl.readRowHits                     59149                       # Number of row buffer hits during reads
system.mem_ctrl.servicedByWrQ                      11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.totBusLat                  1733440000                       # Total ticks spent in databus transfers
system.mem_ctrl.totGap                    10149610000                       # Total gap between requests
system.mem_ctrl.totMemAccLat              45841490366                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totQLat                   39341090366                       # Total ticks spent queuing
system.mem_ctrl.wrPerTurnAround::samples        18880                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.030244                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.027871                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.293450                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16             18648     98.77%     98.77% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                28      0.15%     98.92% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               113      0.60%     99.52% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                59      0.31%     99.83% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                24      0.13%     99.96% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                 6      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::23                 2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total          18880                       # Writes before turning the bus around for reads
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     188                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     218                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     868                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    1438                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1774                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1946                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1974                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    2017                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    2015                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    2044                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    2035                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    2085                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    2026                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    2072                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    2022                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1965                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1988                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1986                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                      96                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                      77                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                      90                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                     102                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                     119                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                     190                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                     705                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                    2606                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                    5850                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                    9829                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                   13187                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                   15715                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                   17947                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                   20465                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                   23310                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                   24667                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                   22800                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                   20927                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                   19833                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                   19297                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                   19707                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                   17311                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                   10322                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                    4061                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                    1716                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                     597                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                     264                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                     100                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                      29                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       8                       # What write queue length does an incoming req see
system.mem_ctrl.writeBursts                    302680                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                302680                       # Write request sizes (log2)
system.mem_ctrl.writeReqs                      302680                       # Number of write requests accepted
system.mem_ctrl.writeRowHitRate                 74.53                       # Row buffer hit rate for writes
system.mem_ctrl.writeRowHits                   225597                       # Number of row buffer hits during writes
system.mem_ctrl_0.actBackEnergy            4575716610                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.actEnergy                1305713220                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.averagePower             931.380146                       # Core power per rank (mW)
system.mem_ctrl_0.memoryStateTime::IDLE      21446249                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      338780000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     9789409751                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_0.preBackEnergy              44225280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.preEnergy                 693995445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.readEnergy               1241781660                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          800875920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              9453169455                       # Total energy per rank (pJ)
system.mem_ctrl_0.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.writeEnergy               790861320                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            4572138150                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.actEnergy                1297473660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.averagePower             929.083665                       # Core power per rank (mW)
system.mem_ctrl_1.memoryStateTime::IDLE      23881500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      338780000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     9786974500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl_1.preBackEnergy              47238720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.preEnergy                 689608425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.readEnergy               1233549240                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          800875920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              9429861015                       # Total energy per rank (pJ)
system.mem_ctrl_1.totalIdleTime                     0                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.writeEnergy               788976900                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port      1032595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      1032595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1032595                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     41560000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     41560000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                41560000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  10149636000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          1945352972                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              19.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy         1856133125                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization             18.3                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            346703                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  346703    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              346703                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       339213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        685903                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             283504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       302680                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36517                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             63194                       # Transaction distribution
system.membus.trans_dist::ReadExResp            63191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        283505                       # Transaction distribution

---------- End Simulation Statistics   ----------
