//==================================================
// This file contains the Excluded objects
// Generated By User: winnimui
// Format Version: 2
// Date: Thu May 11 09:55:08 2023
// ExclMode: default
//==================================================
CHECKSUM: "870912494"
INSTANCE:tb.gpu0.chip0.core.udcnc.udpcsc.pwrseq0.upwrseq0.dpcsc_pwrseq_cov_inst
CHECKSUM: "1138212665 1373460438"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.pwrseq0.upwrseq0
ANNOTATION: " FIFO_DEC_rdstr is a pulse signal, since xtalin and cfg_clk are both the same frequency, so there is only 1 entry at each time in the FIFO. "
Condition 2 "2349012686" "(FIFO_DEC_rdstr_dly1 && ((~FIFO_DEC_rdstr_dly2))) 1 -1" (2 "10")
CHECKSUM: "1138212665 3684276663"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.pwrseq0.upwrseq0
ANNOTATION: " default value is 0, so 0->1 testing is good "
Toggle 1to0 Q_PANEL_BLON_OVRD "net Q_PANEL_BLON_OVRD"
ANNOTATION: " default value is 0, so 0->1 testing is good "
Toggle 1to0 Q_PANEL_DIGON_POL "net Q_PANEL_DIGON_POL"
ANNOTATION: " default value is 0, so 0->1 testing is good "
Toggle 1to0 Q_PANEL_DIGON_OVRD "net Q_PANEL_DIGON_OVRD"
ANNOTATION: " obsolete feature "
Toggle 1to0 Q_PANEL_SYNCEN_POL "net Q_PANEL_SYNCEN_POL"
ANNOTATION: " obsolete feature "
Toggle Q_PANEL_SYNCEN_OVRD "net Q_PANEL_SYNCEN_OVRD"
ANNOTATION: " obsolete feature "
Toggle 1to0 Q_PANEL_SYNCEN "net Q_PANEL_SYNCEN"
ANNOTATION: " no req from pwrseq "
Toggle CBUS_SLAVE_debug_data [6] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " no req from pwrseq "
Toggle CBUS_SLAVE_debug_data [7] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " no req from pwrseq "
Toggle CBUS_SLAVE_debug_data [8] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " no req from pwrseq "
Toggle CBUS_SLAVE_debug_data [9] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " no req from pwrseq "
Toggle CBUS_SLAVE_debug_data [10] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " no req from pwrseq "
Toggle CBUS_SLAVE_debug_data [11] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " no req from pwrseq "
Toggle CBUS_SLAVE_debug_data [12] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle PWRSEQ_REG_ADDR [8] "net PWRSEQ_REG_ADDR[17:2]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle PWRSEQ_REG_ADDR [9] "net PWRSEQ_REG_ADDR[17:2]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle PWRSEQ_REG_ADDR [10] "net PWRSEQ_REG_ADDR[17:2]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle PWRSEQ_REG_ADDR [11] "net PWRSEQ_REG_ADDR[17:2]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle PWRSEQ_REG_ADDR [12] "net PWRSEQ_REG_ADDR[17:2]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle PWRSEQ_REG_ADDR [13] "net PWRSEQ_REG_ADDR[17:2]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle PWRSEQ_REG_ADDR [14] "net PWRSEQ_REG_ADDR[17:2]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle PWRSEQ_REG_ADDR [15] "net PWRSEQ_REG_ADDR[17:2]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle PWRSEQ_REG_ADDR [16] "net PWRSEQ_REG_ADDR[17:2]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle PWRSEQ_REG_ADDR [17] "net PWRSEQ_REG_ADDR[17:2]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle FIFO_DEC_addr [5] "net FIFO_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle FIFO_DEC_addr [6] "net FIFO_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle FIFO_DEC_addr [7] "net FIFO_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle FIFO_DEC_addr [8] "net FIFO_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle FIFO_DEC_addr [9] "net FIFO_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle FIFO_DEC_addr [10] "net FIFO_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle FIFO_DEC_addr [11] "net FIFO_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle FIFO_DEC_addr [12] "net FIFO_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle FIFO_DEC_addr [13] "net FIFO_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle FIFO_DEC_addr [14] "net FIFO_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle FIFO_DEC_addr [15] "net FIFO_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle SLAVE_DEC_addr [5] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle SLAVE_DEC_addr [6] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle SLAVE_DEC_addr [7] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle SLAVE_DEC_addr [8] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle SLAVE_DEC_addr [9] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle SLAVE_DEC_addr [10] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle SLAVE_DEC_addr [11] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle SLAVE_DEC_addr [12] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle SLAVE_DEC_addr [13] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle SLAVE_DEC_addr [14] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle SLAVE_DEC_addr [15] "net SLAVE_DEC_addr[15:0]"
ANNOTATION: "  no backpressure from pwrseq  "
Toggle PWRSEQ_DC_cfg_slvReq "net PWRSEQ_DC_cfg_slvReq"
ANNOTATION: " no backpressure from pwrseq, therefore, no ack from master(dcio)  "
Toggle DC_PWRSEQ_cfg_mstrAck "net DC_PWRSEQ_cfg_mstrAck"
ANNOTATION: " no backpressure from pwrseq, therefore, no ack from master(dcio)  "
Toggle DC_PWRSEQ_cfg_mstrAck_reg "reg DC_PWRSEQ_cfg_mstrAck_reg"
ANNOTATION: " tied to 0 in pwrseq_glue_logic "
Toggle PWRSEQ_DEBUG_CLK_OUT "net PWRSEQ_DEBUG_CLK_OUT"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [0] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [1] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [2] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [3] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [4] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [5] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [6] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [7] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [8] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [9] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [10] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [11] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [12] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [13] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [14] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [15] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [16] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [17] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [18] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [19] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [20] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [21] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [22] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [23] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [24] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [25] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [26] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [27] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [28] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [29] "net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [0] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [1] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [2] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [3] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [4] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [5] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [6] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [7] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [8] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [9] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [10] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [11] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [12] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [13] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [14] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [15] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [16] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [17] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [18] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [19] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [20] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [21] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [22] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [23] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [24] "net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [16] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [17] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [18] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [19] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [20] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [21] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [22] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [23] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [24] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [25] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [26] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [27] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [28] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [29] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [30] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [31] "net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_DEBUG_OUT [23] "net PWRSEQ_DEBUG_OUT[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_DEBUG_OUT [24] "net PWRSEQ_DEBUG_OUT[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_DEBUG_OUT [21] "net PWRSEQ_DEBUG_OUT[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_DEBUG_OUT [2] "net PWRSEQ_DEBUG_OUT[31:0]"
ANNOTATION: " tied to 0 in DCIO "
Toggle DCIO_PWRSEQ_OVERLOAD_VALUE_DIGON "net DCIO_PWRSEQ_OVERLOAD_VALUE_DIGON"
ANNOTATION: " tied to 0 in DCIO "
Toggle DCIO_PWRSEQ_OVERLOAD_DIGON "net DCIO_PWRSEQ_OVERLOAD_DIGON"
Toggle CBUS_SLAVE_debug_data [2] "net CBUS_SLAVE_debug_data[31:0]"
Toggle 0to1 ZSC_VDDP_RESETn "net ZSC_VDDP_RESETn"
Toggle 1to0 ZSC_VDDP_RESETn "net ZSC_VDDP_RESETn"
CHECKSUM: "2011912819 3514136629"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.pwrseq1.upwrseq0
ANNOTATION: " FIFO_DEC_rdstr is a pulse signal, since xtalin and cfg_clk are both the same frequency, so there is only 1 entry at each time in the FIFO. "
Condition 4 "2349012686" "(FIFO_DEC_rdstr_dly1 && ((~FIFO_DEC_rdstr_dly2))) 1 -1" (2 "10")
CHECKSUM: "2011912819 3971306460"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.pwrseq1.upwrseq0
ANNOTATION: " default value is 0, so 0->1 testing is good "
Toggle 1to0 Q_PANEL_BLON_OVRD "net Q_PANEL_BLON_OVRD"
ANNOTATION: " default value is 0, so 0->1 testing is good "
Toggle 1to0 Q_PANEL_DIGON_POL "net Q_PANEL_DIGON_POL"
ANNOTATION: " default value is 0, so 0->1 testing is good "
Toggle 1to0 Q_PANEL_DIGON_OVRD "net Q_PANEL_DIGON_OVRD"
ANNOTATION: " obsolete feature "
Toggle 1to0 Q_PANEL_SYNCEN_POL "net Q_PANEL_SYNCEN_POL"
ANNOTATION: " obsolete feature "
Toggle Q_PANEL_SYNCEN_OVRD "net Q_PANEL_SYNCEN_OVRD"
ANNOTATION: " obsolete feature "
Toggle 1to0 Q_PANEL_SYNCEN "net Q_PANEL_SYNCEN"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle PWRSEQ_REG_ADDR [17:17]"net PWRSEQ_REG_ADDR[17:2]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle FIFO_DEC_addr [15:15]"net FIFO_DEC_addr[15:0]"
ANNOTATION: "   there are not that many registers in pwrseq, only 17 => 2^5 "
Toggle SLAVE_DEC_addr [15:15]"net SLAVE_DEC_addr[15:0]"
ANNOTATION: " no req from pwrseq "
Toggle PWRSEQ_DC_cfg_slvReq "net PWRSEQ_DC_cfg_slvReq"
ANNOTATION: " no backpressure from pwrseq, therefore, no ack from master(dcio)  "
Toggle DC_PWRSEQ_cfg_mstrAck "net DC_PWRSEQ_cfg_mstrAck"
ANNOTATION: " no backpressure from pwrseq, therefore, no ack from master(dcio)  "
Toggle DC_PWRSEQ_cfg_mstrAck_reg "reg DC_PWRSEQ_cfg_mstrAck_reg"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_REFGEN_debug_data [29:29]"net PWRSEQ_REFGEN_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_CORE_debug_data [24:24]"net PWRSEQ_CORE_debug_data[31:0]"
ANNOTATION: " no req from pwrseq "
Toggle CBUS_SLAVE_debug_data [12:12]"net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle CBUS_SLAVE_debug_data [2:2]"net CBUS_SLAVE_debug_data[31:0]"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_DEBUG_CLK_OUT "net PWRSEQ_DEBUG_CLK_OUT"
ANNOTATION: " tied to 0 "
Toggle PWRSEQ_DEBUG_OUT [2:2]"net PWRSEQ_DEBUG_OUT[31:0]"
ANNOTATION: " tied to 0 in DCIO "
Toggle DCIO_PWRSEQ_OVERLOAD_VALUE_DIGON "net DCIO_PWRSEQ_OVERLOAD_VALUE_DIGON"
ANNOTATION: " tied to 0 in DCIO "
Toggle DCIO_PWRSEQ_OVERLOAD_DIGON "net DCIO_PWRSEQ_OVERLOAD_DIGON"
CHECKSUM: "870912494"
INSTANCE: tb.gpu0.chip0.core.udcnc.udpcsc.pwrseq1.upwrseq0.dpcsc_pwrseq_cov_inst
