Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 10:11:17 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_121_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 Delay1No23_instance/Y_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.997ns (28.608%)  route 2.488ns (71.392%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.919ns = ( 5.919 - 4.000 ) 
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.473ns (routing 0.171ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.178ns (routing 0.155ns, distribution 1.023ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC10                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.659     0.659 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.659    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.659 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.007    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.035 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=65403, routed)       1.473     2.508    Delay1No23_instance/clk_IBUF_BUFG
    SLICE_X158Y400       FDCE                                         r  Delay1No23_instance/Y_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y400       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     2.587 r  Delay1No23_instance/Y_reg[18]/Q
                         net (fo=4, routed)           0.903     3.490    Delay1No22_instance/Y_reg[33]_0[18]
    SLICE_X142Y379       LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     3.615 r  Delay1No22_instance/geqOp_carry__0_i_15__7/O
                         net (fo=1, routed)           0.016     3.631    Sum10_2_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X142Y379       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     3.821 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.847    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X142Y380       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.899 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.302     4.201    Delay1No23_instance/CO[0]
    SLICE_X140Y382       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.065     4.266 r  Delay1No23_instance/shiftedFracY_d1[12]_i_4__7/O
                         net (fo=3, routed)           0.173     4.439    Delay1No22_instance/Y_reg[23]_0[0]
    SLICE_X141Y381       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125     4.564 r  Delay1No22_instance/shiftedFracY_d1[32]_i_9__7/O
                         net (fo=3, routed)           0.170     4.734    Delay1No22_instance/shiftedFracY_d1[32]_i_9__7_n_0
    SLICE_X140Y381       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     4.769 r  Delay1No22_instance/shiftedFracY_d1[12]_i_3__7/O
                         net (fo=33, routed)          0.322     5.091    Delay1No23_instance/shiftVal__5[0]
    SLICE_X142Y376       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.143 r  Delay1No23_instance/shiftedFracY_d1[8]_i_2__7/O
                         net (fo=4, routed)           0.240     5.383    Delay1No23_instance/Sum10_2_impl_instance/level2[9]
    SLICE_X141Y379       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     5.533 r  Delay1No23_instance/shiftedFracY_d1[32]_i_4__7/O
                         net (fo=2, routed)           0.288     5.821    Delay1No22_instance/Y_reg[26]_0[9]
    SLICE_X144Y379       LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     5.945 r  Delay1No22_instance/shiftedFracY_d1[16]_i_1__7/O
                         net (fo=1, routed)           0.048     5.993    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY[5]
    SLICE_X144Y379       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC10                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC10                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.408     4.408 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.408    clk_IBUF_inst/OUT
    BC10                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.408 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.717    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.741 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=65403, routed)       1.178     5.919    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X144Y379       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]/C
                         clock pessimism              0.375     6.294    
                         clock uncertainty           -0.035     6.258    
    SLICE_X144Y379       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.283    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.283    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  0.290    




