Fitter Status : Successful - Wed Apr 21 11:28:24 2021
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : jhcpu
Top-level Entity Name : jhcpu
Family : Stratix II
Device : EP2S15F484C3
Timing Models : Final
Logic utilization : 4 %
    Combinational ALUTs : 408 / 12,480 ( 3 % )
    Dedicated logic registers : 133 / 12,480 ( 1 % )
Total registers : 133
Total pins : 87 / 343 ( 25 % )
Total virtual pins : 0
Total block memory bits : 60,416 / 419,328 ( 14 % )
DSP block 9-bit elements : 2 / 96 ( 2 % )
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 2 ( 0 % )
