Info: constrained 'LED' to bel 'X13/Y11/io1'
Info: constrained 'CLK' to bel 'X0/Y8/io1'
Info: constrained 'SCK' to bel 'X0/Y13/io1'
Info: constrained 'RST' to bel 'X0/Y13/io0'
Info: constrained 'DC' to bel 'X0/Y8/io0'
Info: constrained 'SDA' to bel 'X13/Y11/io0'
Info: constrained 'CS' to bel 'X13/Y9/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       88 LCs used as LUT4 only
Info:       46 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       29 LCs used as DFF only
Info: Packing carries..
Info:        2 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 75)
Info: promoting $abc$2831$auto$rtlil.cc:1969:NotGate$2765 [reset] (fanout 32)
Info: promoting $abc$2831$auto$dff2dffe.cc:158:make_patterns_logic$2421 [cen] (fanout 26)
Info: Constraining chains...
Info:        2 LCs used to legalise carry chains.
Info: Checksum: 0x618ba930

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0xfbfde240

Info: Device utilisation:
Info: 	         ICESTORM_LC:   169/ 1280    13%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:     7/  112     6%
Info: 	               SB_GB:     3/    8    37%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 7 cells based on constraints.
Info: Creating initial analytic placement for 145 cells, random placement wirelen = 2274.
Info:     at initial placer iter 0, wirelen = 98
Info:     at initial placer iter 1, wirelen = 79
Info:     at initial placer iter 2, wirelen = 86
Info:     at initial placer iter 3, wirelen = 87
Info: Running main analytical placer.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 89, spread = 635, legal = 681; time = 0.02s
Info:     at iteration #1, type SB_GB: wirelen solved = 677, spread = 686, legal = 690; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 89, spread = 692, legal = 776; time = 0.01s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 108, spread = 651, legal = 741; time = 0.01s
Info:     at iteration #2, type SB_GB: wirelen solved = 723, spread = 730, legal = 734; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 93, spread = 589, legal = 688; time = 0.01s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 121, spread = 521, legal = 618; time = 0.01s
Info:     at iteration #3, type SB_GB: wirelen solved = 607, spread = 615, legal = 625; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 92, spread = 515, legal = 654; time = 0.01s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 125, spread = 528, legal = 628; time = 0.01s
Info:     at iteration #4, type SB_GB: wirelen solved = 615, spread = 623, legal = 628; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 105, spread = 443, legal = 600; time = 0.01s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 131, spread = 480, legal = 636; time = 0.01s
Info:     at iteration #5, type SB_GB: wirelen solved = 622, spread = 628, legal = 636; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 118, spread = 427, legal = 577; time = 0.01s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 122, spread = 430, legal = 575; time = 0.01s
Info:     at iteration #6, type SB_GB: wirelen solved = 564, spread = 571, legal = 575; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 105, spread = 401, legal = 576; time = 0.01s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 156, spread = 424, legal = 588; time = 0.02s
Info:     at iteration #7, type SB_GB: wirelen solved = 575, spread = 581, legal = 590; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 137, spread = 418, legal = 571; time = 0.02s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 145, spread = 420, legal = 574; time = 0.02s
Info:     at iteration #8, type SB_GB: wirelen solved = 564, spread = 573, legal = 574; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 132, spread = 391, legal = 614; time = 0.01s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 165, spread = 449, legal = 639; time = 0.01s
Info:     at iteration #9, type SB_GB: wirelen solved = 634, spread = 635, legal = 639; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 155, spread = 436, legal = 637; time = 0.01s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 169, spread = 452, legal = 652; time = 0.01s
Info:     at iteration #10, type SB_GB: wirelen solved = 639, spread = 646, legal = 652; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 144, spread = 434, legal = 655; time = 0.01s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 169, spread = 453, legal = 576; time = 0.00s
Info:     at iteration #11, type SB_GB: wirelen solved = 562, spread = 570, legal = 576; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 143, spread = 432, legal = 594; time = 0.01s
Info:     at iteration #12, type ICESTORM_LC: wirelen solved = 177, spread = 482, legal = 638; time = 0.01s
Info:     at iteration #12, type SB_GB: wirelen solved = 631, spread = 632, legal = 638; time = 0.01s
Info:     at iteration #12, type ALL: wirelen solved = 159, spread = 431, legal = 587; time = 0.01s
Info: HeAP Placer Time: 0.47s
Info:   of which solving equations: 0.21s
Info:   of which spreading cells: 0.03s
Info:   of which strict legalisation: 0.03s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 76, wirelen = 571
Info:   at iteration #5: temp = 0.000000, timing cost = 92, wirelen = 403
Info:   at iteration #10: temp = 0.000000, timing cost = 93, wirelen = 388
Info:   at iteration #15: temp = 0.000000, timing cost = 88, wirelen = 379
Info:   at iteration #15: temp = 0.000000, timing cost = 87, wirelen = 374 
Info: SA placement time 0.22s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 73.04 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 3.70 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 14085,  14662) |***************************************** 
Info: [ 14662,  15239) |************** 
Info: [ 15239,  15816) |******* 
Info: [ 15816,  16393) |******************************** 
Info: [ 16393,  16970) |**** 
Info: [ 16970,  17547) |************************ 
Info: [ 17547,  18124) |********* 
Info: [ 18124,  18701) |***** 
Info: [ 18701,  19278) |************* 
Info: [ 19278,  19855) |******** 
Info: [ 19855,  20432) |************* 
Info: [ 20432,  21009) |***** 
Info: [ 21009,  21586) |** 
Info: [ 21586,  22163) |** 
Info: [ 22163,  22740) |**** 
Info: [ 22740,  23317) |***** 
Info: [ 23317,  23894) |*** 
Info: [ 23894,  24471) |****** 
Info: [ 24471,  25048) |****** 
Info: [ 25048,  25625) |***************************************** 
Info: Checksum: 0xc0cf440e

Info: Routing..
Info: Setting up routing queue.
Info: Routing 526 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        580 |       45        513 |   45   513 |         0|       0.14       0.14|
Info: Routing complete.
Info: Router1 time 0.14s
Info: Checksum: 0xf35dc564

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $auto$simplemap.cc:420:simplemap_dff$1216_DFFLC.O
Info:  0.9  1.7    Net state[12] budget 3.259000 ns (2,5) -> (1,5)
Info:                Sink $abc$2831$auto$blifparse.cc:492:parse_blif$2836_LC.I0
Info:                Defined in:
Info:                  lcd-rst_sleep-out.v:33
Info:  0.7  2.3  Source $abc$2831$auto$blifparse.cc:492:parse_blif$2836_LC.O
Info:  1.9  4.2    Net $abc$2831$auto$simplemap.cc:127:simplemap_reduce$1023[3]_new_inv_ budget 3.259000 ns (1,5) -> (1,9)
Info:                Sink $abc$2831$auto$blifparse.cc:492:parse_blif$2835_LC.I0
Info:  0.7  4.9  Source $abc$2831$auto$blifparse.cc:492:parse_blif$2835_LC.O
Info:  0.9  5.7    Net $abc$2831$new_n190_ budget 3.942000 ns (1,9) -> (1,8)
Info:                Sink $abc$2831$auto$blifparse.cc:492:parse_blif$2857_LC.I3
Info:  0.5  6.2  Source $abc$2831$auto$blifparse.cc:492:parse_blif$2857_LC.O
Info:  0.9  7.1    Net $abc$2831$auto$dff2dffe.cc:158:make_patterns_logic$2577 budget 3.941000 ns (1,8) -> (2,8)
Info:                Sink $abc$2831$auto$blifparse.cc:492:parse_blif$2889_LC.I2
Info:  0.6  7.6  Source $abc$2831$auto$blifparse.cc:492:parse_blif$2889_LC.O
Info:  1.9  9.5    Net $abc$2831$new_n244_ budget 3.941000 ns (2,8) -> (4,7)
Info:                Sink $abc$2831$auto$blifparse.cc:492:parse_blif$2886_LC.I1
Info:  0.6 10.1  Source $abc$2831$auto$blifparse.cc:492:parse_blif$2886_LC.O
Info:  2.4 12.5    Net $abc$2831$auto$dff2dffe.cc:158:make_patterns_logic$2625 budget 3.941000 ns (4,7) -> (4,7)
Info:                Sink $abc$2831$auto$blifparse.cc:492:parse_blif$2871_LC.CEN
Info:  0.1 12.6  Setup $abc$2831$auto$blifparse.cc:492:parse_blif$2871_LC.CEN
Info: 3.8 ns logic, 8.7 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $abc$2831$auto$blifparse.cc:492:parse_blif$2871_LC.O
Info:  2.8  3.6    Net LED$SB_IO_OUT budget 26.982000 ns (4,7) -> (13,11)
Info:                Sink LED$sb_io.D_OUT_0
Info:                Defined in:
Info:                  lcd-rst_sleep-out.v:11
Info: 0.8 ns logic, 2.8 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 79.54 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 3.60 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15204,  15725) |* 
Info: [ 15725,  16246) |************************** 
Info: [ 16246,  16767) |********************************* 
Info: [ 16767,  17288) |************** 
Info: [ 17288,  17809) |*************************** 
Info: [ 17809,  18330) |*************************** 
Info: [ 18330,  18851) |********** 
Info: [ 18851,  19372) |****** 
Info: [ 19372,  19893) |**************** 
Info: [ 19893,  20414) |************ 
Info: [ 20414,  20935) |**** 
Info: [ 20935,  21456) |*** 
Info: [ 21456,  21977) |* 
Info: [ 21977,  22498) |** 
Info: [ 22498,  23019) |**** 
Info: [ 23019,  23540) |***** 
Info: [ 23540,  24061) |* 
Info: [ 24061,  24582) |******* 
Info: [ 24582,  25103) |**** 
Info: [ 25103,  25624) |***************************************** 

Info: Program finished normally.
