[*]
[*] GTKWave Analyzer v3.3.118 (w)1999-2023 BSI
[*] Sun Sep 15 15:28:07 2024
[*]
[dumpfile] "/home/pch/Projects/tt09-levenshtein/test/tb.vcd"
[dumpfile_mtime] "Sun Sep 15 15:25:36 2024"
[dumpfile_size] 428220
[savefile] "/home/pch/Projects/tt09-levenshtein/test/tb.gtkw"
[timestart] 0
[size] 3440 1337
[pos] -1 -1
*-23.634535 15820000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb.
[treeopen] tb.user_project.
[treeopen] tb.user_project.intercon.
[sst_width] 297
[signals_width] 358
[sst_expanded] 1
[sst_vpaned_height] 622
@28
tb.user_project.ena
tb.user_project.clk
tb.user_project.rst_n
@200
-
-UART
@28
+{RxD} (4)tb.user_project.ui_in[7:0]
+{TxD} (3)tb.uo_out[7:0]
@200
-
-PMOD SPI
@28
tb.user_project.sram.ss_n
tb.user_project.sram.sck
tb.user_project.sram.mosi
@29
tb.user_project.sram.miso
@200
-
-Wishbone (UART)
@28
tb.user_project.uart1_cyc
tb.user_project.uart1_stb
@22
tb.user_project.uart1_adr[22:0]
@28
tb.user_project.uart1_we
@22
tb.user_project.uart1_dwr[7:0]
@28
tb.user_project.uart1_ack
tb.user_project.uart1_err
tb.user_project.uart1_rty
@22
tb.user_project.uart1_drd[7:0]
@200
-
-Wishbone (Controller)
@28
tb.user_project.ctrl_cyc
tb.user_project.ctrl_stb
@22
tb.user_project.ctrl_adr[21:0]
@28
tb.user_project.ctrl_we
@22
tb.user_project.ctrl_dwr[7:0]
@28
tb.user_project.ctrl_ack
tb.user_project.ctrl_err
tb.user_project.ctrl_rty
@22
tb.user_project.ctrl_drd[7:0]
@200
-
-Wishbone (SRAM)
@28
tb.user_project.sram_cyc
tb.user_project.sram_stb
@22
tb.user_project.sram_adr[21:0]
@28
tb.user_project.sram_we
@22
tb.user_project.sram_dwr[7:0]
@28
tb.user_project.sram_ack
tb.user_project.sram_err
tb.user_project.sram_rty
@22
tb.user_project.sram_drd[7:0]
[pattern_trace] 1
[pattern_trace] 0
