<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head> <span style="font-family: courier, monospace; font-weight: bold; font-size:24px">
<a name="TOP">An incremental, partial HDL compilation log file that may allow early access to errors or other messages.</a></span></head><body style="font-family: courier,monospace; line-height: 1.0; margin-top: 0em; margin-bottom: 0em; font-size:14px; white-space:pre;">
<span style="color:red; font-family: courier, monospace; font-size:16px">6 Warnings: <a href="#W0"> First Warning</a></span>
<table></table><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N0"></a> Applying property .distcompmodetop with value 1 on module top in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N1"></a> Applying property .distcompnoprune with value 1 on module top in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N2"></a> Applying property .noprune with value 1 on module top in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N3"></a> Applying property .distcompnoprune with value 1 on module MUX in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N4"></a> Applying property .noprune with value 1 on module MUX in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N5"></a> Applying property .distcompnoprune with value 1 on module MEM_WB in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N6"></a> Applying property .noprune with value 1 on module MEM_WB in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N7"></a> Applying property .distcompnoprune with value 1 on module DM in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N8"></a> Applying property .noprune with value 1 on module DM in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N9"></a> Applying property .distcompnoprune with value 1 on module EX_MEM in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N10"></a> Applying property .noprune with value 1 on module EX_MEM in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N11"></a> Applying property .distcompnoprune with value 1 on module Forwarding in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N12"></a> Applying property .noprune with value 1 on module Forwarding in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N13"></a> Applying property .distcompnoprune with value 1 on module ALU in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N14"></a> Applying property .noprune with value 1 on module ALU in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N15"></a> Applying property .distcompnoprune with value 1 on module ALUControl in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N16"></a> Applying property .noprune with value 1 on module ALUControl in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N17"></a> Applying property .distcompnoprune with value 1 on module MUX3_1 in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N18"></a> Applying property .noprune with value 1 on module MUX3_1 in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N19"></a> Applying property .distcompnoprune with value 1 on module ID_EX in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N20"></a> Applying property .noprune with value 1 on module ID_EX in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N21"></a> Applying property .distcompnoprune with value 1 on module comparator in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N22"></a> Applying property .noprune with value 1 on module comparator in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N23"></a> Applying property .distcompnoprune with value 1 on module ImmGen in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N24"></a> Applying property .noprune with value 1 on module ImmGen in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N25"></a> Applying property .distcompnoprune with value 1 on module Adder in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N26"></a> Applying property .noprune with value 1 on module Adder in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N27"></a> Applying property .distcompnoprune with value 1 on module Registers in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N28"></a> Applying property .noprune with value 1 on module Registers in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N29"></a> Applying property .distcompnoprune with value 1 on module Control in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N30"></a> Applying property .noprune with value 1 on module Control in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N31"></a> Applying property .distcompnoprune with value 1 on module Hazard in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N32"></a> Applying property .noprune with value 1 on module Hazard in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N33"></a> Applying property .distcompnoprune with value 1 on module IF_ID in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N34"></a> Applying property .noprune with value 1 on module IF_ID in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N35"></a> Applying property .distcompnoprune with value 1 on module IM in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N36"></a> Applying property .noprune with value 1 on module IM in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N37"></a> Applying property .distcompnoprune with value 1 on module PC in library work</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N38"></a> Applying property .noprune with value 1 on module PC in library work</span>
<span>Selecting top level module top
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N39"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/MUX.v":1:7:1:9|Synthesizing module MUX in library work.</span>
<span>Running optimization stage 1 on MUX .......
Finished optimization stage 1 on MUX (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 213MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N40"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/PC.v":1:7:1:8|Synthesizing module PC in library work.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N41"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG179">CG179</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/PC.v":13:23:13:24|Removing redundant assignment.</span>
<span>Running optimization stage 1 on PC .......
Finished optimization stage 1 on PC (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 213MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N42"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/IM.v":1:7:1:8|Synthesizing module IM in library work.</span>
<span>Running optimization stage 1 on IM .......
</span><span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W0"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CL246">CL246</a>Warning:  "/home/u108/u108061217/RISC-V-pipeline-CPU/src/IM.v":11:12:11:17|Input port bits 1 to 0 of PCAddr[63:0] are unused. Assign logic for all port bits or change the input port size. <a href="#W1">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W1"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CL246">CL246</a>Warning:  "/home/u108/u108061217/RISC-V-pipeline-CPU/src/IM.v":11:19:11:25|Input port bits 1 to 0 of in_addr[63:0] are unused. Assign logic for all port bits or change the input port size. <a href="#W2">Next</a></span>
<span>Finished optimization stage 1 on IM (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N43"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/Adder.v":1:7:1:11|Synthesizing module Adder in library work.</span>
<span>Running optimization stage 1 on Adder .......
Finished optimization stage 1 on Adder (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N44"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/IF_ID.v":1:7:1:11|Synthesizing module IF_ID in library work.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N45"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG179">CG179</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/IF_ID.v":19:27:19:32|Removing redundant assignment.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N46"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG179">CG179</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/IF_ID.v":25:32:25:42|Removing redundant assignment.</span>
<span>Running optimization stage 1 on IF_ID .......
Finished optimization stage 1 on IF_ID (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N47"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/Hazard.v":1:7:1:12|Synthesizing module Hazard in library work.</span>
<span>Running optimization stage 1 on Hazard .......
Finished optimization stage 1 on Hazard (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N48"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/Control.v":1:7:1:13|Synthesizing module Control in library work.</span>
<span>Running optimization stage 1 on Control .......
Finished optimization stage 1 on Control (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 215MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N49"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/Registers.v":1:7:1:15|Synthesizing module Registers in library work.</span>
<span>Running optimization stage 1 on Registers .......
Finished optimization stage 1 on Registers (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N50"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/ImmGen.v":1:7:1:12|Synthesizing module ImmGen in library work.</span>
<span>Running optimization stage 1 on ImmGen .......
</span><span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W2"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CL246">CL246</a>Warning:  "/home/u108/u108061217/RISC-V-pipeline-CPU/src/ImmGen.v":5:12:5:13|Input port bits 19 to 12 of in[31:0] are unused. Assign logic for all port bits or change the input port size. <a href="#W3">Next</a></span>
<span>Finished optimization stage 1 on ImmGen (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N51"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/MUX3_1.v":1:7:1:12|Synthesizing module MUX3_1 in library work.</span>
<span>Running optimization stage 1 on MUX3_1 .......
Finished optimization stage 1 on MUX3_1 (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N52"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/comparator.v":1:7:1:16|Synthesizing module comparator in library work.</span>
<span>Running optimization stage 1 on comparator .......
Finished optimization stage 1 on comparator (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N53"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/ID_EX.v":1:7:1:11|Synthesizing module ID_EX in library work.</span>
<span>Running optimization stage 1 on ID_EX .......
Finished optimization stage 1 on ID_EX (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N54"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/ALUControl.v":1:7:1:16|Synthesizing module ALUControl in library work.</span>
<span>Running optimization stage 1 on ALUControl .......
Finished optimization stage 1 on ALUControl (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N55"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/ALU.v":1:7:1:9|Synthesizing module ALU in library work.</span>
<span>	WIDTH=32'b00000000000000000000000001000000
	AND=32'b00000000000000000000000000000000
	OR=32'b00000000000000000000000000000001
	ADD=32'b00000000000000000000000000000010
	SUB=32'b00000000000000000000000000000110
   Generated name = ALU_64s_0s_1s_2s_6s
Running optimization stage 1 on ALU_64s_0s_1s_2s_6s .......
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N56"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CL159">CL159</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/ALU.v":15:6:15:8|Input clk is unused.</span>
<span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N57"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CL159">CL159</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/ALU.v":15:10:15:14|Input rst_n is unused.</span>
<span>Finished optimization stage 1 on ALU_64s_0s_1s_2s_6s (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N58"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/Forwarding.v":1:7:1:16|Synthesizing module Forwarding in library work.</span>
<span>Running optimization stage 1 on Forwarding .......
Finished optimization stage 1 on Forwarding (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N59"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/EX_MEM.v":1:7:1:12|Synthesizing module EX_MEM in library work.</span>
<span>Running optimization stage 1 on EX_MEM .......
Finished optimization stage 1 on EX_MEM (CPU Time 0h:00m:00s, Memory Used current: 217MB peak: 217MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N60"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/DM.v":1:7:1:8|Synthesizing module DM in library work.</span>
<span>Running optimization stage 1 on DM .......
Finished optimization stage 1 on DM (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 221MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N61"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/MEM_WB.v":1:7:1:12|Synthesizing module MEM_WB in library work.</span>
<span>Running optimization stage 1 on MEM_WB .......
Finished optimization stage 1 on MEM_WB (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 221MB)
</span><span style="color:#0000A0;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="N62"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG364">CG364</a> "/home/u108/u108061217/RISC-V-pipeline-CPU/src/top.v":1:7:1:9|Synthesizing module top in library work.</span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W3"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG133">CG133</a>Warning:  "/home/u108/u108061217/RISC-V-pipeline-CPU/src/top.v":23:8:23:8|Object i is declared but not assigned. Either assign a value or remove the declaration. <a href="#W4">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W4"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG133">CG133</a>Warning:  "/home/u108/u108061217/RISC-V-pipeline-CPU/src/top.v":23:10:23:10|Object b is declared but not assigned. Either assign a value or remove the declaration. <a href="#W5">Next</a></span>
<span style="color:red;font-weight:normal;font-family:courier,monospace;font-size:14px;white-space:pre;"><a name="W5"></a><a href="file:////usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/doc/message_reference.pdf#nameddest=CG133">CG133</a>Warning:  "/home/u108/u108061217/RISC-V-pipeline-CPU/src/top.v":23:12:23:24|Object input_instruc is declared but not assigned. Either assign a value or remove the declaration.</span>
<span>Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 221MB peak: 221MB)
</body>
</html>
