# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Feb 6 2022 15:49:58

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: LP8K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk
		4.2::Critical Path Report for clk_app
		4.3::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk:R vs. clk:R)
		5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: sdi
			6.1.2::Path details for port: usb_n:in
			6.1.3::Path details for port: usb_p:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: sck
			6.2.2::Path details for port: sdo
			6.2.3::Path details for port: ss
			6.2.4::Path details for port: usb_n:out
			6.2.5::Path details for port: usb_p:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: sdi
			6.4.2::Path details for port: usb_n:in
			6.4.3::Path details for port: usb_p:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: sck
			6.5.2::Path details for port: sdo
			6.5.3::Path details for port: ss
			6.5.4::Path details for port: usb_n:out
			6.5.5::Path details for port: usb_p:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: clk               | Frequency: 424.30 MHz  | Target: 16.00 MHz  | 
Clock: clk_app           | Frequency: 63.23 MHz   | Target: 2.00 MHz   | 
Clock: clk_usb           | Frequency: 110.43 MHz  | Target: 48.01 MHz  | 
Clock: u_pll/PLLOUTCORE  | N/A                    | Target: 48.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk           clk            62500            60143       N/A              N/A         N/A              N/A         N/A              N/A         
clk           clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk           clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_app       clk_app        500000           484185      N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk            False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            11775       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                                    Setup Times  Clock Reference:Phase  
---------  --------------------------------------------  -----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout  1814         clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            3737         clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            2983         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                                    Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  ------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout  14117         clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout  13611         clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout  14200         clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            12332         clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            12639         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                                    Hold Times  Clock Reference:Phase  
---------  --------------------------------------------  ----------  ---------------------  
sdi        u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout  -1029       clk_app:R              
usb_n:in   u_pll/PLLOUTGLOBAL                            -2796       clk_usb:R              
usb_p:in   u_pll/PLLOUTGLOBAL                            -2031       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                                    Minimum Clock to Out  Clock Reference:Phase  
---------  --------------------------------------------  --------------------  ---------------------  
sck        u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout  13561                 clk_app:R              
sdo        u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout  13002                 clk_app:R              
ss         u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout  13592                 clk_app:R              
usb_n:out  u_pll/PLLOUTGLOBAL                            11028                 clk_usb:R              
usb_p:out  u_pll/PLLOUTGLOBAL                            10863                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk
*********************************
Clock: clk
Frequency: 424.30 MHz | Target: 16.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_22_20_6/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_22_20_5/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_22_20_5/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2312/I                                   Odrv12                         0              1420  RISE       1
I__2312/O                                   Odrv12                       724              2143  RISE       1
I__2313/I                                   Span12Mux_v                    0              2143  RISE       1
I__2313/O                                   Span12Mux_v                  724              2867  RISE       1
I__2314/I                                   Span12Mux_h                    0              2867  RISE       1
I__2314/O                                   Span12Mux_h                  724              3590  RISE       1
I__2315/I                                   Span12Mux_v                    0              3590  RISE       1
I__2315/O                                   Span12Mux_v                  724              4314  RISE       1
I__2316/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2316/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2317/I                                   LocalMux                       0              4665  RISE       1
I__2317/O                                   LocalMux                     486              5151  RISE       1
I__2318/I                                   IoInMux                        0              5151  RISE       1
I__2318/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__15630/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__15630/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__15631/I                                  GlobalMux                      0              6443  RISE       1
I__15631/O                                  GlobalMux                    227              6671  RISE       1
I__15633/I                                  ClkMux                         0              6671  RISE       1
I__15633/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_22_20_6/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_22_20_6/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__15636/I                                    LocalMux                       0              7922  60143  RISE       1
I__15636/O                                    LocalMux                     486              8407  60143  RISE       1
I__15638/I                                    InMux                          0              8407  60143  RISE       1
I__15638/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_22_20_5/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2312/I                                   Odrv12                         0              1420  RISE       1
I__2312/O                                   Odrv12                       724              2143  RISE       1
I__2313/I                                   Span12Mux_v                    0              2143  RISE       1
I__2313/O                                   Span12Mux_v                  724              2867  RISE       1
I__2314/I                                   Span12Mux_h                    0              2867  RISE       1
I__2314/O                                   Span12Mux_h                  724              3590  RISE       1
I__2315/I                                   Span12Mux_v                    0              3590  RISE       1
I__2315/O                                   Span12Mux_v                  724              4314  RISE       1
I__2316/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2316/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2317/I                                   LocalMux                       0              4665  RISE       1
I__2317/O                                   LocalMux                     486              5151  RISE       1
I__2318/I                                   IoInMux                        0              5151  RISE       1
I__2318/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__15630/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__15630/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__15631/I                                  GlobalMux                      0              6443  RISE       1
I__15631/O                                  GlobalMux                    227              6671  RISE       1
I__15633/I                                  ClkMux                         0              6671  RISE       1
I__15633/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_22_20_5/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 63.23 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_6_LC_19_17_2/lcout
Path End         : u_app.mem_addr_q_8_LC_17_15_6/ce
Capture Clock    : u_app.mem_addr_q_8_LC_17_15_6/clk
Setup Constraint : 500000p
Path slack       : 484184p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4238
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             504238

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4238
+ Clock To Q                                796
+ Data Path Delay                         15020
---------------------------------------   ----- 
End-of-path arrival time (ps)             20054
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__15644/I                                      Odrv4                          0                 0  RISE       1
I__15644/O                                      Odrv4                        517               517  RISE       1
I__15646/I                                      Span4Mux_h                     0               517  RISE       1
I__15646/O                                      Span4Mux_h                   444               961  RISE       1
I__15647/I                                      Span4Mux_v                     0               961  RISE       1
I__15647/O                                      Span4Mux_v                   517              1478  RISE       1
I__15648/I                                      Span4Mux_s2_h                  0              1478  RISE       1
I__15648/O                                      Span4Mux_s2_h                300              1778  RISE       1
I__15649/I                                      LocalMux                       0              1778  RISE       1
I__15649/O                                      LocalMux                     486              2264  RISE       1
I__15650/I                                      IoInMux                        0              2264  RISE       1
I__15650/O                                      IoInMux                      382              2646  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2646  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3556  RISE     282
I__20689/I                                      gio2CtrlBuf                    0              3556  RISE       1
I__20689/O                                      gio2CtrlBuf                    0              3556  RISE       1
I__20690/I                                      GlobalMux                      0              3556  RISE       1
I__20690/O                                      GlobalMux                    227              3783  RISE       1
I__20729/I                                      ClkMux                         0              3783  RISE       1
I__20729/O                                      ClkMux                       455              4238  RISE       1
u_app.wait_cnt_q_6_LC_19_17_2/clk               LogicCell40_SEQ_MODE_1010      0              4238  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_6_LC_19_17_2/lcout                            LogicCell40_SEQ_MODE_1010    796              5034  484185  RISE       2
I__12742/I                                                     Odrv4                          0              5034  484185  RISE       1
I__12742/O                                                     Odrv4                        517              5551  484185  RISE       1
I__12744/I                                                     LocalMux                       0              5551  484185  RISE       1
I__12744/O                                                     LocalMux                     486              6037  484185  RISE       1
I__12746/I                                                     InMux                          0              6037  484185  RISE       1
I__12746/O                                                     InMux                        382              6419  484185  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_20_18_6/in0                      LogicCell40_SEQ_MODE_0000      0              6419  484185  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_20_18_6/lcout                    LogicCell40_SEQ_MODE_0000    662              7081  484185  RISE       1
I__12834/I                                                     LocalMux                       0              7081  484185  RISE       1
I__12834/O                                                     LocalMux                     486              7567  484185  RISE       1
I__12835/I                                                     InMux                          0              7567  484185  RISE       1
I__12835/O                                                     InMux                        382              7949  484185  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_20_19_5/in3                     LogicCell40_SEQ_MODE_0000      0              7949  484185  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_20_19_5/lcout                   LogicCell40_SEQ_MODE_0000    465              8414  484185  RISE      13
I__13638/I                                                     LocalMux                       0              8414  484185  RISE       1
I__13638/O                                                     LocalMux                     486              8900  484185  RISE       1
I__13645/I                                                     InMux                          0              8900  484185  RISE       1
I__13645/O                                                     InMux                        382              9283  484185  RISE       1
u_app.u_flash_spi.u_spi.in_ready_LC_21_20_3/in1                LogicCell40_SEQ_MODE_0000      0              9283  484185  RISE       1
u_app.u_flash_spi.u_spi.in_ready_LC_21_20_3/lcout              LogicCell40_SEQ_MODE_0000    589              9872  484185  RISE      13
I__16396/I                                                     Odrv12                         0              9872  484185  RISE       1
I__16396/O                                                     Odrv12                       724             10595  484185  RISE       1
I__16402/I                                                     LocalMux                       0             10595  484185  RISE       1
I__16402/O                                                     LocalMux                     486             11081  484185  RISE       1
I__16413/I                                                     InMux                          0             11081  484185  RISE       1
I__16413/O                                                     InMux                        382             11464  484185  RISE       1
u_app.u_flash_spi.u_spi.mem_valid_d11_LC_21_24_4/in3           LogicCell40_SEQ_MODE_0000      0             11464  484185  RISE       1
u_app.u_flash_spi.u_spi.mem_valid_d11_LC_21_24_4/ltout         LogicCell40_SEQ_MODE_0000    403             11867  484185  FALL       1
I__13790/I                                                     CascadeMux                     0             11867  484185  FALL       1
I__13790/O                                                     CascadeMux                     0             11867  484185  FALL       1
u_app.u_flash_spi.u_spi.mem_valid_d_2_sqmuxa_LC_21_24_5/in2    LogicCell40_SEQ_MODE_0000      0             11867  484185  FALL       1
u_app.u_flash_spi.u_spi.mem_valid_d_2_sqmuxa_LC_21_24_5/lcout  LogicCell40_SEQ_MODE_0000    558             12425  484185  RISE       2
I__15920/I                                                     Odrv4                          0             12425  484185  RISE       1
I__15920/O                                                     Odrv4                        517             12942  484185  RISE       1
I__15922/I                                                     LocalMux                       0             12942  484185  RISE       1
I__15922/O                                                     LocalMux                     486             13428  484185  RISE       1
I__15924/I                                                     InMux                          0             13428  484185  RISE       1
I__15924/O                                                     InMux                        382             13810  484185  RISE       1
u_app.u_flash_spi.u_spi.un1_state_q_13_0_LC_22_23_6/in1        LogicCell40_SEQ_MODE_0000      0             13810  484185  RISE       1
u_app.u_flash_spi.u_spi.un1_state_q_13_0_LC_22_23_6/lcout      LogicCell40_SEQ_MODE_0000    558             14368  484185  FALL       1
I__15915/I                                                     Odrv12                         0             14368  484185  FALL       1
I__15915/O                                                     Odrv12                       796             15164  484185  FALL       1
I__15916/I                                                     Span12Mux_v                    0             15164  484185  FALL       1
I__15916/O                                                     Span12Mux_v                  796             15960  484185  FALL       1
I__15917/I                                                     LocalMux                       0             15960  484185  FALL       1
I__15917/O                                                     LocalMux                     455             16415  484185  FALL       1
I__15918/I                                                     InMux                          0             16415  484185  FALL       1
I__15918/O                                                     InMux                        320             16735  484185  FALL       1
u_app.u_flash_spi.u_spi.un1_state_q_13_LC_20_15_6/in3          LogicCell40_SEQ_MODE_0000      0             16735  484185  FALL       1
u_app.u_flash_spi.u_spi.un1_state_q_13_LC_20_15_6/lcout        LogicCell40_SEQ_MODE_0000    465             17201  484185  RISE      20
I__14525/I                                                     Odrv4                          0             17201  484185  RISE       1
I__14525/O                                                     Odrv4                        517             17717  484185  RISE       1
I__14532/I                                                     Span4Mux_v                     0             17717  484185  RISE       1
I__14532/O                                                     Span4Mux_v                   517             18234  484185  RISE       1
I__14541/I                                                     Span4Mux_h                     0             18234  484185  RISE       1
I__14541/O                                                     Span4Mux_h                   444             18679  484185  RISE       1
I__14550/I                                                     LocalMux                       0             18679  484185  RISE       1
I__14550/O                                                     LocalMux                     486             19165  484185  RISE       1
I__14553/I                                                     CEMux                          0             19165  484185  RISE       1
I__14553/O                                                     CEMux                        889             20054  484185  RISE       1
u_app.mem_addr_q_8_LC_17_15_6/ce                               LogicCell40_SEQ_MODE_1010      0             20054  484185  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__15644/I                                      Odrv4                          0                 0  RISE       1
I__15644/O                                      Odrv4                        517               517  RISE       1
I__15646/I                                      Span4Mux_h                     0               517  RISE       1
I__15646/O                                      Span4Mux_h                   444               961  RISE       1
I__15647/I                                      Span4Mux_v                     0               961  RISE       1
I__15647/O                                      Span4Mux_v                   517              1478  RISE       1
I__15648/I                                      Span4Mux_s2_h                  0              1478  RISE       1
I__15648/O                                      Span4Mux_s2_h                300              1778  RISE       1
I__15649/I                                      LocalMux                       0              1778  RISE       1
I__15649/O                                      LocalMux                     486              2264  RISE       1
I__15650/I                                      IoInMux                        0              2264  RISE       1
I__15650/O                                      IoInMux                      382              2646  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2646  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3556  RISE     282
I__20689/I                                      gio2CtrlBuf                    0              3556  RISE       1
I__20689/O                                      gio2CtrlBuf                    0              3556  RISE       1
I__20690/I                                      GlobalMux                      0              3556  RISE       1
I__20690/O                                      GlobalMux                    227              3783  RISE       1
I__20753/I                                      ClkMux                         0              3783  RISE       1
I__20753/O                                      ClkMux                       455              4238  RISE       1
u_app.mem_addr_q_8_LC_17_15_6/clk               LogicCell40_SEQ_MODE_1010      0              4238  RISE       1


===================================================================== 
4.3::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 110.43 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_7_15_3/lcout
Path End         : u_usb_cdc.u_sie.phy_state_q_11_LC_3_15_7/ce
Capture Clock    : u_usb_cdc.u_sie.phy_state_q_11_LC_3_15_7/clk
Setup Constraint : 20830p
Path slack       : 11775p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         8259
---------------------------------------   ---- 
End-of-path arrival time (ps)             9737
 
Launch Clock Path
pin name                                            model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10191/I                                          GlobalMux                               0                 0  RISE       1
I__10191/O                                          GlobalMux                             227               227  RISE       1
I__10271/I                                          ClkMux                                  0               227  RISE       1
I__10271/O                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_7_15_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_7_15_3/lcout                           LogicCell40_SEQ_MODE_1010    796              1478  11775  RISE       2
I__3611/I                                                                      LocalMux                       0              1478  11775  RISE       1
I__3611/O                                                                      LocalMux                     486              1964  11775  RISE       1
I__3612/I                                                                      InMux                          0              1964  11775  RISE       1
I__3612/O                                                                      InMux                        382              2346  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_7_15_2/in1                     LogicCell40_SEQ_MODE_0000      0              2346  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_7_15_2/lcout                   LogicCell40_SEQ_MODE_0000    589              2936  11775  RISE      11
I__9487/I                                                                      LocalMux                       0              2936  11775  RISE       1
I__9487/O                                                                      LocalMux                     486              3422  11775  RISE       1
I__9490/I                                                                      InMux                          0              3422  11775  RISE       1
I__9490/O                                                                      InMux                        382              3804  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_6_15_6/in3                LogicCell40_SEQ_MODE_0000      0              3804  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_6_15_6/lcout              LogicCell40_SEQ_MODE_0000    465              4269  11775  RISE      10
I__3145/I                                                                      Odrv4                          0              4269  11775  RISE       1
I__3145/O                                                                      Odrv4                        517              4786  11775  RISE       1
I__3149/I                                                                      LocalMux                       0              4786  11775  RISE       1
I__3149/O                                                                      LocalMux                     486              5272  11775  RISE       1
I__3154/I                                                                      InMux                          0              5272  11775  RISE       1
I__3154/O                                                                      InMux                        382              5654  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_2_LC_6_17_4/in3               LogicCell40_SEQ_MODE_0000      0              5654  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_2_LC_6_17_4/lcout             LogicCell40_SEQ_MODE_0000    465              6119  11775  RISE       1
I__3142/I                                                                      Odrv12                         0              6119  11775  RISE       1
I__3142/O                                                                      Odrv12                       724              6843  11775  RISE       1
I__3143/I                                                                      LocalMux                       0              6843  11775  RISE       1
I__3143/O                                                                      LocalMux                     486              7329  11775  RISE       1
I__3144/I                                                                      IoInMux                        0              7329  11775  RISE       1
I__3144/O                                                                      IoInMux                      382              7711  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_0_2/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7711  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_0_2/GLOBALBUFFEROUTPUT        ICE_GB                       910              8621  11775  RISE      56
I__6785/I                                                                      gio2CtrlBuf                    0              8621  11775  RISE       1
I__6785/O                                                                      gio2CtrlBuf                    0              8621  11775  RISE       1
I__6786/I                                                                      GlobalMux                      0              8621  11775  RISE       1
I__6786/O                                                                      GlobalMux                    227              8848  11775  RISE       1
I__6787/I                                                                      CEMux                          0              8848  11775  RISE       1
I__6787/O                                                                      CEMux                        889              9737  11775  RISE       1
u_usb_cdc.u_sie.phy_state_q_11_LC_3_15_7/ce                                    LogicCell40_SEQ_MODE_1010      0              9737  11775  RISE       1

Capture Clock Path
pin name                                      model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10191/I                                    GlobalMux                               0                 0  RISE       1
I__10191/O                                    GlobalMux                             227               227  RISE       1
I__10300/I                                    ClkMux                                  0               227  RISE       1
I__10300/O                                    ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.phy_state_q_11_LC_3_15_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk:R vs. clk:R)
***********************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_prescaler.prescaler_cnt_0_LC_22_20_6/lcout
Path End         : u_prescaler.prescaler_cnt_1_LC_22_20_5/in0
Capture Clock    : u_prescaler.prescaler_cnt_1_LC_22_20_5/clk
Setup Constraint : 62500p
Path slack       : 60143p

Capture Clock Arrival Time (clk:R#2)   62500
+ Capture Clock Source Latency             0
+ Capture Clock Path Delay              7126
- Setup Time                            -693
------------------------------------   ----- 
End-of-path required time (ps)         68933

Launch Clock Arrival Time (clk:R#1)      0
+ Launch Clock Source Latency            0
+ Launch Clock Path Delay             7126
+ Clock To Q                           796
+ Data Path Delay                      868
-----------------------------------   ---- 
End-of-path arrival time (ps)         8790
 
Launch Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2312/I                                   Odrv12                         0              1420  RISE       1
I__2312/O                                   Odrv12                       724              2143  RISE       1
I__2313/I                                   Span12Mux_v                    0              2143  RISE       1
I__2313/O                                   Span12Mux_v                  724              2867  RISE       1
I__2314/I                                   Span12Mux_h                    0              2867  RISE       1
I__2314/O                                   Span12Mux_h                  724              3590  RISE       1
I__2315/I                                   Span12Mux_v                    0              3590  RISE       1
I__2315/O                                   Span12Mux_v                  724              4314  RISE       1
I__2316/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2316/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2317/I                                   LocalMux                       0              4665  RISE       1
I__2317/O                                   LocalMux                     486              5151  RISE       1
I__2318/I                                   IoInMux                        0              5151  RISE       1
I__2318/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__15630/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__15630/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__15631/I                                  GlobalMux                      0              6443  RISE       1
I__15631/O                                  GlobalMux                    227              6671  RISE       1
I__15633/I                                  ClkMux                         0              6671  RISE       1
I__15633/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_0_LC_22_20_6/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_prescaler.prescaler_cnt_0_LC_22_20_6/lcout  LogicCell40_SEQ_MODE_1010    796              7922  60143  RISE       3
I__15636/I                                    LocalMux                       0              7922  60143  RISE       1
I__15636/O                                    LocalMux                     486              8407  60143  RISE       1
I__15638/I                                    InMux                          0              8407  60143  RISE       1
I__15638/O                                    InMux                        382              8790  60143  RISE       1
u_prescaler.prescaler_cnt_1_LC_22_20_5/in0    LogicCell40_SEQ_MODE_1010      0              8790  60143  RISE       1

Capture Clock Path
pin name                                    model name                 delay  cumulative delay  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                         demo                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
clk_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       910              1420  RISE       1
I__2312/I                                   Odrv12                         0              1420  RISE       1
I__2312/O                                   Odrv12                       724              2143  RISE       1
I__2313/I                                   Span12Mux_v                    0              2143  RISE       1
I__2313/O                                   Span12Mux_v                  724              2867  RISE       1
I__2314/I                                   Span12Mux_h                    0              2867  RISE       1
I__2314/O                                   Span12Mux_h                  724              3590  RISE       1
I__2315/I                                   Span12Mux_v                    0              3590  RISE       1
I__2315/O                                   Span12Mux_v                  724              4314  RISE       1
I__2316/I                                   Span12Mux_s5_v                 0              4314  RISE       1
I__2316/O                                   Span12Mux_s5_v               351              4665  RISE       1
I__2317/I                                   LocalMux                       0              4665  RISE       1
I__2317/O                                   LocalMux                     486              5151  RISE       1
I__2318/I                                   IoInMux                        0              5151  RISE       1
I__2318/O                                   IoInMux                      382              5534  RISE       1
clk_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              5534  RISE       1
clk_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       910              6443  RISE       4
I__15630/I                                  gio2CtrlBuf                    0              6443  RISE       1
I__15630/O                                  gio2CtrlBuf                    0              6443  RISE       1
I__15631/I                                  GlobalMux                      0              6443  RISE       1
I__15631/O                                  GlobalMux                    227              6671  RISE       1
I__15633/I                                  ClkMux                         0              6671  RISE       1
I__15633/O                                  ClkMux                       455              7126  RISE       1
u_prescaler.prescaler_cnt_1_LC_22_20_5/clk  LogicCell40_SEQ_MODE_1010      0              7126  RISE       1


5.2::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_7_15_3/lcout
Path End         : u_usb_cdc.u_sie.phy_state_q_11_LC_3_15_7/ce
Capture Clock    : u_usb_cdc.u_sie.phy_state_q_11_LC_3_15_7/clk
Setup Constraint : 20830p
Path slack       : 11775p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                   682
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             21512

Launch Clock Arrival Time (clk_usb:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                  682
+ Clock To Q                               796
+ Data Path Delay                         8259
---------------------------------------   ---- 
End-of-path arrival time (ps)             9737
 
Launch Clock Path
pin name                                            model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10191/I                                          GlobalMux                               0                 0  RISE       1
I__10191/O                                          GlobalMux                             227               227  RISE       1
I__10271/I                                          ClkMux                                  0               227  RISE       1
I__10271/O                                          ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_7_15_3/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1

Data path
pin name                                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_1_LC_7_15_3/lcout                           LogicCell40_SEQ_MODE_1010    796              1478  11775  RISE       2
I__3611/I                                                                      LocalMux                       0              1478  11775  RISE       1
I__3611/O                                                                      LocalMux                     486              1964  11775  RISE       1
I__3612/I                                                                      InMux                          0              1964  11775  RISE       1
I__3612/O                                                                      InMux                        382              2346  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_7_15_2/in1                     LogicCell40_SEQ_MODE_0000      0              2346  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.clk_cnt_q_RNIF0ND_1_LC_7_15_2/lcout                   LogicCell40_SEQ_MODE_0000    589              2936  11775  RISE      11
I__9487/I                                                                      LocalMux                       0              2936  11775  RISE       1
I__9487/O                                                                      LocalMux                     486              3422  11775  RISE       1
I__9490/I                                                                      InMux                          0              3422  11775  RISE       1
I__9490/O                                                                      InMux                        382              3804  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_6_15_6/in3                LogicCell40_SEQ_MODE_0000      0              3804  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIRJME_2_LC_6_15_6/lcout              LogicCell40_SEQ_MODE_0000    465              4269  11775  RISE      10
I__3145/I                                                                      Odrv4                          0              4269  11775  RISE       1
I__3145/O                                                                      Odrv4                        517              4786  11775  RISE       1
I__3149/I                                                                      LocalMux                       0              4786  11775  RISE       1
I__3149/O                                                                      LocalMux                     486              5272  11775  RISE       1
I__3154/I                                                                      InMux                          0              5272  11775  RISE       1
I__3154/O                                                                      InMux                        382              5654  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_2_LC_6_17_4/in3               LogicCell40_SEQ_MODE_0000      0              5654  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_2_LC_6_17_4/lcout             LogicCell40_SEQ_MODE_0000    465              6119  11775  RISE       1
I__3142/I                                                                      Odrv12                         0              6119  11775  RISE       1
I__3142/O                                                                      Odrv12                       724              6843  11775  RISE       1
I__3143/I                                                                      LocalMux                       0              6843  11775  RISE       1
I__3143/O                                                                      LocalMux                     486              7329  11775  RISE       1
I__3144/I                                                                      IoInMux                        0              7329  11775  RISE       1
I__3144/O                                                                      IoInMux                      382              7711  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_0_2/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7711  11775  RISE       1
u_usb_cdc.u_sie.u_phy_tx.stuffing_cnt_q_RNIDH9H3_0_2/GLOBALBUFFEROUTPUT        ICE_GB                       910              8621  11775  RISE      56
I__6785/I                                                                      gio2CtrlBuf                    0              8621  11775  RISE       1
I__6785/O                                                                      gio2CtrlBuf                    0              8621  11775  RISE       1
I__6786/I                                                                      GlobalMux                      0              8621  11775  RISE       1
I__6786/O                                                                      GlobalMux                    227              8848  11775  RISE       1
I__6787/I                                                                      CEMux                          0              8848  11775  RISE       1
I__6787/O                                                                      CEMux                        889              9737  11775  RISE       1
u_usb_cdc.u_sie.phy_state_q_11_LC_3_15_7/ce                                    LogicCell40_SEQ_MODE_1010      0              9737  11775  RISE       1

Capture Clock Path
pin name                                      model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
u_pll/PLLOUTGLOBAL                            SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0                 0  RISE       1
I__10191/I                                    GlobalMux                               0                 0  RISE       1
I__10191/O                                    GlobalMux                             227               227  RISE       1
I__10300/I                                    ClkMux                                  0               227  RISE       1
I__10300/O                                    ClkMux                                455               682  RISE       1
u_usb_cdc.u_sie.phy_state_q_11_LC_3_15_7/clk  LogicCell40_SEQ_MODE_1010               0               682  RISE       1


5.3::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_app.wait_cnt_q_6_LC_19_17_2/lcout
Path End         : u_app.mem_addr_q_8_LC_17_15_6/ce
Capture Clock    : u_app.mem_addr_q_8_LC_17_15_6/clk
Setup Constraint : 500000p
Path slack       : 484184p

Capture Clock Arrival Time (clk_app:R#2)   500000
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   4238
- Setup Time                                    0
----------------------------------------   ------ 
End-of-path required time (ps)             504238

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  4238
+ Clock To Q                                796
+ Data Path Delay                         15020
---------------------------------------   ----- 
End-of-path arrival time (ps)             20054
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__15644/I                                      Odrv4                          0                 0  RISE       1
I__15644/O                                      Odrv4                        517               517  RISE       1
I__15646/I                                      Span4Mux_h                     0               517  RISE       1
I__15646/O                                      Span4Mux_h                   444               961  RISE       1
I__15647/I                                      Span4Mux_v                     0               961  RISE       1
I__15647/O                                      Span4Mux_v                   517              1478  RISE       1
I__15648/I                                      Span4Mux_s2_h                  0              1478  RISE       1
I__15648/O                                      Span4Mux_s2_h                300              1778  RISE       1
I__15649/I                                      LocalMux                       0              1778  RISE       1
I__15649/O                                      LocalMux                     486              2264  RISE       1
I__15650/I                                      IoInMux                        0              2264  RISE       1
I__15650/O                                      IoInMux                      382              2646  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2646  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3556  RISE     282
I__20689/I                                      gio2CtrlBuf                    0              3556  RISE       1
I__20689/O                                      gio2CtrlBuf                    0              3556  RISE       1
I__20690/I                                      GlobalMux                      0              3556  RISE       1
I__20690/O                                      GlobalMux                    227              3783  RISE       1
I__20729/I                                      ClkMux                         0              3783  RISE       1
I__20729/O                                      ClkMux                       455              4238  RISE       1
u_app.wait_cnt_q_6_LC_19_17_2/clk               LogicCell40_SEQ_MODE_1010      0              4238  RISE       1

Data path
pin name                                                       model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_app.wait_cnt_q_6_LC_19_17_2/lcout                            LogicCell40_SEQ_MODE_1010    796              5034  484185  RISE       2
I__12742/I                                                     Odrv4                          0              5034  484185  RISE       1
I__12742/O                                                     Odrv4                        517              5551  484185  RISE       1
I__12744/I                                                     LocalMux                       0              5551  484185  RISE       1
I__12744/O                                                     LocalMux                     486              6037  484185  RISE       1
I__12746/I                                                     InMux                          0              6037  484185  RISE       1
I__12746/O                                                     InMux                        382              6419  484185  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_20_18_6/in0                      LogicCell40_SEQ_MODE_0000      0              6419  484185  RISE       1
u_app.wait_cnt_q_RNI6P0Q_7_LC_20_18_6/lcout                    LogicCell40_SEQ_MODE_0000    662              7081  484185  RISE       1
I__12834/I                                                     LocalMux                       0              7081  484185  RISE       1
I__12834/O                                                     LocalMux                     486              7567  484185  RISE       1
I__12835/I                                                     InMux                          0              7567  484185  RISE       1
I__12835/O                                                     InMux                        382              7949  484185  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_20_19_5/in3                     LogicCell40_SEQ_MODE_0000      0              7949  484185  RISE       1
u_app.wait_cnt_q_RNIS11K1_0_LC_20_19_5/lcout                   LogicCell40_SEQ_MODE_0000    465              8414  484185  RISE      13
I__13638/I                                                     LocalMux                       0              8414  484185  RISE       1
I__13638/O                                                     LocalMux                     486              8900  484185  RISE       1
I__13645/I                                                     InMux                          0              8900  484185  RISE       1
I__13645/O                                                     InMux                        382              9283  484185  RISE       1
u_app.u_flash_spi.u_spi.in_ready_LC_21_20_3/in1                LogicCell40_SEQ_MODE_0000      0              9283  484185  RISE       1
u_app.u_flash_spi.u_spi.in_ready_LC_21_20_3/lcout              LogicCell40_SEQ_MODE_0000    589              9872  484185  RISE      13
I__16396/I                                                     Odrv12                         0              9872  484185  RISE       1
I__16396/O                                                     Odrv12                       724             10595  484185  RISE       1
I__16402/I                                                     LocalMux                       0             10595  484185  RISE       1
I__16402/O                                                     LocalMux                     486             11081  484185  RISE       1
I__16413/I                                                     InMux                          0             11081  484185  RISE       1
I__16413/O                                                     InMux                        382             11464  484185  RISE       1
u_app.u_flash_spi.u_spi.mem_valid_d11_LC_21_24_4/in3           LogicCell40_SEQ_MODE_0000      0             11464  484185  RISE       1
u_app.u_flash_spi.u_spi.mem_valid_d11_LC_21_24_4/ltout         LogicCell40_SEQ_MODE_0000    403             11867  484185  FALL       1
I__13790/I                                                     CascadeMux                     0             11867  484185  FALL       1
I__13790/O                                                     CascadeMux                     0             11867  484185  FALL       1
u_app.u_flash_spi.u_spi.mem_valid_d_2_sqmuxa_LC_21_24_5/in2    LogicCell40_SEQ_MODE_0000      0             11867  484185  FALL       1
u_app.u_flash_spi.u_spi.mem_valid_d_2_sqmuxa_LC_21_24_5/lcout  LogicCell40_SEQ_MODE_0000    558             12425  484185  RISE       2
I__15920/I                                                     Odrv4                          0             12425  484185  RISE       1
I__15920/O                                                     Odrv4                        517             12942  484185  RISE       1
I__15922/I                                                     LocalMux                       0             12942  484185  RISE       1
I__15922/O                                                     LocalMux                     486             13428  484185  RISE       1
I__15924/I                                                     InMux                          0             13428  484185  RISE       1
I__15924/O                                                     InMux                        382             13810  484185  RISE       1
u_app.u_flash_spi.u_spi.un1_state_q_13_0_LC_22_23_6/in1        LogicCell40_SEQ_MODE_0000      0             13810  484185  RISE       1
u_app.u_flash_spi.u_spi.un1_state_q_13_0_LC_22_23_6/lcout      LogicCell40_SEQ_MODE_0000    558             14368  484185  FALL       1
I__15915/I                                                     Odrv12                         0             14368  484185  FALL       1
I__15915/O                                                     Odrv12                       796             15164  484185  FALL       1
I__15916/I                                                     Span12Mux_v                    0             15164  484185  FALL       1
I__15916/O                                                     Span12Mux_v                  796             15960  484185  FALL       1
I__15917/I                                                     LocalMux                       0             15960  484185  FALL       1
I__15917/O                                                     LocalMux                     455             16415  484185  FALL       1
I__15918/I                                                     InMux                          0             16415  484185  FALL       1
I__15918/O                                                     InMux                        320             16735  484185  FALL       1
u_app.u_flash_spi.u_spi.un1_state_q_13_LC_20_15_6/in3          LogicCell40_SEQ_MODE_0000      0             16735  484185  FALL       1
u_app.u_flash_spi.u_spi.un1_state_q_13_LC_20_15_6/lcout        LogicCell40_SEQ_MODE_0000    465             17201  484185  RISE      20
I__14525/I                                                     Odrv4                          0             17201  484185  RISE       1
I__14525/O                                                     Odrv4                        517             17717  484185  RISE       1
I__14532/I                                                     Span4Mux_v                     0             17717  484185  RISE       1
I__14532/O                                                     Span4Mux_v                   517             18234  484185  RISE       1
I__14541/I                                                     Span4Mux_h                     0             18234  484185  RISE       1
I__14541/O                                                     Span4Mux_h                   444             18679  484185  RISE       1
I__14550/I                                                     LocalMux                       0             18679  484185  RISE       1
I__14550/O                                                     LocalMux                     486             19165  484185  RISE       1
I__14553/I                                                     CEMux                          0             19165  484185  RISE       1
I__14553/O                                                     CEMux                        889             20054  484185  RISE       1
u_app.mem_addr_q_8_LC_17_15_6/ce                               LogicCell40_SEQ_MODE_1010      0             20054  484185  RISE       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout    LogicCell40_SEQ_MODE_1010      0                 0  RISE       2
I__15644/I                                      Odrv4                          0                 0  RISE       1
I__15644/O                                      Odrv4                        517               517  RISE       1
I__15646/I                                      Span4Mux_h                     0               517  RISE       1
I__15646/O                                      Span4Mux_h                   444               961  RISE       1
I__15647/I                                      Span4Mux_v                     0               961  RISE       1
I__15647/O                                      Span4Mux_v                   517              1478  RISE       1
I__15648/I                                      Span4Mux_s2_h                  0              1478  RISE       1
I__15648/O                                      Span4Mux_s2_h                300              1778  RISE       1
I__15649/I                                      LocalMux                       0              1778  RISE       1
I__15649/O                                      LocalMux                     486              2264  RISE       1
I__15650/I                                      IoInMux                        0              2264  RISE       1
I__15650/O                                      IoInMux                      382              2646  RISE       1
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              2646  RISE       1
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                       910              3556  RISE     282
I__20689/I                                      gio2CtrlBuf                    0              3556  RISE       1
I__20689/O                                      gio2CtrlBuf                    0              3556  RISE       1
I__20690/I                                      GlobalMux                      0              3556  RISE       1
I__20690/O                                      GlobalMux                    227              3783  RISE       1
I__20753/I                                      ClkMux                         0              3783  RISE       1
I__20753/O                                      ClkMux                       455              4238  RISE       1
u_app.mem_addr_q_8_LC_17_15_6/clk               LogicCell40_SEQ_MODE_1010      0              4238  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout
Clock Reference   : clk_app:R
Setup Time        : 1814


Data Path Delay                5649
+ Setup Time                    403
- Capture Clock Path Delay    -4238
---------------------------- ------
Setup to Clock                 1814

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                 demo                       0      0                  RISE  1       
sdi_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  RISE  1       
sdi_ibuf_iopad/DOUT                                 IO_PAD                     760    760                RISE  1       
sdi_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
sdi_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__16332/I                                          Odrv12                     0      1670               RISE  1       
I__16332/O                                          Odrv12                     724    2393               RISE  1       
I__16333/I                                          Span12Mux_h                0      2393               RISE  1       
I__16333/O                                          Span12Mux_h                724    3117               RISE  1       
I__16334/I                                          Sp12to4                    0      3117               RISE  1       
I__16334/O                                          Sp12to4                    631    3747               RISE  1       
I__16335/I                                          Span4Mux_v                 0      3747               RISE  1       
I__16335/O                                          Span4Mux_v                 517    4264               RISE  1       
I__16336/I                                          Span4Mux_v                 0      4264               RISE  1       
I__16336/O                                          Span4Mux_v                 517    4781               RISE  1       
I__16337/I                                          LocalMux                   0      4781               RISE  1       
I__16337/O                                          LocalMux                   486    5267               RISE  1       
I__16338/I                                          InMux                      0      5267               RISE  1       
I__16338/O                                          InMux                      382    5649               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_23_14_7/in3  LogicCell40_SEQ_MODE_1010  0      5649               RISE  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__15644/I                                          Odrv4                      0      0                  RISE  1       
I__15644/O                                          Odrv4                      517    517                RISE  1       
I__15646/I                                          Span4Mux_h                 0      517                RISE  1       
I__15646/O                                          Span4Mux_h                 444    961                RISE  1       
I__15647/I                                          Span4Mux_v                 0      961                RISE  1       
I__15647/O                                          Span4Mux_v                 517    1478               RISE  1       
I__15648/I                                          Span4Mux_s2_h              0      1478               RISE  1       
I__15648/O                                          Span4Mux_s2_h              300    1778               RISE  1       
I__15649/I                                          LocalMux                   0      1778               RISE  1       
I__15649/O                                          LocalMux                   486    2264               RISE  1       
I__15650/I                                          IoInMux                    0      2264               RISE  1       
I__15650/O                                          IoInMux                    382    2646               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      2646               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    3556               RISE  282     
I__20689/I                                          gio2CtrlBuf                0      3556               RISE  1       
I__20689/O                                          gio2CtrlBuf                0      3556               RISE  1       
I__20690/I                                          GlobalMux                  0      3556               RISE  1       
I__20690/O                                          GlobalMux                  227    3783               RISE  1       
I__20703/I                                          ClkMux                     0      3783               RISE  1       
I__20703/O                                          ClkMux                     455    4238               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_23_14_7/clk  LogicCell40_SEQ_MODE_1010  0      4238               RISE  1       

6.1.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 3737


Data Path Delay                4016
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 3737

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  RISE  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  RISE  1       
u_usb_n_iopad/DOUT                              IO_PAD                     760    760                RISE  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__6443/I                                       Odrv4                      0      1670               RISE  1       
I__6443/O                                       Odrv4                      517    2186               RISE  1       
I__6444/I                                       Span4Mux_v                 0      2186               RISE  1       
I__6444/O                                       Span4Mux_v                 517    2703               RISE  1       
I__6445/I                                       Span4Mux_h                 0      2703               RISE  1       
I__6445/O                                       Span4Mux_h                 444    3148               RISE  1       
I__6446/I                                       LocalMux                   0      3148               RISE  1       
I__6446/O                                       LocalMux                   486    3634               RISE  1       
I__6447/I                                       InMux                      0      3634               RISE  1       
I__6447/O                                       InMux                      382    4016               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_12_26_6/in3  LogicCell40_SEQ_MODE_1010  0      4016               RISE  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10191/I                                      GlobalMux                           0      0                  RISE  1       
I__10191/O                                      GlobalMux                           227    227                RISE  1       
I__10308/I                                      ClkMux                              0      227                RISE  1       
I__10308/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_12_26_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.1.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Setup Time        : 2983


Data Path Delay                3262
+ Setup Time                    403
- Capture Clock Path Delay     -682
---------------------------- ------
Setup to Clock                 2983

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  RISE  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_p_iopad/DOUT                             IO_PAD                     760    760                RISE  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      760                RISE  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     910    1670               RISE  1       
I__4342/I                                      Odrv12                     0      1670               RISE  1       
I__4342/O                                      Odrv12                     724    2393               RISE  1       
I__4343/I                                      LocalMux                   0      2393               RISE  1       
I__4343/O                                      LocalMux                   486    2879               RISE  1       
I__4344/I                                      InMux                      0      2879               RISE  1       
I__4344/O                                      InMux                      382    3262               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_26_4/in3  LogicCell40_SEQ_MODE_1010  0      3262               RISE  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10191/I                                     GlobalMux                           0      0                  RISE  1       
I__10191/O                                     GlobalMux                           227    227                RISE  1       
I__10317/I                                     ClkMux                              0      227                RISE  1       
I__10317/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_26_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 14117


Launch Clock Path Delay        4238
+ Clock To Q Delay              796
+ Data Path Delay              9083
---------------------------- ------
Clock To Out Delay            14117

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__15644/I                                      Odrv4                      0      0                  RISE  1       
I__15644/O                                      Odrv4                      517    517                RISE  1       
I__15646/I                                      Span4Mux_h                 0      517                RISE  1       
I__15646/O                                      Span4Mux_h                 444    961                RISE  1       
I__15647/I                                      Span4Mux_v                 0      961                RISE  1       
I__15647/O                                      Span4Mux_v                 517    1478               RISE  1       
I__15648/I                                      Span4Mux_s2_h              0      1478               RISE  1       
I__15648/O                                      Span4Mux_s2_h              300    1778               RISE  1       
I__15649/I                                      LocalMux                   0      1778               RISE  1       
I__15649/O                                      LocalMux                   486    2264               RISE  1       
I__15650/I                                      IoInMux                    0      2264               RISE  1       
I__15650/O                                      IoInMux                    382    2646               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2646               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    3556               RISE  282     
I__20689/I                                      gio2CtrlBuf                0      3556               RISE  1       
I__20689/O                                      gio2CtrlBuf                0      3556               RISE  1       
I__20690/I                                      GlobalMux                  0      3556               RISE  1       
I__20690/O                                      GlobalMux                  227    3783               RISE  1       
I__20772/I                                      ClkMux                     0      3783               RISE  1       
I__20772/O                                      ClkMux                     455    4238               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_22_9_2/clk     LogicCell40_SEQ_MODE_1010  0      4238               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_22_9_2/lcout  LogicCell40_SEQ_MODE_1010  796    5034               FALL  5       
I__14186/I                                     Odrv4                      0      5034               FALL  1       
I__14186/O                                     Odrv4                      548    5582               FALL  1       
I__14191/I                                     Span4Mux_h                 0      5582               FALL  1       
I__14191/O                                     Span4Mux_h                 465    6047               FALL  1       
I__14193/I                                     Span4Mux_h                 0      6047               FALL  1       
I__14193/O                                     Span4Mux_h                 465    6512               FALL  1       
I__14194/I                                     Span4Mux_v                 0      6512               FALL  1       
I__14194/O                                     Span4Mux_v                 548    7060               FALL  1       
I__14195/I                                     Span4Mux_s3_v              0      7060               FALL  1       
I__14195/O                                     Span4Mux_s3_v              496    7556               FALL  1       
I__14196/I                                     LocalMux                   0      7556               FALL  1       
I__14196/O                                     LocalMux                   455    8011               FALL  1       
I__14197/I                                     IoInMux                    0      8011               FALL  1       
I__14197/O                                     IoInMux                    320    8332               FALL  1       
sck_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001     0      8332               FALL  1       
sck_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001     3297   11629              FALL  1       
sck_obuf_iopad/DIN                             IO_PAD                     0      11629              FALL  1       
sck_obuf_iopad/PACKAGEPIN:out                  IO_PAD                     2488   14117              FALL  1       
sck                                            demo                       0      14117              FALL  1       

6.2.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13611


Launch Clock Path Delay        4238
+ Clock To Q Delay              796
+ Data Path Delay              8577
---------------------------- ------
Clock To Out Delay            13611

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout       LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__15644/I                                         Odrv4                      0      0                  RISE  1       
I__15644/O                                         Odrv4                      517    517                RISE  1       
I__15646/I                                         Span4Mux_h                 0      517                RISE  1       
I__15646/O                                         Span4Mux_h                 444    961                RISE  1       
I__15647/I                                         Span4Mux_v                 0      961                RISE  1       
I__15647/O                                         Span4Mux_v                 517    1478               RISE  1       
I__15648/I                                         Span4Mux_s2_h              0      1478               RISE  1       
I__15648/O                                         Span4Mux_s2_h              300    1778               RISE  1       
I__15649/I                                         LocalMux                   0      1778               RISE  1       
I__15649/O                                         LocalMux                   486    2264               RISE  1       
I__15650/I                                         IoInMux                    0      2264               RISE  1       
I__15650/O                                         IoInMux                    382    2646               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER     ICE_GB                     0      2646               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT           ICE_GB                     910    3556               RISE  282     
I__20689/I                                         gio2CtrlBuf                0      3556               RISE  1       
I__20689/O                                         gio2CtrlBuf                0      3556               RISE  1       
I__20690/I                                         GlobalMux                  0      3556               RISE  1       
I__20690/O                                         GlobalMux                  227    3783               RISE  1       
I__20816/I                                         ClkMux                     0      3783               RISE  1       
I__20816/O                                         ClkMux                     455    4238               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_17_7_7/clk  LogicCell40_SEQ_MODE_1010  0      4238               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_17_7_7/lcout  LogicCell40_SEQ_MODE_1010  796    5034               FALL  1       
I__10575/I                                           Odrv12                     0      5034               FALL  1       
I__10575/O                                           Odrv12                     796    5830               FALL  1       
I__10576/I                                           Span12Mux_h                0      5830               FALL  1       
I__10576/O                                           Span12Mux_h                796    6626               FALL  1       
I__10577/I                                           Span12Mux_s6_v             0      6626               FALL  1       
I__10577/O                                           Span12Mux_s6_v             424    7050               FALL  1       
I__10578/I                                           LocalMux                   0      7050               FALL  1       
I__10578/O                                           LocalMux                   455    7505               FALL  1       
I__10579/I                                           IoInMux                    0      7505               FALL  1       
I__10579/O                                           IoInMux                    320    7825               FALL  1       
sdo_obuf_preio/DOUT0                                 PRE_IO_PIN_TYPE_011001     0      7825               FALL  1       
sdo_obuf_preio/PADOUT                                PRE_IO_PIN_TYPE_011001     3297   11123              FALL  1       
sdo_obuf_iopad/DIN                                   IO_PAD                     0      11123              FALL  1       
sdo_obuf_iopad/PACKAGEPIN:out                        IO_PAD                     2488   13611              FALL  1       
sdo                                                  demo                       0      13611              FALL  1       

6.2.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 14200


Launch Clock Path Delay        4238
+ Clock To Q Delay              796
+ Data Path Delay              9166
---------------------------- ------
Clock To Out Delay            14200

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout            LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__15644/I                                              Odrv4                      0      0                  RISE  1       
I__15644/O                                              Odrv4                      517    517                RISE  1       
I__15646/I                                              Span4Mux_h                 0      517                RISE  1       
I__15646/O                                              Span4Mux_h                 444    961                RISE  1       
I__15647/I                                              Span4Mux_v                 0      961                RISE  1       
I__15647/O                                              Span4Mux_v                 517    1478               RISE  1       
I__15648/I                                              Span4Mux_s2_h              0      1478               RISE  1       
I__15648/O                                              Span4Mux_s2_h              300    1778               RISE  1       
I__15649/I                                              LocalMux                   0      1778               RISE  1       
I__15649/O                                              LocalMux                   486    2264               RISE  1       
I__15650/I                                              IoInMux                    0      2264               RISE  1       
I__15650/O                                              IoInMux                    382    2646               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER          ICE_GB                     0      2646               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                ICE_GB                     910    3556               RISE  282     
I__20689/I                                              gio2CtrlBuf                0      3556               RISE  1       
I__20689/O                                              gio2CtrlBuf                0      3556               RISE  1       
I__20690/I                                              GlobalMux                  0      3556               RISE  1       
I__20690/O                                              GlobalMux                  227    3783               RISE  1       
I__20796/I                                              ClkMux                     0      3783               RISE  1       
I__20796/O                                              ClkMux                     455    4238               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_8_7/clk  LogicCell40_SEQ_MODE_1011  0      4238               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_8_7/lcout  LogicCell40_SEQ_MODE_1011  796    5034               FALL  1       
I__13086/I                                                Odrv12                     0      5034               FALL  1       
I__13086/O                                                Odrv12                     796    5830               FALL  1       
I__13087/I                                                Span12Mux_s11_h            0      5830               FALL  1       
I__13087/O                                                Span12Mux_s11_h            775    6605               FALL  1       
I__13088/I                                                Sp12to4                    0      6605               FALL  1       
I__13088/O                                                Sp12to4                    662    7267               FALL  1       
I__13089/I                                                Span4Mux_s2_v              0      7267               FALL  1       
I__13089/O                                                Span4Mux_s2_v              372    7639               FALL  1       
I__13090/I                                                LocalMux                   0      7639               FALL  1       
I__13090/O                                                LocalMux                   455    8094               FALL  1       
I__13091/I                                                IoInMux                    0      8094               FALL  1       
I__13091/O                                                IoInMux                    320    8414               FALL  1       
ss_obuf_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      8414               FALL  1       
ss_obuf_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     3297   11712              FALL  1       
ss_obuf_iopad/DIN                                         IO_PAD                     0      11712              FALL  1       
ss_obuf_iopad/PACKAGEPIN:out                              IO_PAD                     2488   14200              FALL  1       
ss                                                        demo                       0      14200              FALL  1       

6.2.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12332


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             10854
---------------------------- ------
Clock To Out Delay            12332

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10191/I                                           GlobalMux                           0      0                  RISE  1       
I__10191/O                                           GlobalMux                           227    227                RISE  1       
I__10312/I                                           ClkMux                              0      227                RISE  1       
I__10312/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_7_21_7/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_7_21_7/lcout            LogicCell40_SEQ_MODE_1010  796    1478               RISE  11      
I__3970/I                                                        Odrv4                      0      1478               RISE  1       
I__3970/O                                                        Odrv4                      517    1995               RISE  1       
I__3974/I                                                        Span4Mux_v                 0      1995               RISE  1       
I__3974/O                                                        Span4Mux_v                 517    2512               RISE  1       
I__3981/I                                                        LocalMux                   0      2512               RISE  1       
I__3981/O                                                        LocalMux                   486    2998               RISE  1       
I__3986/I                                                        InMux                      0      2998               RISE  1       
I__3986/O                                                        InMux                      382    3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_7_15_0/in1    LogicCell40_SEQ_MODE_0000  0      3380               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_7_15_0/lcout  LogicCell40_SEQ_MODE_0000  558    3938               FALL  3       
I__7058/I                                                        Odrv12                     0      3938               FALL  1       
I__7058/O                                                        Odrv12                     796    4734               FALL  1       
I__7060/I                                                        Span12Mux_h                0      4734               FALL  1       
I__7060/O                                                        Span12Mux_h                796    5530               FALL  1       
I__7063/I                                                        Sp12to4                    0      5530               FALL  1       
I__7063/O                                                        Sp12to4                    662    6192               FALL  1       
I__7065/I                                                        Span4Mux_v                 0      6192               FALL  1       
I__7065/O                                                        Span4Mux_v                 548    6740               FALL  1       
I__7066/I                                                        LocalMux                   0      6740               FALL  1       
I__7066/O                                                        LocalMux                   455    7194               FALL  1       
I__7067/I                                                        InMux                      0      7194               FALL  1       
I__7067/O                                                        InMux                      320    7515               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_27_6/in0    LogicCell40_SEQ_MODE_0000  0      7515               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_9_27_6/lcout  LogicCell40_SEQ_MODE_0000  662    8177               RISE  2       
I__4336/I                                                        Odrv4                      0      8177               RISE  1       
I__4336/O                                                        Odrv4                      517    8693               RISE  1       
I__4338/I                                                        Span4Mux_s2_v              0      8693               RISE  1       
I__4338/O                                                        Span4Mux_s2_v              372    9065               RISE  1       
I__4340/I                                                        LocalMux                   0      9065               RISE  1       
I__4340/O                                                        LocalMux                   486    9551               RISE  1       
I__4341/I                                                        IoInMux                    0      9551               RISE  1       
I__4341/O                                                        IoInMux                    382    9934               RISE  1       
u_usb_n_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      9934               RISE  1       
u_usb_n_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     310    10244              FALL  1       
u_usb_n_iopad/OE                                                 IO_PAD                     0      10244              FALL  1       
u_usb_n_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   12332              FALL  1       
usb_n:out                                                        demo                       0      12332              FALL  1       

6.2.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 12639


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay             11161
---------------------------- ------
Clock To Out Delay            12639

Launch Clock Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10191/I                                          GlobalMux                           0      0                  RISE  1       
I__10191/O                                          GlobalMux                           227    227                RISE  1       
I__10318/I                                          ClkMux                              0      227                RISE  1       
I__10318/O                                          ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_3_21_0/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.data_qZ0Z_0_LC_3_21_0/lcout      LogicCell40_SEQ_MODE_1010  796    1478               RISE  4       
I__6044/I                                                 Odrv4                      0      1478               RISE  1       
I__6044/O                                                 Odrv4                      517    1995               RISE  1       
I__6045/I                                                 Span4Mux_h                 0      1995               RISE  1       
I__6045/O                                                 Span4Mux_h                 444    2440               RISE  1       
I__6047/I                                                 LocalMux                   0      2440               RISE  1       
I__6047/O                                                 LocalMux                   486    2925               RISE  1       
I__6051/I                                                 InMux                      0      2925               RISE  1       
I__6051/O                                                 InMux                      382    3308               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_7_21_0/in0    LogicCell40_SEQ_MODE_0000  0      3308               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_7_21_0/lcout  LogicCell40_SEQ_MODE_0000  662    3969               RISE  1       
I__3944/I                                                 Odrv4                      0      3969               RISE  1       
I__3944/O                                                 Odrv4                      517    4486               RISE  1       
I__3945/I                                                 Span4Mux_v                 0      4486               RISE  1       
I__3945/O                                                 Span4Mux_v                 517    5003               RISE  1       
I__3946/I                                                 Span4Mux_v                 0      5003               RISE  1       
I__3946/O                                                 Span4Mux_v                 517    5520               RISE  1       
I__3947/I                                                 Span4Mux_s3_v              0      5520               RISE  1       
I__3947/O                                                 Span4Mux_s3_v              465    5985               RISE  1       
I__3948/I                                                 LocalMux                   0      5985               RISE  1       
I__3948/O                                                 LocalMux                   486    6471               RISE  1       
I__3949/I                                                 IoInMux                    0      6471               RISE  1       
I__3949/O                                                 IoInMux                    382    6853               RISE  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      6853               RISE  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     3297   10151              FALL  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      10151              FALL  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2488   12639              FALL  1       
usb_p:out                                                 demo                       0      12639              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: sdi       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : sdi
Clock Port        : u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout
Clock Reference   : clk_app:R
Hold Time         : -1029


Capture Clock Path Delay       4238
+ Hold  Time                      0
- Data Path Delay             -5267
---------------------------- ------
Hold Time                     -1029

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
sdi                                                 demo                       0      0                  FALL  1       
sdi_ibuf_iopad/PACKAGEPIN:in                        IO_PAD                     0      0                  FALL  1       
sdi_ibuf_iopad/DOUT                                 IO_PAD                     460    460                FALL  1       
sdi_ibuf_preio/PADIN                                PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
sdi_ibuf_preio/DIN0                                 PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__16332/I                                          Odrv12                     0      1142               FALL  1       
I__16332/O                                          Odrv12                     796    1938               FALL  1       
I__16333/I                                          Span12Mux_h                0      1938               FALL  1       
I__16333/O                                          Span12Mux_h                796    2734               FALL  1       
I__16334/I                                          Sp12to4                    0      2734               FALL  1       
I__16334/O                                          Sp12to4                    662    3396               FALL  1       
I__16335/I                                          Span4Mux_v                 0      3396               FALL  1       
I__16335/O                                          Span4Mux_v                 548    3944               FALL  1       
I__16336/I                                          Span4Mux_v                 0      3944               FALL  1       
I__16336/O                                          Span4Mux_v                 548    4491               FALL  1       
I__16337/I                                          LocalMux                   0      4491               FALL  1       
I__16337/O                                          LocalMux                   455    4946               FALL  1       
I__16338/I                                          InMux                      0      4946               FALL  1       
I__16338/O                                          InMux                      320    5267               FALL  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_23_14_7/in3  LogicCell40_SEQ_MODE_1010  0      5267               FALL  1       

Capture Clock Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout        LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__15644/I                                          Odrv4                      0      0                  RISE  1       
I__15644/O                                          Odrv4                      517    517                RISE  1       
I__15646/I                                          Span4Mux_h                 0      517                RISE  1       
I__15646/O                                          Span4Mux_h                 444    961                RISE  1       
I__15647/I                                          Span4Mux_v                 0      961                RISE  1       
I__15647/O                                          Span4Mux_v                 517    1478               RISE  1       
I__15648/I                                          Span4Mux_s2_h              0      1478               RISE  1       
I__15648/O                                          Span4Mux_s2_h              300    1778               RISE  1       
I__15649/I                                          LocalMux                   0      1778               RISE  1       
I__15649/O                                          LocalMux                   486    2264               RISE  1       
I__15650/I                                          IoInMux                    0      2264               RISE  1       
I__15650/O                                          IoInMux                    382    2646               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER      ICE_GB                     0      2646               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT            ICE_GB                     910    3556               RISE  282     
I__20689/I                                          gio2CtrlBuf                0      3556               RISE  1       
I__20689/O                                          gio2CtrlBuf                0      3556               RISE  1       
I__20690/I                                          GlobalMux                  0      3556               RISE  1       
I__20690/O                                          GlobalMux                  227    3783               RISE  1       
I__20703/I                                          ClkMux                     0      3783               RISE  1       
I__20703/O                                          ClkMux                     455    4238               RISE  1       
u_app.u_flash_spi.u_spi.rd_data_q_0_LC_23_14_7/clk  LogicCell40_SEQ_MODE_1010  0      4238               RISE  1       

6.4.2::Path details for port: usb_n:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_n:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2796


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -3478
---------------------------- ------
Hold Time                     -2796

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_n:in                                        demo                       0      0                  FALL  1       
u_usb_n_iopad/PACKAGEPIN:in                     IO_PAD                     0      0                  FALL  1       
u_usb_n_iopad/DOUT                              IO_PAD                     460    460                FALL  1       
u_usb_n_preio/PADIN                             PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_n_preio/DIN0                              PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__6443/I                                       Odrv4                      0      1142               FALL  1       
I__6443/O                                       Odrv4                      548    1690               FALL  1       
I__6444/I                                       Span4Mux_v                 0      1690               FALL  1       
I__6444/O                                       Span4Mux_v                 548    2238               FALL  1       
I__6445/I                                       Span4Mux_h                 0      2238               FALL  1       
I__6445/O                                       Span4Mux_h                 465    2703               FALL  1       
I__6446/I                                       LocalMux                   0      2703               FALL  1       
I__6446/O                                       LocalMux                   455    3158               FALL  1       
I__6447/I                                       InMux                      0      3158               FALL  1       
I__6447/O                                       InMux                      320    3478               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_12_26_6/in3  LogicCell40_SEQ_MODE_1010  0      3478               FALL  1       

Capture Clock Path
pin name                                        model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                              SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10191/I                                      GlobalMux                           0      0                  RISE  1       
I__10191/O                                      GlobalMux                           227    227                RISE  1       
I__10308/I                                      ClkMux                              0      227                RISE  1       
I__10308/O                                      ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_12_26_6/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.4.3::Path details for port: usb_p:in  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_p:in
Clock Port        : u_pll/PLLOUTGLOBAL
Clock Reference   : clk_usb:R
Hold Time         : -2031


Capture Clock Path Delay        682
+ Hold  Time                      0
- Data Path Delay             -2713
---------------------------- ------
Hold Time                     -2031

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_p:in                                       demo                       0      0                  FALL  1       
u_usb_p_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_p_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_p_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_p_preio/DIN0                             PRE_IO_PIN_TYPE_101001     682    1142               FALL  1       
I__4342/I                                      Odrv12                     0      1142               FALL  1       
I__4342/O                                      Odrv12                     796    1938               FALL  1       
I__4343/I                                      LocalMux                   0      1938               FALL  1       
I__4343/O                                      LocalMux                   455    2393               FALL  1       
I__4344/I                                      InMux                      0      2393               FALL  1       
I__4344/O                                      InMux                      320    2713               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_26_4/in3  LogicCell40_SEQ_MODE_1010  0      2713               FALL  1       

Capture Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10191/I                                     GlobalMux                           0      0                  RISE  1       
I__10191/O                                     GlobalMux                           227    227                RISE  1       
I__10317/I                                     ClkMux                              0      227                RISE  1       
I__10317/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_9_26_4/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: sck       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sck
Clock Port         : u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13561


Launch Clock Path Delay        4238
+ Clock To Q Delay              796
+ Data Path Delay              8527
---------------------------- ------
Clock To Out Delay            13561

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout    LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__15644/I                                      Odrv4                      0      0                  RISE  1       
I__15644/O                                      Odrv4                      517    517                RISE  1       
I__15646/I                                      Span4Mux_h                 0      517                RISE  1       
I__15646/O                                      Span4Mux_h                 444    961                RISE  1       
I__15647/I                                      Span4Mux_v                 0      961                RISE  1       
I__15647/O                                      Span4Mux_v                 517    1478               RISE  1       
I__15648/I                                      Span4Mux_s2_h              0      1478               RISE  1       
I__15648/O                                      Span4Mux_s2_h              300    1778               RISE  1       
I__15649/I                                      LocalMux                   0      1778               RISE  1       
I__15649/O                                      LocalMux                   486    2264               RISE  1       
I__15650/I                                      IoInMux                    0      2264               RISE  1       
I__15650/O                                      IoInMux                    382    2646               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      2646               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT        ICE_GB                     910    3556               RISE  282     
I__20689/I                                      gio2CtrlBuf                0      3556               RISE  1       
I__20689/O                                      gio2CtrlBuf                0      3556               RISE  1       
I__20690/I                                      GlobalMux                  0      3556               RISE  1       
I__20690/O                                      GlobalMux                  227    3783               RISE  1       
I__20772/I                                      ClkMux                     0      3783               RISE  1       
I__20772/O                                      ClkMux                     455    4238               RISE  1       
u_app.u_flash_spi.u_spi.sck_q_LC_22_9_2/clk     LogicCell40_SEQ_MODE_1010  0      4238               RISE  1       

Data Path
pin name                                       model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.sck_q_LC_22_9_2/lcout  LogicCell40_SEQ_MODE_1010  796    5034               RISE  5       
I__14186/I                                     Odrv4                      0      5034               RISE  1       
I__14186/O                                     Odrv4                      517    5551               RISE  1       
I__14191/I                                     Span4Mux_h                 0      5551               RISE  1       
I__14191/O                                     Span4Mux_h                 444    5995               RISE  1       
I__14193/I                                     Span4Mux_h                 0      5995               RISE  1       
I__14193/O                                     Span4Mux_h                 444    6440               RISE  1       
I__14194/I                                     Span4Mux_v                 0      6440               RISE  1       
I__14194/O                                     Span4Mux_v                 517    6957               RISE  1       
I__14195/I                                     Span4Mux_s3_v              0      6957               RISE  1       
I__14195/O                                     Span4Mux_s3_v              465    7422               RISE  1       
I__14196/I                                     LocalMux                   0      7422               RISE  1       
I__14196/O                                     LocalMux                   486    7908               RISE  1       
I__14197/I                                     IoInMux                    0      7908               RISE  1       
I__14197/O                                     IoInMux                    382    8290               RISE  1       
sck_obuf_preio/DOUT0                           PRE_IO_PIN_TYPE_011001     0      8290               RISE  1       
sck_obuf_preio/PADOUT                          PRE_IO_PIN_TYPE_011001     2956   11247              RISE  1       
sck_obuf_iopad/DIN                             IO_PAD                     0      11247              RISE  1       
sck_obuf_iopad/PACKAGEPIN:out                  IO_PAD                     2314   13561              RISE  1       
sck                                            demo                       0      13561              RISE  1       

6.5.2::Path details for port: sdo       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sdo
Clock Port         : u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13002


Launch Clock Path Delay        4238
+ Clock To Q Delay              796
+ Data Path Delay              7968
---------------------------- ------
Clock To Out Delay            13002

Launch Clock Path
pin name                                           model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout       LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__15644/I                                         Odrv4                      0      0                  RISE  1       
I__15644/O                                         Odrv4                      517    517                RISE  1       
I__15646/I                                         Span4Mux_h                 0      517                RISE  1       
I__15646/O                                         Span4Mux_h                 444    961                RISE  1       
I__15647/I                                         Span4Mux_v                 0      961                RISE  1       
I__15647/O                                         Span4Mux_v                 517    1478               RISE  1       
I__15648/I                                         Span4Mux_s2_h              0      1478               RISE  1       
I__15648/O                                         Span4Mux_s2_h              300    1778               RISE  1       
I__15649/I                                         LocalMux                   0      1778               RISE  1       
I__15649/O                                         LocalMux                   486    2264               RISE  1       
I__15650/I                                         IoInMux                    0      2264               RISE  1       
I__15650/O                                         IoInMux                    382    2646               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER     ICE_GB                     0      2646               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT           ICE_GB                     910    3556               RISE  282     
I__20689/I                                         gio2CtrlBuf                0      3556               RISE  1       
I__20689/O                                         gio2CtrlBuf                0      3556               RISE  1       
I__20690/I                                         GlobalMux                  0      3556               RISE  1       
I__20690/O                                         GlobalMux                  227    3783               RISE  1       
I__20816/I                                         ClkMux                     0      3783               RISE  1       
I__20816/O                                         ClkMux                     455    4238               RISE  1       
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_17_7_7/clk  LogicCell40_SEQ_MODE_1010  0      4238               RISE  1       

Data Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.wr_data_q_7_LC_17_7_7/lcout  LogicCell40_SEQ_MODE_1010  796    5034               RISE  1       
I__10575/I                                           Odrv12                     0      5034               RISE  1       
I__10575/O                                           Odrv12                     724    5758               RISE  1       
I__10576/I                                           Span12Mux_h                0      5758               RISE  1       
I__10576/O                                           Span12Mux_h                724    6481               RISE  1       
I__10577/I                                           Span12Mux_s6_v             0      6481               RISE  1       
I__10577/O                                           Span12Mux_s6_v             382    6864               RISE  1       
I__10578/I                                           LocalMux                   0      6864               RISE  1       
I__10578/O                                           LocalMux                   486    7350               RISE  1       
I__10579/I                                           IoInMux                    0      7350               RISE  1       
I__10579/O                                           IoInMux                    382    7732               RISE  1       
sdo_obuf_preio/DOUT0                                 PRE_IO_PIN_TYPE_011001     0      7732               RISE  1       
sdo_obuf_preio/PADOUT                                PRE_IO_PIN_TYPE_011001     2956   10688              RISE  1       
sdo_obuf_iopad/DIN                                   IO_PAD                     0      10688              RISE  1       
sdo_obuf_iopad/PACKAGEPIN:out                        IO_PAD                     2314   13002              RISE  1       
sdo                                                  demo                       0      13002              RISE  1       

6.5.3::Path details for port: ss        
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ss
Clock Port         : u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout
Clock Reference    : clk_app:R
Clock to Out Delay : 13592


Launch Clock Path Delay        4238
+ Clock To Q Delay              796
+ Data Path Delay              8558
---------------------------- ------
Clock To Out Delay            13592

Launch Clock Path
pin name                                                model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_prescaler.prescaler_cnt_2_LC_22_20_4/lcout            LogicCell40_SEQ_MODE_1010  0      0                  RISE  2       
I__15644/I                                              Odrv4                      0      0                  RISE  1       
I__15644/O                                              Odrv4                      517    517                RISE  1       
I__15646/I                                              Span4Mux_h                 0      517                RISE  1       
I__15646/O                                              Span4Mux_h                 444    961                RISE  1       
I__15647/I                                              Span4Mux_v                 0      961                RISE  1       
I__15647/O                                              Span4Mux_v                 517    1478               RISE  1       
I__15648/I                                              Span4Mux_s2_h              0      1478               RISE  1       
I__15648/O                                              Span4Mux_s2_h              300    1778               RISE  1       
I__15649/I                                              LocalMux                   0      1778               RISE  1       
I__15649/O                                              LocalMux                   486    2264               RISE  1       
I__15650/I                                              IoInMux                    0      2264               RISE  1       
I__15650/O                                              IoInMux                    382    2646               RISE  1       
clk_2mhz_keep_RNIUURD/USERSIGNALTOGLOBALBUFFER          ICE_GB                     0      2646               RISE  1       
clk_2mhz_keep_RNIUURD/GLOBALBUFFEROUTPUT                ICE_GB                     910    3556               RISE  282     
I__20689/I                                              gio2CtrlBuf                0      3556               RISE  1       
I__20689/O                                              gio2CtrlBuf                0      3556               RISE  1       
I__20690/I                                              GlobalMux                  0      3556               RISE  1       
I__20690/O                                              GlobalMux                  227    3783               RISE  1       
I__20796/I                                              ClkMux                     0      3783               RISE  1       
I__20796/O                                              ClkMux                     455    4238               RISE  1       
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_8_7/clk  LogicCell40_SEQ_MODE_1011  0      4238               RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_app.u_flash_spi.u_spi.state_q_rep0_i_1_LC_21_8_7/lcout  LogicCell40_SEQ_MODE_1011  796    5034               RISE  1       
I__13086/I                                                Odrv12                     0      5034               RISE  1       
I__13086/O                                                Odrv12                     724    5758               RISE  1       
I__13087/I                                                Span12Mux_s11_h            0      5758               RISE  1       
I__13087/O                                                Span12Mux_s11_h            693    6450               RISE  1       
I__13088/I                                                Sp12to4                    0      6450               RISE  1       
I__13088/O                                                Sp12to4                    631    7081               RISE  1       
I__13089/I                                                Span4Mux_s2_v              0      7081               RISE  1       
I__13089/O                                                Span4Mux_s2_v              372    7453               RISE  1       
I__13090/I                                                LocalMux                   0      7453               RISE  1       
I__13090/O                                                LocalMux                   486    7939               RISE  1       
I__13091/I                                                IoInMux                    0      7939               RISE  1       
I__13091/O                                                IoInMux                    382    8321               RISE  1       
ss_obuf_preio/DOUT0                                       PRE_IO_PIN_TYPE_011001     0      8321               RISE  1       
ss_obuf_preio/PADOUT                                      PRE_IO_PIN_TYPE_011001     2956   11278              RISE  1       
ss_obuf_iopad/DIN                                         IO_PAD                     0      11278              RISE  1       
ss_obuf_iopad/PACKAGEPIN:out                              IO_PAD                     2314   13592              RISE  1       
ss                                                        demo                       0      13592              RISE  1       

6.5.4::Path details for port: usb_n:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_n:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 11028


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              9550
---------------------------- ------
Clock To Out Delay            11028

Launch Clock Path
pin name                                       model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                             SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10191/I                                     GlobalMux                           0      0                  RISE  1       
I__10191/O                                     GlobalMux                           227    227                RISE  1       
I__10312/I                                     ClkMux                              0      227                RISE  1       
I__10312/O                                     ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_7_21_2/clk  LogicCell40_SEQ_MODE_1011           0      682                RISE  1       

Data Path
pin name                                                    model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_7_21_2/lcout             LogicCell40_SEQ_MODE_1011  796    1478               FALL  3       
I__3931/I                                                   LocalMux                   0      1478               FALL  1       
I__3931/O                                                   LocalMux                   455    1933               FALL  1       
I__3933/I                                                   InMux                      0      1933               FALL  1       
I__3933/O                                                   InMux                      320    2253               FALL  1       
I__3935/I                                                   CascadeMux                 0      2253               FALL  1       
I__3935/O                                                   CascadeMux                 0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_7_21_1/in2    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_7_21_1/lcout  LogicCell40_SEQ_MODE_0000  558    2812               RISE  1       
I__3938/I                                                   Odrv12                     0      2812               RISE  1       
I__3938/O                                                   Odrv12                     724    3535               RISE  1       
I__3939/I                                                   Sp12to4                    0      3535               RISE  1       
I__3939/O                                                   Sp12to4                    631    4166               RISE  1       
I__3940/I                                                   Span4Mux_s1_v              0      4166               RISE  1       
I__3940/O                                                   Span4Mux_s1_v              300    4466               RISE  1       
I__3941/I                                                   IoSpan4Mux                 0      4466               RISE  1       
I__3941/O                                                   IoSpan4Mux                 424    4889               RISE  1       
I__3942/I                                                   LocalMux                   0      4889               RISE  1       
I__3942/O                                                   LocalMux                   486    5375               RISE  1       
I__3943/I                                                   IoInMux                    0      5375               RISE  1       
I__3943/O                                                   IoInMux                    382    5758               RISE  1       
u_usb_n_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      5758               RISE  1       
u_usb_n_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     2956   8714               RISE  1       
u_usb_n_iopad/DIN                                           IO_PAD                     0      8714               RISE  1       
u_usb_n_iopad/PACKAGEPIN:out                                IO_PAD                     2314   11028              RISE  1       
usb_n:out                                                   demo                       0      11028              RISE  1       

6.5.5::Path details for port: usb_p:out 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_p:out
Clock Port         : u_pll/PLLOUTGLOBAL
Clock Reference    : clk_usb:R
Clock to Out Delay : 10863


Launch Clock Path Delay         682
+ Clock To Q Delay              796
+ Data Path Delay              9385
---------------------------- ------
Clock To Out Delay            10863

Launch Clock Path
pin name                                             model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
u_pll/PLLOUTGLOBAL                                   SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      0                  RISE  1       
I__10191/I                                           GlobalMux                           0      0                  RISE  1       
I__10191/O                                           GlobalMux                           227    227                RISE  1       
I__10312/I                                           ClkMux                              0      227                RISE  1       
I__10312/O                                           ClkMux                              455    682                RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_21_5/clk  LogicCell40_SEQ_MODE_1010           0      682                RISE  1       

Data Path
pin name                                                  model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_0_LC_7_21_5/lcout     LogicCell40_SEQ_MODE_1010  796    1478               FALL  10      
I__3896/I                                                 LocalMux                   0      1478               FALL  1       
I__3896/O                                                 LocalMux                   455    1933               FALL  1       
I__3902/I                                                 InMux                      0      1933               FALL  1       
I__3902/O                                                 InMux                      320    2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_7_21_0/in3    LogicCell40_SEQ_MODE_0000  0      2253               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_7_21_0/lcout  LogicCell40_SEQ_MODE_0000  424    2677               FALL  1       
I__3944/I                                                 Odrv4                      0      2677               FALL  1       
I__3944/O                                                 Odrv4                      548    3225               FALL  1       
I__3945/I                                                 Span4Mux_v                 0      3225               FALL  1       
I__3945/O                                                 Span4Mux_v                 548    3773               FALL  1       
I__3946/I                                                 Span4Mux_v                 0      3773               FALL  1       
I__3946/O                                                 Span4Mux_v                 548    4321               FALL  1       
I__3947/I                                                 Span4Mux_s3_v              0      4321               FALL  1       
I__3947/O                                                 Span4Mux_s3_v              496    4817               FALL  1       
I__3948/I                                                 LocalMux                   0      4817               FALL  1       
I__3948/O                                                 LocalMux                   455    5272               FALL  1       
I__3949/I                                                 IoInMux                    0      5272               FALL  1       
I__3949/O                                                 IoInMux                    320    5592               FALL  1       
u_usb_p_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      5592               FALL  1       
u_usb_p_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     2956   8549               RISE  1       
u_usb_p_iopad/DIN                                         IO_PAD                     0      8549               RISE  1       
u_usb_p_iopad/PACKAGEPIN:out                              IO_PAD                     2314   10863              RISE  1       
usb_p:out                                                 demo                       0      10863              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

