Classic Timing Analyzer report for Lab3
Mon Dec 02 21:14:05 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                      ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------+------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                          ; To                                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------+------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 1.035 ns                         ; init                          ; fetch_unit:inst9|pc[6]                   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 25.902 ns                        ; control_unit:inst|set_ctrl[0] ; alu_result[7]                            ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -0.616 ns                        ; init                          ; fetch_unit:inst9|pc[5]                   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 36.09 MHz ( period = 27.712 ns ) ; control_unit:inst|mem_write   ; single_port_ram_with_init:inst1|ram~1302 ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control_unit:inst|alu_func[3] ; alu:inst4|branch_not_taken[1]            ; clock      ; clock    ; 2080         ;
; Total number of failed paths ;                                          ;               ;                                  ;                               ;                                          ;            ;          ; 2080         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------+------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                            ; To                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 36.09 MHz ( period = 27.712 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1300 ; clock      ; clock    ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 36.09 MHz ( period = 27.712 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1299 ; clock      ; clock    ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 36.09 MHz ( period = 27.712 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1302 ; clock      ; clock    ; None                        ; None                      ; 4.510 ns                ;
; N/A                                     ; 36.77 MHz ( period = 27.196 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1789 ; clock      ; clock    ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; 36.77 MHz ( period = 27.196 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1785 ; clock      ; clock    ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; 36.77 MHz ( period = 27.196 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1786 ; clock      ; clock    ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; 36.77 MHz ( period = 27.196 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1784 ; clock      ; clock    ; None                        ; None                      ; 4.277 ns                ;
; N/A                                     ; 36.83 MHz ( period = 27.150 ns )                    ; instruction_rom_prog1:inst10|instruction_out[2] ; single_port_ram_with_init:inst1|ram~847  ; clock      ; clock    ; None                        ; None                      ; 9.613 ns                ;
; N/A                                     ; 36.83 MHz ( period = 27.150 ns )                    ; instruction_rom_prog1:inst10|instruction_out[2] ; single_port_ram_with_init:inst1|ram~844  ; clock      ; clock    ; None                        ; None                      ; 9.613 ns                ;
; N/A                                     ; 36.83 MHz ( period = 27.150 ns )                    ; instruction_rom_prog1:inst10|instruction_out[2] ; single_port_ram_with_init:inst1|ram~843  ; clock      ; clock    ; None                        ; None                      ; 9.613 ns                ;
; N/A                                     ; 36.83 MHz ( period = 27.150 ns )                    ; instruction_rom_prog1:inst10|instruction_out[2] ; single_port_ram_with_init:inst1|ram~845  ; clock      ; clock    ; None                        ; None                      ; 9.613 ns                ;
; N/A                                     ; 36.83 MHz ( period = 27.150 ns )                    ; instruction_rom_prog1:inst10|instruction_out[2] ; single_port_ram_with_init:inst1|ram~842  ; clock      ; clock    ; None                        ; None                      ; 9.613 ns                ;
; N/A                                     ; 36.83 MHz ( period = 27.150 ns )                    ; instruction_rom_prog1:inst10|instruction_out[2] ; single_port_ram_with_init:inst1|ram~846  ; clock      ; clock    ; None                        ; None                      ; 9.613 ns                ;
; N/A                                     ; 37.19 MHz ( period = 26.892 ns )                    ; instruction_rom_prog1:inst10|instruction_out[1] ; single_port_ram_with_init:inst1|ram~847  ; clock      ; clock    ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 37.19 MHz ( period = 26.892 ns )                    ; instruction_rom_prog1:inst10|instruction_out[1] ; single_port_ram_with_init:inst1|ram~844  ; clock      ; clock    ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 37.19 MHz ( period = 26.892 ns )                    ; instruction_rom_prog1:inst10|instruction_out[1] ; single_port_ram_with_init:inst1|ram~843  ; clock      ; clock    ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 37.19 MHz ( period = 26.892 ns )                    ; instruction_rom_prog1:inst10|instruction_out[1] ; single_port_ram_with_init:inst1|ram~845  ; clock      ; clock    ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 37.19 MHz ( period = 26.892 ns )                    ; instruction_rom_prog1:inst10|instruction_out[1] ; single_port_ram_with_init:inst1|ram~842  ; clock      ; clock    ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 37.19 MHz ( period = 26.892 ns )                    ; instruction_rom_prog1:inst10|instruction_out[1] ; single_port_ram_with_init:inst1|ram~846  ; clock      ; clock    ; None                        ; None                      ; 9.480 ns                ;
; N/A                                     ; 37.20 MHz ( period = 26.880 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1495 ; clock      ; clock    ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; 37.20 MHz ( period = 26.880 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1492 ; clock      ; clock    ; None                        ; None                      ; 4.102 ns                ;
; N/A                                     ; 37.23 MHz ( period = 26.858 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1283 ; clock      ; clock    ; None                        ; None                      ; 4.087 ns                ;
; N/A                                     ; 37.32 MHz ( period = 26.794 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~117  ; clock      ; clock    ; None                        ; None                      ; 5.819 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.754 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1919 ; clock      ; clock    ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.754 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1916 ; clock      ; clock    ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.754 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1913 ; clock      ; clock    ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.754 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1912 ; clock      ; clock    ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.754 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1915 ; clock      ; clock    ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.754 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1917 ; clock      ; clock    ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.754 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1914 ; clock      ; clock    ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.754 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1918 ; clock      ; clock    ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.752 ns )                    ; instruction_rom_prog1:inst10|instruction_out[0] ; single_port_ram_with_init:inst1|ram~847  ; clock      ; clock    ; None                        ; None                      ; 9.412 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.752 ns )                    ; instruction_rom_prog1:inst10|instruction_out[0] ; single_port_ram_with_init:inst1|ram~844  ; clock      ; clock    ; None                        ; None                      ; 9.412 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.752 ns )                    ; instruction_rom_prog1:inst10|instruction_out[0] ; single_port_ram_with_init:inst1|ram~843  ; clock      ; clock    ; None                        ; None                      ; 9.412 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.752 ns )                    ; instruction_rom_prog1:inst10|instruction_out[0] ; single_port_ram_with_init:inst1|ram~845  ; clock      ; clock    ; None                        ; None                      ; 9.412 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.752 ns )                    ; instruction_rom_prog1:inst10|instruction_out[0] ; single_port_ram_with_init:inst1|ram~842  ; clock      ; clock    ; None                        ; None                      ; 9.412 ns                ;
; N/A                                     ; 37.38 MHz ( period = 26.752 ns )                    ; instruction_rom_prog1:inst10|instruction_out[0] ; single_port_ram_with_init:inst1|ram~846  ; clock      ; clock    ; None                        ; None                      ; 9.412 ns                ;
; N/A                                     ; 37.41 MHz ( period = 26.732 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1340 ; clock      ; clock    ; None                        ; None                      ; 4.017 ns                ;
; N/A                                     ; 37.41 MHz ( period = 26.732 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1342 ; clock      ; clock    ; None                        ; None                      ; 4.017 ns                ;
; N/A                                     ; 37.41 MHz ( period = 26.732 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1339 ; clock      ; clock    ; None                        ; None                      ; 4.017 ns                ;
; N/A                                     ; 37.41 MHz ( period = 26.732 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1338 ; clock      ; clock    ; None                        ; None                      ; 4.017 ns                ;
; N/A                                     ; 37.48 MHz ( period = 26.680 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~981  ; clock      ; clock    ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 37.50 MHz ( period = 26.666 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~645  ; clock      ; clock    ; None                        ; None                      ; 5.763 ns                ;
; N/A                                     ; 37.54 MHz ( period = 26.640 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~85   ; clock      ; clock    ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.632 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1494 ; clock      ; clock    ; None                        ; None                      ; 3.975 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.632 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1491 ; clock      ; clock    ; None                        ; None                      ; 3.975 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.632 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1488 ; clock      ; clock    ; None                        ; None                      ; 3.975 ns                ;
; N/A                                     ; 37.56 MHz ( period = 26.626 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1482 ; clock      ; clock    ; None                        ; None                      ; 3.971 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1791 ; clock      ; clock    ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1788 ; clock      ; clock    ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1428 ; clock      ; clock    ; None                        ; None                      ; 3.971 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1787 ; clock      ; clock    ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1425 ; clock      ; clock    ; None                        ; None                      ; 3.971 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1790 ; clock      ; clock    ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1426 ; clock      ; clock    ; None                        ; None                      ; 3.971 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1430 ; clock      ; clock    ; None                        ; None                      ; 3.971 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1427 ; clock      ; clock    ; None                        ; None                      ; 3.971 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1429 ; clock      ; clock    ; None                        ; None                      ; 3.971 ns                ;
; N/A                                     ; 37.57 MHz ( period = 26.616 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1424 ; clock      ; clock    ; None                        ; None                      ; 3.971 ns                ;
; N/A                                     ; 37.59 MHz ( period = 26.606 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1774 ; clock      ; clock    ; None                        ; None                      ; 3.971 ns                ;
; N/A                                     ; 37.61 MHz ( period = 26.588 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1706 ; clock      ; clock    ; None                        ; None                      ; 3.966 ns                ;
; N/A                                     ; 37.68 MHz ( period = 26.536 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1103 ; clock      ; clock    ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 37.68 MHz ( period = 26.536 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1096 ; clock      ; clock    ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 37.68 MHz ( period = 26.536 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1100 ; clock      ; clock    ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 37.68 MHz ( period = 26.536 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1102 ; clock      ; clock    ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 37.68 MHz ( period = 26.536 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1101 ; clock      ; clock    ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 37.68 MHz ( period = 26.536 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1097 ; clock      ; clock    ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 37.68 MHz ( period = 26.536 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1099 ; clock      ; clock    ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 37.68 MHz ( period = 26.536 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1098 ; clock      ; clock    ; None                        ; None                      ; 3.936 ns                ;
; N/A                                     ; 37.74 MHz ( period = 26.496 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1751 ; clock      ; clock    ; None                        ; None                      ; 3.927 ns                ;
; N/A                                     ; 37.74 MHz ( period = 26.496 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1745 ; clock      ; clock    ; None                        ; None                      ; 3.927 ns                ;
; N/A                                     ; 37.74 MHz ( period = 26.496 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1744 ; clock      ; clock    ; None                        ; None                      ; 3.927 ns                ;
; N/A                                     ; 37.74 MHz ( period = 26.496 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1748 ; clock      ; clock    ; None                        ; None                      ; 3.927 ns                ;
; N/A                                     ; 37.74 MHz ( period = 26.496 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1750 ; clock      ; clock    ; None                        ; None                      ; 3.927 ns                ;
; N/A                                     ; 37.74 MHz ( period = 26.496 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1747 ; clock      ; clock    ; None                        ; None                      ; 3.927 ns                ;
; N/A                                     ; 37.74 MHz ( period = 26.496 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1749 ; clock      ; clock    ; None                        ; None                      ; 3.927 ns                ;
; N/A                                     ; 37.74 MHz ( period = 26.496 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1746 ; clock      ; clock    ; None                        ; None                      ; 3.927 ns                ;
; N/A                                     ; 37.86 MHz ( period = 26.416 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1818 ; clock      ; clock    ; None                        ; None                      ; 5.646 ns                ;
; N/A                                     ; 37.86 MHz ( period = 26.414 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1735 ; clock      ; clock    ; None                        ; None                      ; 3.883 ns                ;
; N/A                                     ; 37.86 MHz ( period = 26.414 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1731 ; clock      ; clock    ; None                        ; None                      ; 3.883 ns                ;
; N/A                                     ; 37.86 MHz ( period = 26.414 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1729 ; clock      ; clock    ; None                        ; None                      ; 3.883 ns                ;
; N/A                                     ; 37.86 MHz ( period = 26.414 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1728 ; clock      ; clock    ; None                        ; None                      ; 3.883 ns                ;
; N/A                                     ; 37.86 MHz ( period = 26.414 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1732 ; clock      ; clock    ; None                        ; None                      ; 3.883 ns                ;
; N/A                                     ; 37.86 MHz ( period = 26.414 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1733 ; clock      ; clock    ; None                        ; None                      ; 3.883 ns                ;
; N/A                                     ; 37.86 MHz ( period = 26.414 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1730 ; clock      ; clock    ; None                        ; None                      ; 3.883 ns                ;
; N/A                                     ; 37.86 MHz ( period = 26.414 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1734 ; clock      ; clock    ; None                        ; None                      ; 3.883 ns                ;
; N/A                                     ; 37.87 MHz ( period = 26.408 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1474 ; clock      ; clock    ; None                        ; None                      ; 3.860 ns                ;
; N/A                                     ; 37.87 MHz ( period = 26.408 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1476 ; clock      ; clock    ; None                        ; None                      ; 3.860 ns                ;
; N/A                                     ; 37.87 MHz ( period = 26.408 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1477 ; clock      ; clock    ; None                        ; None                      ; 3.860 ns                ;
; N/A                                     ; 37.87 MHz ( period = 26.408 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1475 ; clock      ; clock    ; None                        ; None                      ; 3.860 ns                ;
; N/A                                     ; 37.88 MHz ( period = 26.398 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1020 ; clock      ; clock    ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; 37.88 MHz ( period = 26.398 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1018 ; clock      ; clock    ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; 37.88 MHz ( period = 26.398 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1022 ; clock      ; clock    ; None                        ; None                      ; 3.850 ns                ;
; N/A                                     ; 37.94 MHz ( period = 26.358 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~994  ; clock      ; clock    ; None                        ; None                      ; 3.825 ns                ;
; N/A                                     ; 37.96 MHz ( period = 26.344 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1797 ; clock      ; clock    ; None                        ; None                      ; 5.608 ns                ;
; N/A                                     ; 38.01 MHz ( period = 26.308 ns )                    ; control_unit:inst|alu_src                       ; single_port_ram_with_init:inst1|ram~117  ; clock      ; clock    ; None                        ; None                      ; 5.572 ns                ;
; N/A                                     ; 38.02 MHz ( period = 26.302 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1460 ; clock      ; clock    ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 38.02 MHz ( period = 26.302 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1458 ; clock      ; clock    ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 38.02 MHz ( period = 26.302 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1459 ; clock      ; clock    ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 38.02 MHz ( period = 26.302 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1462 ; clock      ; clock    ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 38.03 MHz ( period = 26.292 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~847  ; clock      ; clock    ; None                        ; None                      ; 3.827 ns                ;
; N/A                                     ; 38.03 MHz ( period = 26.292 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~844  ; clock      ; clock    ; None                        ; None                      ; 3.827 ns                ;
; N/A                                     ; 38.03 MHz ( period = 26.292 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~843  ; clock      ; clock    ; None                        ; None                      ; 3.827 ns                ;
; N/A                                     ; 38.03 MHz ( period = 26.292 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~845  ; clock      ; clock    ; None                        ; None                      ; 3.827 ns                ;
; N/A                                     ; 38.03 MHz ( period = 26.292 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~842  ; clock      ; clock    ; None                        ; None                      ; 3.827 ns                ;
; N/A                                     ; 38.03 MHz ( period = 26.292 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~846  ; clock      ; clock    ; None                        ; None                      ; 3.827 ns                ;
; N/A                                     ; 38.07 MHz ( period = 26.270 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1479 ; clock      ; clock    ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 38.07 MHz ( period = 26.270 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1473 ; clock      ; clock    ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 38.07 MHz ( period = 26.270 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1472 ; clock      ; clock    ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 38.07 MHz ( period = 26.270 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1478 ; clock      ; clock    ; None                        ; None                      ; 3.819 ns                ;
; N/A                                     ; 38.08 MHz ( period = 26.260 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1285 ; clock      ; clock    ; None                        ; None                      ; 3.791 ns                ;
; N/A                                     ; 38.08 MHz ( period = 26.260 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1282 ; clock      ; clock    ; None                        ; None                      ; 3.791 ns                ;
; N/A                                     ; 38.09 MHz ( period = 26.252 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~677  ; clock      ; clock    ; None                        ; None                      ; 5.564 ns                ;
; N/A                                     ; 38.10 MHz ( period = 26.250 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~805  ; clock      ; clock    ; None                        ; None                      ; 5.563 ns                ;
; N/A                                     ; 38.16 MHz ( period = 26.206 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1911 ; clock      ; clock    ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 38.16 MHz ( period = 26.206 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1908 ; clock      ; clock    ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 38.16 MHz ( period = 26.206 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1905 ; clock      ; clock    ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 38.16 MHz ( period = 26.206 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1904 ; clock      ; clock    ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 38.16 MHz ( period = 26.206 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1907 ; clock      ; clock    ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 38.16 MHz ( period = 26.206 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1909 ; clock      ; clock    ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 38.16 MHz ( period = 26.206 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1906 ; clock      ; clock    ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 38.16 MHz ( period = 26.206 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1910 ; clock      ; clock    ; None                        ; None                      ; 3.749 ns                ;
; N/A                                     ; 38.17 MHz ( period = 26.202 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~925  ; clock      ; clock    ; None                        ; None                      ; 5.533 ns                ;
; N/A                                     ; 38.17 MHz ( period = 26.202 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~637  ; clock      ; clock    ; None                        ; None                      ; 5.527 ns                ;
; N/A                                     ; 38.17 MHz ( period = 26.200 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~957  ; clock      ; clock    ; None                        ; None                      ; 5.532 ns                ;
; N/A                                     ; 38.17 MHz ( period = 26.196 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~861  ; clock      ; clock    ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 38.17 MHz ( period = 26.196 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1821 ; clock      ; clock    ; None                        ; None                      ; 5.536 ns                ;
; N/A                                     ; 38.18 MHz ( period = 26.194 ns )                    ; control_unit:inst|alu_src                       ; single_port_ram_with_init:inst1|ram~981  ; clock      ; clock    ; None                        ; None                      ; 5.523 ns                ;
; N/A                                     ; 38.20 MHz ( period = 26.180 ns )                    ; control_unit:inst|alu_src                       ; single_port_ram_with_init:inst1|ram~645  ; clock      ; clock    ; None                        ; None                      ; 5.516 ns                ;
; N/A                                     ; 38.24 MHz ( period = 26.154 ns )                    ; control_unit:inst|alu_src                       ; single_port_ram_with_init:inst1|ram~85   ; clock      ; clock    ; None                        ; None                      ; 5.509 ns                ;
; N/A                                     ; 38.26 MHz ( period = 26.140 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1573 ; clock      ; clock    ; None                        ; None                      ; 3.717 ns                ;
; N/A                                     ; 38.28 MHz ( period = 26.124 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~581  ; clock      ; clock    ; None                        ; None                      ; 5.493 ns                ;
; N/A                                     ; 38.30 MHz ( period = 26.112 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~359  ; clock      ; clock    ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 38.30 MHz ( period = 26.112 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1527 ; clock      ; clock    ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 38.30 MHz ( period = 26.112 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1522 ; clock      ; clock    ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 38.30 MHz ( period = 26.112 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~353  ; clock      ; clock    ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 38.30 MHz ( period = 26.112 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~356  ; clock      ; clock    ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 38.30 MHz ( period = 26.112 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1523 ; clock      ; clock    ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 38.30 MHz ( period = 26.112 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~352  ; clock      ; clock    ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 38.30 MHz ( period = 26.112 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~355  ; clock      ; clock    ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 38.30 MHz ( period = 26.112 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~354  ; clock      ; clock    ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 38.30 MHz ( period = 26.112 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~358  ; clock      ; clock    ; None                        ; None                      ; 3.719 ns                ;
; N/A                                     ; 38.31 MHz ( period = 26.104 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1005 ; clock      ; clock    ; None                        ; None                      ; 5.467 ns                ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; register_file:inst5|s1[2]                       ; single_port_ram_with_init:inst1|ram~847  ; clock      ; clock    ; None                        ; None                      ; 12.113 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; register_file:inst5|s1[2]                       ; single_port_ram_with_init:inst1|ram~844  ; clock      ; clock    ; None                        ; None                      ; 12.113 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; register_file:inst5|s1[2]                       ; single_port_ram_with_init:inst1|ram~843  ; clock      ; clock    ; None                        ; None                      ; 12.113 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~685  ; clock      ; clock    ; None                        ; None                      ; 5.465 ns                ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; register_file:inst5|s1[2]                       ; single_port_ram_with_init:inst1|ram~845  ; clock      ; clock    ; None                        ; None                      ; 12.113 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; register_file:inst5|s1[2]                       ; single_port_ram_with_init:inst1|ram~842  ; clock      ; clock    ; None                        ; None                      ; 12.113 ns               ;
; N/A                                     ; 38.31 MHz ( period = 26.100 ns )                    ; register_file:inst5|s1[2]                       ; single_port_ram_with_init:inst1|ram~846  ; clock      ; clock    ; None                        ; None                      ; 12.113 ns               ;
; N/A                                     ; 38.33 MHz ( period = 26.090 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~947  ; clock      ; clock    ; None                        ; None                      ; 3.718 ns                ;
; N/A                                     ; 38.33 MHz ( period = 26.090 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1026 ; clock      ; clock    ; None                        ; None                      ; 5.473 ns                ;
; N/A                                     ; 38.33 MHz ( period = 26.088 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1436 ; clock      ; clock    ; None                        ; None                      ; 3.701 ns                ;
; N/A                                     ; 38.33 MHz ( period = 26.088 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1434 ; clock      ; clock    ; None                        ; None                      ; 3.701 ns                ;
; N/A                                     ; 38.34 MHz ( period = 26.082 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~373  ; clock      ; clock    ; None                        ; None                      ; 5.475 ns                ;
; N/A                                     ; 38.34 MHz ( period = 26.082 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1090 ; clock      ; clock    ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 38.36 MHz ( period = 26.072 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~914  ; clock      ; clock    ; None                        ; None                      ; 5.465 ns                ;
; N/A                                     ; 38.36 MHz ( period = 26.070 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~501  ; clock      ; clock    ; None                        ; None                      ; 5.469 ns                ;
; N/A                                     ; 38.36 MHz ( period = 26.068 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~21   ; clock      ; clock    ; None                        ; None                      ; 5.462 ns                ;
; N/A                                     ; 38.37 MHz ( period = 26.064 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~5    ; clock      ; clock    ; None                        ; None                      ; 5.460 ns                ;
; N/A                                     ; 38.37 MHz ( period = 26.062 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1335 ; clock      ; clock    ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 38.37 MHz ( period = 26.062 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1329 ; clock      ; clock    ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 38.37 MHz ( period = 26.062 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1332 ; clock      ; clock    ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 38.37 MHz ( period = 26.062 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1331 ; clock      ; clock    ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 38.37 MHz ( period = 26.062 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1334 ; clock      ; clock    ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 38.37 MHz ( period = 26.062 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1328 ; clock      ; clock    ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 38.37 MHz ( period = 26.062 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1330 ; clock      ; clock    ; None                        ; None                      ; 3.696 ns                ;
; N/A                                     ; 38.38 MHz ( period = 26.056 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1412 ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A                                     ; 38.38 MHz ( period = 26.056 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1409 ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A                                     ; 38.38 MHz ( period = 26.056 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1413 ; clock      ; clock    ; None                        ; None                      ; 3.710 ns                ;
; N/A                                     ; 38.38 MHz ( period = 26.054 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1282 ; clock      ; clock    ; None                        ; None                      ; 5.456 ns                ;
; N/A                                     ; 38.38 MHz ( period = 26.052 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1069 ; clock      ; clock    ; None                        ; None                      ; 5.458 ns                ;
; N/A                                     ; 38.39 MHz ( period = 26.050 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~231  ; clock      ; clock    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 38.39 MHz ( period = 26.050 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~228  ; clock      ; clock    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 38.39 MHz ( period = 26.050 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~227  ; clock      ; clock    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 38.39 MHz ( period = 26.050 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~225  ; clock      ; clock    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 38.39 MHz ( period = 26.050 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1089 ; clock      ; clock    ; None                        ; None                      ; 5.453 ns                ;
; N/A                                     ; 38.39 MHz ( period = 26.050 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~226  ; clock      ; clock    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 38.39 MHz ( period = 26.050 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~230  ; clock      ; clock    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 38.39 MHz ( period = 26.050 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~229  ; clock      ; clock    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 38.39 MHz ( period = 26.050 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1037 ; clock      ; clock    ; None                        ; None                      ; 5.457 ns                ;
; N/A                                     ; 38.39 MHz ( period = 26.050 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~224  ; clock      ; clock    ; None                        ; None                      ; 3.650 ns                ;
; N/A                                     ; 38.40 MHz ( period = 26.044 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~29   ; clock      ; clock    ; None                        ; None                      ; 5.449 ns                ;
; N/A                                     ; 38.41 MHz ( period = 26.034 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1861 ; clock      ; clock    ; None                        ; None                      ; 5.441 ns                ;
; N/A                                     ; 38.42 MHz ( period = 26.026 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1477 ; clock      ; clock    ; None                        ; None                      ; 5.437 ns                ;
; N/A                                     ; 38.43 MHz ( period = 26.024 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1357 ; clock      ; clock    ; None                        ; None                      ; 5.437 ns                ;
; N/A                                     ; 38.43 MHz ( period = 26.022 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~541  ; clock      ; clock    ; None                        ; None                      ; 5.438 ns                ;
; N/A                                     ; 38.44 MHz ( period = 26.016 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1083 ; clock      ; clock    ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 38.44 MHz ( period = 26.016 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1082 ; clock      ; clock    ; None                        ; None                      ; 3.659 ns                ;
; N/A                                     ; 38.44 MHz ( period = 26.016 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1222 ; clock      ; clock    ; None                        ; None                      ; 5.431 ns                ;
; N/A                                     ; 38.44 MHz ( period = 26.014 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~917  ; clock      ; clock    ; None                        ; None                      ; 5.436 ns                ;
; N/A                                     ; 38.44 MHz ( period = 26.014 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~1254 ; clock      ; clock    ; None                        ; None                      ; 5.430 ns                ;
; N/A                                     ; 38.45 MHz ( period = 26.006 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~277  ; clock      ; clock    ; None                        ; None                      ; 5.436 ns                ;
; N/A                                     ; 38.46 MHz ( period = 26.004 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1540 ; clock      ; clock    ; None                        ; None                      ; 3.649 ns                ;
; N/A                                     ; 38.46 MHz ( period = 26.004 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1537 ; clock      ; clock    ; None                        ; None                      ; 3.649 ns                ;
; N/A                                     ; 38.46 MHz ( period = 26.004 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1542 ; clock      ; clock    ; None                        ; None                      ; 3.649 ns                ;
; N/A                                     ; 38.46 MHz ( period = 26.004 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1539 ; clock      ; clock    ; None                        ; None                      ; 3.649 ns                ;
; N/A                                     ; 38.46 MHz ( period = 26.004 ns )                    ; control_unit:inst|set_ctrl[0]                   ; single_port_ram_with_init:inst1|ram~549  ; clock      ; clock    ; None                        ; None                      ; 5.429 ns                ;
; N/A                                     ; 38.46 MHz ( period = 26.004 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1541 ; clock      ; clock    ; None                        ; None                      ; 3.649 ns                ;
; N/A                                     ; 38.46 MHz ( period = 26.004 ns )                    ; control_unit:inst|mem_write                     ; single_port_ram_with_init:inst1|ram~1536 ; clock      ; clock    ; None                        ; None                      ; 3.649 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                 ;                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------+------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[1]  ; clock      ; clock    ; None                       ; None                       ; 4.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[1]  ; clock      ; clock    ; None                       ; None                       ; 5.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[1]  ; clock      ; clock    ; None                       ; None                       ; 5.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[6]  ; clock      ; clock    ; None                       ; None                       ; 5.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[1]      ; clock      ; clock    ; None                       ; None                       ; 5.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[3]  ; clock      ; clock    ; None                       ; None                       ; 5.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[5]  ; clock      ; clock    ; None                       ; None                       ; 5.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[5]      ; clock      ; clock    ; None                       ; None                       ; 5.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[2]  ; clock      ; clock    ; None                       ; None                       ; 5.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[6]  ; clock      ; clock    ; None                       ; None                       ; 5.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[6]  ; clock      ; clock    ; None                       ; None                       ; 5.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[1]      ; clock      ; clock    ; None                       ; None                       ; 6.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[1]      ; clock      ; clock    ; None                       ; None                       ; 6.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[3]  ; clock      ; clock    ; None                       ; None                       ; 5.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[5]  ; clock      ; clock    ; None                       ; None                       ; 5.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[4]  ; clock      ; clock    ; None                       ; None                       ; 5.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[3]  ; clock      ; clock    ; None                       ; None                       ; 5.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[5]  ; clock      ; clock    ; None                       ; None                       ; 5.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[5]      ; clock      ; clock    ; None                       ; None                       ; 6.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[2]  ; clock      ; clock    ; None                       ; None                       ; 5.911 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[5]      ; clock      ; clock    ; None                       ; None                       ; 6.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[2]  ; clock      ; clock    ; None                       ; None                       ; 5.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[6]                       ; alu:inst4|branch_not_taken[6]  ; clock      ; clock    ; None                       ; None                       ; 1.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[5]                           ; alu:inst4|branch_taken[5]      ; clock      ; clock    ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_file:inst5|t1[7]                           ; alu:inst4|branch_not_taken[1]  ; clock      ; clock    ; None                       ; None                       ; 9.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[7]  ; clock      ; clock    ; None                       ; None                       ; 5.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[4]  ; clock      ; clock    ; None                       ; None                       ; 6.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[15]                      ; alu:inst4|branch_not_taken[15] ; clock      ; clock    ; None                       ; None                       ; 1.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[4]  ; clock      ; clock    ; None                       ; None                       ; 6.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[9]  ; clock      ; clock    ; None                       ; None                       ; 5.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[10] ; clock      ; clock    ; None                       ; None                       ; 6.008 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[8]  ; clock      ; clock    ; None                       ; None                       ; 6.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[3]      ; clock      ; clock    ; None                       ; None                       ; 6.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[11] ; clock      ; clock    ; None                       ; None                       ; 6.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[7]  ; clock      ; clock    ; None                       ; None                       ; 6.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[7]  ; clock      ; clock    ; None                       ; None                       ; 6.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[9]  ; clock      ; clock    ; None                       ; None                       ; 6.295 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[2]      ; clock      ; clock    ; None                       ; None                       ; 6.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[13] ; clock      ; clock    ; None                       ; None                       ; 6.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[9]  ; clock      ; clock    ; None                       ; None                       ; 6.329 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[12]                          ; alu:inst4|branch_taken[12]     ; clock      ; clock    ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[13]                          ; alu:inst4|branch_taken[13]     ; clock      ; clock    ; None                       ; None                       ; 1.720 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[15]                          ; alu:inst4|branch_taken[15]     ; clock      ; clock    ; None                       ; None                       ; 1.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[5]                       ; alu:inst4|branch_not_taken[5]  ; clock      ; clock    ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[10] ; clock      ; clock    ; None                       ; None                       ; 6.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[15] ; clock      ; clock    ; None                       ; None                       ; 6.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[14] ; clock      ; clock    ; None                       ; None                       ; 6.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[10] ; clock      ; clock    ; None                       ; None                       ; 6.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[8]  ; clock      ; clock    ; None                       ; None                       ; 6.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[4]      ; clock      ; clock    ; None                       ; None                       ; 6.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[6]      ; clock      ; clock    ; None                       ; None                       ; 6.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[3]      ; clock      ; clock    ; None                       ; None                       ; 6.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[8]  ; clock      ; clock    ; None                       ; None                       ; 6.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[7]      ; clock      ; clock    ; None                       ; None                       ; 6.589 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_not_taken[12] ; clock      ; clock    ; None                       ; None                       ; 6.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[11] ; clock      ; clock    ; None                       ; None                       ; 6.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[3]      ; clock      ; clock    ; None                       ; None                       ; 6.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_file:inst5|t1[7]                           ; alu:inst4|branch_not_taken[6]  ; clock      ; clock    ; None                       ; None                       ; 10.039 ns                ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[1]                           ; alu:inst4|branch_taken[1]      ; clock      ; clock    ; None                       ; None                       ; 1.846 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[3]                       ; alu:inst4|branch_not_taken[3]  ; clock      ; clock    ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[11] ; clock      ; clock    ; None                       ; None                       ; 6.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_file:inst5|t1[7]                           ; alu:inst4|branch_taken[1]      ; clock      ; clock    ; None                       ; None                       ; 10.358 ns                ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[2]      ; clock      ; clock    ; None                       ; None                       ; 6.793 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[8]      ; clock      ; clock    ; None                       ; None                       ; 6.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[13] ; clock      ; clock    ; None                       ; None                       ; 6.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[10]     ; clock      ; clock    ; None                       ; None                       ; 6.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[9]      ; clock      ; clock    ; None                       ; None                       ; 6.679 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_file:inst5|t1[7]                           ; alu:inst4|branch_not_taken[3]  ; clock      ; clock    ; None                       ; None                       ; 10.113 ns                ;
; Not operational: Clock Skew > Data Delay ; register_file:inst5|t1[7]                           ; alu:inst4|branch_not_taken[5]  ; clock      ; clock    ; None                       ; None                       ; 10.119 ns                ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[2]      ; clock      ; clock    ; None                       ; None                       ; 6.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[5]                       ; alu:inst4|branch_not_taken[6]  ; clock      ; clock    ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[13] ; clock      ; clock    ; None                       ; None                       ; 6.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[15] ; clock      ; clock    ; None                       ; None                       ; 6.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[14] ; clock      ; clock    ; None                       ; None                       ; 6.607 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[1]                           ; alu:inst4|branch_taken[5]      ; clock      ; clock    ; None                       ; None                       ; 1.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[12]     ; clock      ; clock    ; None                       ; None                       ; 6.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[1]                       ; alu:inst4|branch_not_taken[1]  ; clock      ; clock    ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[4]      ; clock      ; clock    ; None                       ; None                       ; 6.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[6]      ; clock      ; clock    ; None                       ; None                       ; 6.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[15] ; clock      ; clock    ; None                       ; None                       ; 6.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[13]                      ; alu:inst4|branch_not_taken[13] ; clock      ; clock    ; None                       ; None                       ; 2.019 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[10]                          ; alu:inst4|branch_taken[10]     ; clock      ; clock    ; None                       ; None                       ; 2.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[14] ; clock      ; clock    ; None                       ; None                       ; 6.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[14]                      ; alu:inst4|branch_not_taken[14] ; clock      ; clock    ; None                       ; None                       ; 2.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_file:inst5|t1[7]                           ; alu:inst4|branch_taken[5]      ; clock      ; clock    ; None                       ; None                       ; 10.511 ns                ;
; Not operational: Clock Skew > Data Delay ; register_file:inst5|t1[7]                           ; alu:inst4|branch_not_taken[2]  ; clock      ; clock    ; None                       ; None                       ; 10.232 ns                ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[7]                           ; alu:inst4|branch_taken[7]      ; clock      ; clock    ; None                       ; None                       ; 2.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[12]                      ; alu:inst4|branch_not_taken[12] ; clock      ; clock    ; None                       ; None                       ; 2.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[4]      ; clock      ; clock    ; None                       ; None                       ; 6.935 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[14]                          ; alu:inst4|branch_taken[14]     ; clock      ; clock    ; None                       ; None                       ; 2.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[6]      ; clock      ; clock    ; None                       ; None                       ; 6.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[7]      ; clock      ; clock    ; None                       ; None                       ; 6.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_not_taken[12] ; clock      ; clock    ; None                       ; None                       ; 6.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[3]                           ; alu:inst4|branch_taken[5]      ; clock      ; clock    ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[13]     ; clock      ; clock    ; None                       ; None                       ; 6.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[10]                      ; alu:inst4|branch_not_taken[10] ; clock      ; clock    ; None                       ; None                       ; 2.060 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[7]      ; clock      ; clock    ; None                       ; None                       ; 6.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_not_taken[12] ; clock      ; clock    ; None                       ; None                       ; 6.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[3]                       ; alu:inst4|branch_not_taken[6]  ; clock      ; clock    ; None                       ; None                       ; 2.095 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[12]                          ; alu:inst4|branch_taken[13]     ; clock      ; clock    ; None                       ; None                       ; 2.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[4]                           ; alu:inst4|branch_taken[5]      ; clock      ; clock    ; None                       ; None                       ; 2.103 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[2]                           ; alu:inst4|branch_taken[5]      ; clock      ; clock    ; None                       ; None                       ; 2.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[9]                           ; alu:inst4|branch_taken[9]      ; clock      ; clock    ; None                       ; None                       ; 2.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[8]      ; clock      ; clock    ; None                       ; None                       ; 7.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[11]     ; clock      ; clock    ; None                       ; None                       ; 6.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[10]     ; clock      ; clock    ; None                       ; None                       ; 7.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[9]      ; clock      ; clock    ; None                       ; None                       ; 7.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[9]                       ; alu:inst4|branch_not_taken[9]  ; clock      ; clock    ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[11]                      ; alu:inst4|branch_not_taken[11] ; clock      ; clock    ; None                       ; None                       ; 2.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[8]      ; clock      ; clock    ; None                       ; None                       ; 7.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_file:inst5|t1[7]                           ; alu:inst4|branch_not_taken[4]  ; clock      ; clock    ; None                       ; None                       ; 10.362 ns                ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[10]     ; clock      ; clock    ; None                       ; None                       ; 7.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[11]                          ; alu:inst4|branch_taken[11]     ; clock      ; clock    ; None                       ; None                       ; 2.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[9]      ; clock      ; clock    ; None                       ; None                       ; 7.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[3]                       ; alu:inst4|branch_not_taken[5]  ; clock      ; clock    ; None                       ; None                       ; 2.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[12]     ; clock      ; clock    ; None                       ; None                       ; 7.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[13]                          ; alu:inst4|branch_taken[14]     ; clock      ; clock    ; None                       ; None                       ; 2.220 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[12]                      ; alu:inst4|branch_not_taken[13] ; clock      ; clock    ; None                       ; None                       ; 2.221 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[13]                          ; alu:inst4|branch_taken[15]     ; clock      ; clock    ; None                       ; None                       ; 2.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[6]                       ; alu:inst4|branch_not_taken[7]  ; clock      ; clock    ; None                       ; None                       ; 2.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[14]     ; clock      ; clock    ; None                       ; None                       ; 7.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[12]     ; clock      ; clock    ; None                       ; None                       ; 7.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[3]                       ; alu:inst4|branch_taken[15]     ; clock      ; clock    ; None                       ; None                       ; 7.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[4]                       ; alu:inst4|branch_not_taken[6]  ; clock      ; clock    ; None                       ; None                       ; 2.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[4]                       ; alu:inst4|branch_not_taken[4]  ; clock      ; clock    ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[6]                       ; alu:inst4|branch_not_taken[9]  ; clock      ; clock    ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[12]                          ; alu:inst4|branch_taken[14]     ; clock      ; clock    ; None                       ; None                       ; 2.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[3]                           ; alu:inst4|branch_taken[3]      ; clock      ; clock    ; None                       ; None                       ; 2.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[13]     ; clock      ; clock    ; None                       ; None                       ; 7.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[8]                       ; alu:inst4|branch_not_taken[8]  ; clock      ; clock    ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[12]                      ; alu:inst4|branch_not_taken[15] ; clock      ; clock    ; None                       ; None                       ; 2.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[12]                          ; alu:inst4|branch_taken[15]     ; clock      ; clock    ; None                       ; None                       ; 2.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[12]                      ; alu:inst4|branch_not_taken[14] ; clock      ; clock    ; None                       ; None                       ; 2.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[13]     ; clock      ; clock    ; None                       ; None                       ; 7.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[6]                           ; alu:inst4|branch_taken[6]      ; clock      ; clock    ; None                       ; None                       ; 2.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[14]                      ; alu:inst4|branch_not_taken[15] ; clock      ; clock    ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[7]                       ; alu:inst4|branch_not_taken[7]  ; clock      ; clock    ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[6]                       ; alu:inst4|branch_not_taken[10] ; clock      ; clock    ; None                       ; None                       ; 2.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[11]                          ; alu:inst4|branch_taken[12]     ; clock      ; clock    ; None                       ; None                       ; 2.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[4]                       ; alu:inst4|branch_not_taken[5]  ; clock      ; clock    ; None                       ; None                       ; 2.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[11]     ; clock      ; clock    ; None                       ; None                       ; 7.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[14]                          ; alu:inst4|branch_taken[15]     ; clock      ; clock    ; None                       ; None                       ; 2.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[6]                       ; alu:inst4|branch_not_taken[8]  ; clock      ; clock    ; None                       ; None                       ; 2.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[2]                       ; alu:inst4|branch_not_taken[2]  ; clock      ; clock    ; None                       ; None                       ; 2.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_file:inst5|t1[7]                           ; alu:inst4|branch_not_taken[7]  ; clock      ; clock    ; None                       ; None                       ; 10.573 ns                ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[11]     ; clock      ; clock    ; None                       ; None                       ; 7.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[13]                      ; alu:inst4|branch_not_taken[15] ; clock      ; clock    ; None                       ; None                       ; 2.387 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[13]                      ; alu:inst4|branch_not_taken[14] ; clock      ; clock    ; None                       ; None                       ; 2.404 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[10]                          ; alu:inst4|branch_taken[12]     ; clock      ; clock    ; None                       ; None                       ; 2.397 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[11]                          ; alu:inst4|branch_taken[13]     ; clock      ; clock    ; None                       ; None                       ; 2.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[3]                       ; alu:inst4|branch_not_taken[4]  ; clock      ; clock    ; None                       ; None                       ; 2.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_file:inst5|t1[7]                           ; alu:inst4|branch_not_taken[9]  ; clock      ; clock    ; None                       ; None                       ; 10.616 ns                ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[6]                       ; alu:inst4|branch_not_taken[11] ; clock      ; clock    ; None                       ; None                       ; 2.419 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[2]                           ; alu:inst4|branch_taken[2]      ; clock      ; clock    ; None                       ; None                       ; 2.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[7]                           ; alu:inst4|branch_taken[8]      ; clock      ; clock    ; None                       ; None                       ; 2.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[5]                           ; alu:inst4|branch_taken[6]      ; clock      ; clock    ; None                       ; None                       ; 2.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[7]                           ; alu:inst4|branch_taken[10]     ; clock      ; clock    ; None                       ; None                       ; 2.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[9]                           ; alu:inst4|branch_taken[10]     ; clock      ; clock    ; None                       ; None                       ; 2.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[7]                           ; alu:inst4|branch_taken[9]      ; clock      ; clock    ; None                       ; None                       ; 2.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[1]                       ; alu:inst4|branch_not_taken[6]  ; clock      ; clock    ; None                       ; None                       ; 2.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[14]     ; clock      ; clock    ; None                       ; None                       ; 7.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[2]                       ; alu:inst4|branch_taken[15]     ; clock      ; clock    ; None                       ; None                       ; 7.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[10]                      ; alu:inst4|branch_not_taken[11] ; clock      ; clock    ; None                       ; None                       ; 2.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[5]                           ; alu:inst4|branch_taken[7]      ; clock      ; clock    ; None                       ; None                       ; 2.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[10]                          ; alu:inst4|branch_taken[13]     ; clock      ; clock    ; None                       ; None                       ; 2.469 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_file:inst5|t1[7]                           ; alu:inst4|branch_not_taken[10] ; clock      ; clock    ; None                       ; None                       ; 10.672 ns                ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[5]                       ; alu:inst4|branch_not_taken[7]  ; clock      ; clock    ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[8]                       ; alu:inst4|branch_not_taken[9]  ; clock      ; clock    ; None                       ; None                       ; 2.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[14]     ; clock      ; clock    ; None                       ; None                       ; 7.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[8]                           ; alu:inst4|branch_taken[8]      ; clock      ; clock    ; None                       ; None                       ; 2.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[2]                       ; alu:inst4|branch_not_taken[6]  ; clock      ; clock    ; None                       ; None                       ; 2.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; control_unit:inst|alu_func[1]                       ; alu:inst4|branch_taken[15]     ; clock      ; clock    ; None                       ; None                       ; 7.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[4]                           ; alu:inst4|branch_taken[4]      ; clock      ; clock    ; None                       ; None                       ; 2.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[7]                           ; alu:inst4|branch_taken[12]     ; clock      ; clock    ; None                       ; None                       ; 2.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[6]                       ; alu:inst4|branch_not_taken[13] ; clock      ; clock    ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[9]                           ; alu:inst4|branch_taken[12]     ; clock      ; clock    ; None                       ; None                       ; 2.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_file:inst5|t1[7]                           ; alu:inst4|branch_not_taken[8]  ; clock      ; clock    ; None                       ; None                       ; 10.700 ns                ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[1]                           ; alu:inst4|branch_taken[3]      ; clock      ; clock    ; None                       ; None                       ; 2.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[5]                       ; alu:inst4|branch_not_taken[9]  ; clock      ; clock    ; None                       ; None                       ; 2.534 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[9]                       ; alu:inst4|branch_not_taken[10] ; clock      ; clock    ; None                       ; None                       ; 2.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[1]                       ; alu:inst4|branch_not_taken[3]  ; clock      ; clock    ; None                       ; None                       ; 2.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[1]                       ; alu:inst4|branch_not_taken[5]  ; clock      ; clock    ; None                       ; None                       ; 2.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[10]                          ; alu:inst4|branch_taken[11]     ; clock      ; clock    ; None                       ; None                       ; 2.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[10]                      ; alu:inst4|branch_not_taken[13] ; clock      ; clock    ; None                       ; None                       ; 2.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_file:inst5|t1[7]                           ; alu:inst4|branch_taken[3]      ; clock      ; clock    ; None                       ; None                       ; 11.036 ns                ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[8]                       ; alu:inst4|branch_not_taken[10] ; clock      ; clock    ; None                       ; None                       ; 2.560 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[5]                           ; alu:inst4|branch_taken[8]      ; clock      ; clock    ; None                       ; None                       ; 2.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[11]                      ; alu:inst4|branch_not_taken[13] ; clock      ; clock    ; None                       ; None                       ; 2.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[5]                           ; alu:inst4|branch_taken[10]     ; clock      ; clock    ; None                       ; None                       ; 2.552 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[5]                           ; alu:inst4|branch_taken[9]      ; clock      ; clock    ; None                       ; None                       ; 2.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[6]                       ; alu:inst4|branch_not_taken[15] ; clock      ; clock    ; None                       ; None                       ; 2.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[7]                           ; alu:inst4|branch_taken[13]     ; clock      ; clock    ; None                       ; None                       ; 2.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; register_file:inst5|t1[7]                           ; alu:inst4|branch_not_taken[11] ; clock      ; clock    ; None                       ; None                       ; 10.769 ns                ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[9]                           ; alu:inst4|branch_taken[13]     ; clock      ; clock    ; None                       ; None                       ; 2.585 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[6]                       ; alu:inst4|branch_not_taken[14] ; clock      ; clock    ; None                       ; None                       ; 2.578 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[2]                       ; alu:inst4|branch_not_taken[3]  ; clock      ; clock    ; None                       ; None                       ; 2.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[2]                       ; alu:inst4|branch_not_taken[5]  ; clock      ; clock    ; None                       ; None                       ; 2.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[11]                          ; alu:inst4|branch_taken[14]     ; clock      ; clock    ; None                       ; None                       ; 2.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_not_taken[5]                       ; alu:inst4|branch_not_taken[10] ; clock      ; clock    ; None                       ; None                       ; 2.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; alu:inst4|branch_taken[11]                          ; alu:inst4|branch_taken[15]     ; clock      ; clock    ; None                       ; None                       ; 2.589 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+--------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+------+------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                     ; To Clock ;
+-------+--------------+------------+------+------------------------+----------+
; N/A   ; None         ; 1.035 ns   ; init ; fetch_unit:inst9|pc[6] ; clock    ;
; N/A   ; None         ; 1.034 ns   ; init ; fetch_unit:inst9|pc[1] ; clock    ;
; N/A   ; None         ; 1.034 ns   ; init ; fetch_unit:inst9|pc[3] ; clock    ;
; N/A   ; None         ; 1.028 ns   ; init ; fetch_unit:inst9|pc[0] ; clock    ;
; N/A   ; None         ; 1.024 ns   ; init ; fetch_unit:inst9|pc[7] ; clock    ;
; N/A   ; None         ; 1.023 ns   ; init ; fetch_unit:inst9|pc[2] ; clock    ;
; N/A   ; None         ; 0.852 ns   ; init ; fetch_unit:inst9|pc[4] ; clock    ;
; N/A   ; None         ; 0.846 ns   ; init ; fetch_unit:inst9|pc[5] ; clock    ;
+-------+--------------+------------+------+------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+--------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                            ; To                 ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+--------------------+------------+
; N/A                                     ; None                                                ; 25.902 ns  ; control_unit:inst|set_ctrl[0]                   ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 25.659 ns  ; control_unit:inst|alu_src                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 24.941 ns  ; instruction_rom_prog1:inst10|instruction_out[3] ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 24.575 ns  ; alu:inst4|branch_taken[15]                      ; bran_taken[15]     ; clock      ;
; N/A                                     ; None                                                ; 24.460 ns  ; instruction_rom_prog1:inst10|instruction_out[4] ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 24.354 ns  ; alu:inst4|branch_taken[5]                       ; bran_taken[5]      ; clock      ;
; N/A                                     ; None                                                ; 24.308 ns  ; alu:inst4|branch_taken[11]                      ; bran_taken[11]     ; clock      ;
; N/A                                     ; None                                                ; 24.302 ns  ; instruction_rom_prog1:inst10|instruction_out[0] ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 24.298 ns  ; alu:inst4|branch_taken[8]                       ; bran_taken[8]      ; clock      ;
; N/A                                     ; None                                                ; 24.287 ns  ; instruction_rom_prog1:inst10|instruction_out[2] ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 24.258 ns  ; alu:inst4|branch_taken[10]                      ; bran_taken[10]     ; clock      ;
; N/A                                     ; None                                                ; 24.217 ns  ; instruction_rom_prog1:inst10|instruction_out[1] ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 24.136 ns  ; register_file:inst5|branch[5]                   ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 24.109 ns  ; alu:inst4|branch_taken[13]                      ; bran_taken[13]     ; clock      ;
; N/A                                     ; None                                                ; 24.106 ns  ; control_unit:inst|alu_func[2]                   ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 24.101 ns  ; alu:inst4|branch_taken[2]                       ; bran_taken[2]      ; clock      ;
; N/A                                     ; None                                                ; 24.099 ns  ; alu:inst4|branch_not_taken[13]                  ; bran_not_taken[13] ; clock      ;
; N/A                                     ; None                                                ; 24.088 ns  ; alu:inst4|branch_taken[14]                      ; bran_taken[14]     ; clock      ;
; N/A                                     ; None                                                ; 24.084 ns  ; alu:inst4|branch_taken[6]                       ; bran_taken[6]      ; clock      ;
; N/A                                     ; None                                                ; 24.079 ns  ; alu:inst4|branch_taken[3]                       ; bran_taken[3]      ; clock      ;
; N/A                                     ; None                                                ; 24.070 ns  ; alu:inst4|branch_not_taken[6]                   ; bran_not_taken[6]  ; clock      ;
; N/A                                     ; None                                                ; 24.059 ns  ; alu:inst4|branch_taken[7]                       ; bran_taken[7]      ; clock      ;
; N/A                                     ; None                                                ; 24.050 ns  ; alu:inst4|branch_taken[1]                       ; bran_taken[1]      ; clock      ;
; N/A                                     ; None                                                ; 24.039 ns  ; register_file:inst5|imm[5]                      ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.984 ns  ; alu:inst4|branch_not_taken[14]                  ; bran_not_taken[14] ; clock      ;
; N/A                                     ; None                                                ; 23.954 ns  ; alu:inst4|branch_not_taken[2]                   ; bran_not_taken[2]  ; clock      ;
; N/A                                     ; None                                                ; 23.943 ns  ; control_unit:inst|alu_spec_func[0]              ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.935 ns  ; control_unit:inst|set_ctrl[0]                   ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 23.934 ns  ; control_unit:inst|alu_func[3]                   ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.880 ns  ; alu:inst4|branch_taken[9]                       ; bran_taken[9]      ; clock      ;
; N/A                                     ; None                                                ; 23.869 ns  ; alu:inst4|branch_taken[4]                       ; bran_taken[4]      ; clock      ;
; N/A                                     ; None                                                ; 23.864 ns  ; alu:inst4|branch_taken[12]                      ; bran_taken[12]     ; clock      ;
; N/A                                     ; None                                                ; 23.854 ns  ; register_file:inst5|t2[5]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.814 ns  ; alu:inst4|branch_not_taken[3]                   ; bran_not_taken[3]  ; clock      ;
; N/A                                     ; None                                                ; 23.806 ns  ; alu:inst4|branch_not_taken[12]                  ; bran_not_taken[12] ; clock      ;
; N/A                                     ; None                                                ; 23.801 ns  ; alu:inst4|branch_not_taken[4]                   ; bran_not_taken[4]  ; clock      ;
; N/A                                     ; None                                                ; 23.785 ns  ; alu:inst4|branch_not_taken[1]                   ; bran_not_taken[1]  ; clock      ;
; N/A                                     ; None                                                ; 23.784 ns  ; alu:inst4|branch_not_taken[10]                  ; bran_not_taken[10] ; clock      ;
; N/A                                     ; None                                                ; 23.780 ns  ; alu:inst4|branch_not_taken[9]                   ; bran_not_taken[9]  ; clock      ;
; N/A                                     ; None                                                ; 23.776 ns  ; alu:inst4|branch_not_taken[15]                  ; bran_not_taken[15] ; clock      ;
; N/A                                     ; None                                                ; 23.692 ns  ; control_unit:inst|alu_src                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 23.690 ns  ; register_file:inst5|t2[6]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.683 ns  ; register_file:inst5|s3[0]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.669 ns  ; register_file:inst5|t1[5]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.632 ns  ; register_file:inst5|s2[6]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.630 ns  ; alu:inst4|branch_not_taken[7]                   ; bran_not_taken[7]  ; clock      ;
; N/A                                     ; None                                                ; 23.621 ns  ; register_file:inst5|s1[6]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.606 ns  ; register_file:inst5|t1[6]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.600 ns  ; alu:inst4|branch_not_taken[11]                  ; bran_not_taken[11] ; clock      ;
; N/A                                     ; None                                                ; 23.587 ns  ; alu:inst4|branch_not_taken[8]                   ; bran_not_taken[8]  ; clock      ;
; N/A                                     ; None                                                ; 23.572 ns  ; alu:inst4|branch_not_taken[5]                   ; bran_not_taken[5]  ; clock      ;
; N/A                                     ; None                                                ; 23.571 ns  ; register_file:inst5|s1[2]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.467 ns  ; register_file:inst5|branch[6]                   ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.452 ns  ; register_file:inst5|s3[3]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.430 ns  ; register_file:inst5|imm[6]                      ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.425 ns  ; register_file:inst5|s3[6]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.416 ns  ; register_file:inst5|s1[7]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.396 ns  ; register_file:inst5|t2[2]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.357 ns  ; register_file:inst5|s1[0]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.333 ns  ; register_file:inst5|imm[2]                      ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.326 ns  ; register_file:inst5|t2[3]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.301 ns  ; register_file:inst5|t1[3]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.290 ns  ; control_unit:inst|set_ctrl[0]                   ; bran_not_taken[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.268 ns  ; register_file:inst5|branch[4]                   ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.264 ns  ; register_file:inst5|t1[4]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.260 ns  ; register_file:inst5|t2[0]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.245 ns  ; register_file:inst5|branch[3]                   ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.227 ns  ; register_file:inst5|branch[2]                   ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.204 ns  ; register_file:inst5|s1[3]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.197 ns  ; register_file:inst5|t1[1]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.192 ns  ; register_file:inst5|imm[3]                      ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.176 ns  ; register_file:inst5|imm[4]                      ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.168 ns  ; register_file:inst5|t2[7]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.151 ns  ; control_unit:inst|set_ctrl[0]                   ; alu_result[1]      ; clock      ;
; N/A                                     ; None                                                ; 23.143 ns  ; control_unit:inst|set_ctrl[0]                   ; alu_result[5]      ; clock      ;
; N/A                                     ; None                                                ; 23.125 ns  ; register_file:inst5|t1[0]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.115 ns  ; register_file:inst5|t2[1]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.104 ns  ; control_unit:inst|set_ctrl[0]                   ; alu_result[4]      ; clock      ;
; N/A                                     ; None                                                ; 23.070 ns  ; register_file:inst5|t2[4]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.066 ns  ; register_file:inst5|branch[0]                   ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.056 ns  ; register_file:inst5|imm[1]                      ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.052 ns  ; register_file:inst5|s3[2]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.049 ns  ; register_file:inst5|t1[2]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.047 ns  ; control_unit:inst|alu_src                       ; bran_not_taken[0]  ; clock      ;
; N/A                                     ; None                                                ; 23.044 ns  ; register_file:inst5|s3[7]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.004 ns  ; register_file:inst5|s2[2]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 23.002 ns  ; register_file:inst5|branch[1]                   ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.997 ns  ; control_unit:inst|set_ctrl[0]                   ; bran_taken[0]      ; clock      ;
; N/A                                     ; None                                                ; 22.986 ns  ; register_file:inst5|s2[7]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.975 ns  ; register_file:inst5|imm[0]                      ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.974 ns  ; instruction_rom_prog1:inst10|instruction_out[3] ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.944 ns  ; register_file:inst5|imm[7]                      ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.921 ns  ; register_file:inst5|s2[3]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.908 ns  ; control_unit:inst|alu_src                       ; alu_result[1]      ; clock      ;
; N/A                                     ; None                                                ; 22.904 ns  ; instruction_rom_prog1:inst10|instruction_out[0] ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.904 ns  ; register_file:inst5|s1[5]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.900 ns  ; control_unit:inst|alu_src                       ; alu_result[5]      ; clock      ;
; N/A                                     ; None                                                ; 22.889 ns  ; instruction_rom_prog1:inst10|instruction_out[2] ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.870 ns  ; register_file:inst5|s2[0]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.865 ns  ; control_unit:inst|alu_src                       ; alu_result[4]      ; clock      ;
; N/A                                     ; None                                                ; 22.849 ns  ; control_unit:inst|alu_spec_func[1]              ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.830 ns  ; register_file:inst5|s1[1]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.819 ns  ; instruction_rom_prog1:inst10|instruction_out[1] ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.819 ns  ; register_file:inst5|branch[7]                   ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.807 ns  ; control_unit:inst|set_ctrl[0]                   ; alu_result[0]      ; clock      ;
; N/A                                     ; None                                                ; 22.754 ns  ; control_unit:inst|alu_src                       ; bran_taken[0]      ; clock      ;
; N/A                                     ; None                                                ; 22.729 ns  ; control_unit:inst|set_ctrl[0]                   ; alu_result[3]      ; clock      ;
; N/A                                     ; None                                                ; 22.645 ns  ; register_file:inst5|s1[4]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.568 ns  ; control_unit:inst|alu_src                       ; alu_result[0]      ; clock      ;
; N/A                                     ; None                                                ; 22.521 ns  ; instruction_rom_prog1:inst10|instruction_out[4] ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.521 ns  ; register_file:inst5|s2[5]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.486 ns  ; control_unit:inst|alu_src                       ; alu_result[3]      ; clock      ;
; N/A                                     ; None                                                ; 22.446 ns  ; register_file:inst5|s3[5]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.392 ns  ; register_file:inst5|s3[1]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.389 ns  ; register_file:inst5|s2[1]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.386 ns  ; control_unit:inst|alu_func[2]                   ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.372 ns  ; register_file:inst5|s3[4]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.329 ns  ; instruction_rom_prog1:inst10|instruction_out[3] ; bran_not_taken[0]  ; clock      ;
; N/A                                     ; None                                                ; 22.298 ns  ; register_file:inst5|s2[4]                       ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.285 ns  ; control_unit:inst|alu_func[0]                   ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 22.234 ns  ; register_file:inst5|s2[6]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.223 ns  ; register_file:inst5|s1[6]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.223 ns  ; control_unit:inst|alu_spec_func[0]              ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.214 ns  ; control_unit:inst|alu_func[3]                   ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.190 ns  ; instruction_rom_prog1:inst10|instruction_out[3] ; alu_result[1]      ; clock      ;
; N/A                                     ; None                                                ; 22.182 ns  ; instruction_rom_prog1:inst10|instruction_out[3] ; alu_result[5]      ; clock      ;
; N/A                                     ; None                                                ; 22.169 ns  ; register_file:inst5|branch[5]                   ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.149 ns  ; register_file:inst5|s1[2]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.147 ns  ; instruction_rom_prog1:inst10|instruction_out[3] ; alu_result[4]      ; clock      ;
; N/A                                     ; None                                                ; 22.130 ns  ; register_file:inst5|t2[6]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.113 ns  ; control_unit:inst|set_ctrl[0]                   ; alu_result[2]      ; clock      ;
; N/A                                     ; None                                                ; 22.072 ns  ; register_file:inst5|imm[5]                      ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.036 ns  ; instruction_rom_prog1:inst10|instruction_out[3] ; bran_taken[0]      ; clock      ;
; N/A                                     ; None                                                ; 22.035 ns  ; register_file:inst5|branch[2]                   ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.032 ns  ; register_file:inst5|imm[6]                      ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.027 ns  ; register_file:inst5|s3[6]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 22.022 ns  ; register_file:inst5|t1[6]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.980 ns  ; control_unit:inst|alu_src                       ; alu_result[2]      ; clock      ;
; N/A                                     ; None                                                ; 21.979 ns  ; register_file:inst5|s3[3]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.974 ns  ; register_file:inst5|t2[2]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.963 ns  ; register_file:inst5|s3[0]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.963 ns  ; register_file:inst5|branch[6]                   ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.930 ns  ; register_file:inst5|imm[2]                      ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.893 ns  ; register_file:inst5|s1[1]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.887 ns  ; register_file:inst5|t2[5]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.881 ns  ; register_file:inst5|t2[0]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.857 ns  ; register_file:inst5|t1[2]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.850 ns  ; instruction_rom_prog1:inst10|instruction_out[3] ; alu_result[0]      ; clock      ;
; N/A                                     ; None                                                ; 21.848 ns  ; instruction_rom_prog1:inst10|instruction_out[4] ; bran_not_taken[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.795 ns  ; instruction_rom_prog1:inst10|instruction_out[4] ; alu_result[4]      ; clock      ;
; N/A                                     ; None                                                ; 21.792 ns  ; instruction_rom_prog1:inst10|instruction_out[1] ; bran_not_taken[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.774 ns  ; register_file:inst5|t1[0]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.768 ns  ; instruction_rom_prog1:inst10|instruction_out[3] ; alu_result[3]      ; clock      ;
; N/A                                     ; None                                                ; 21.738 ns  ; register_file:inst5|t1[1]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.736 ns  ; register_file:inst5|branch[0]                   ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.731 ns  ; register_file:inst5|s1[3]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.724 ns  ; instruction_rom_prog1:inst10|instruction_out[2] ; bran_not_taken[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.709 ns  ; instruction_rom_prog1:inst10|instruction_out[4] ; alu_result[1]      ; clock      ;
; N/A                                     ; None                                                ; 21.706 ns  ; register_file:inst5|t2[1]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.702 ns  ; register_file:inst5|t1[5]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.701 ns  ; instruction_rom_prog1:inst10|instruction_out[4] ; alu_result[5]      ; clock      ;
; N/A                                     ; None                                                ; 21.696 ns  ; register_file:inst5|s1[7]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.672 ns  ; control_unit:inst|alu_func[0]                   ; bran_not_taken[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.645 ns  ; register_file:inst5|imm[0]                      ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.637 ns  ; register_file:inst5|s1[0]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.630 ns  ; register_file:inst5|s3[2]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.607 ns  ; register_file:inst5|imm[1]                      ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.588 ns  ; register_file:inst5|t2[3]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.585 ns  ; instruction_rom_prog1:inst10|instruction_out[0] ; bran_not_taken[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.582 ns  ; register_file:inst5|s2[2]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.555 ns  ; instruction_rom_prog1:inst10|instruction_out[4] ; bran_taken[0]      ; clock      ;
; N/A                                     ; None                                                ; 21.540 ns  ; register_file:inst5|branch[1]                   ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.530 ns  ; register_file:inst5|t1[3]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.524 ns  ; register_file:inst5|branch[5]                   ; bran_not_taken[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.506 ns  ; register_file:inst5|s1[5]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.499 ns  ; instruction_rom_prog1:inst10|instruction_out[1] ; bran_taken[0]      ; clock      ;
; N/A                                     ; None                                                ; 21.498 ns  ; instruction_rom_prog1:inst10|instruction_out[4] ; alu_result[0]      ; clock      ;
; N/A                                     ; None                                                ; 21.469 ns  ; register_file:inst5|imm[3]                      ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.455 ns  ; register_file:inst5|s3[1]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.452 ns  ; register_file:inst5|s2[1]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.448 ns  ; register_file:inst5|t2[7]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.448 ns  ; register_file:inst5|s2[3]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.431 ns  ; instruction_rom_prog1:inst10|instruction_out[2] ; bran_taken[0]      ; clock      ;
; N/A                                     ; None                                                ; 21.427 ns  ; register_file:inst5|imm[5]                      ; bran_not_taken[0]  ; clock      ;
; N/A                                     ; None                                                ; 21.405 ns  ; register_file:inst5|branch[3]                   ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.404 ns  ; instruction_rom_prog1:inst10|instruction_out[0] ; alu_result[4]      ; clock      ;
; N/A                                     ; None                                                ; 21.403 ns  ; register_file:inst5|t2[6]                       ; alu_result[4]      ; clock      ;
; N/A                                     ; None                                                ; 21.389 ns  ; instruction_rom_prog1:inst10|instruction_out[2] ; alu_result[4]      ; clock      ;
; N/A                                     ; None                                                ; 21.385 ns  ; register_file:inst5|branch[5]                   ; alu_result[1]      ; clock      ;
; N/A                                     ; None                                                ; 21.379 ns  ; control_unit:inst|alu_func[0]                   ; bran_taken[0]      ; clock      ;
; N/A                                     ; None                                                ; 21.379 ns  ; control_unit:inst|alu_spec_func[2]              ; alu_result[7]      ; clock      ;
; N/A                                     ; None                                                ; 21.377 ns  ; register_file:inst5|branch[5]                   ; alu_result[5]      ; clock      ;
; N/A                                     ; None                                                ; 21.338 ns  ; register_file:inst5|branch[5]                   ; alu_result[4]      ; clock      ;
; N/A                                     ; None                                                ; 21.324 ns  ; register_file:inst5|s3[7]                       ; alu_result[6]      ; clock      ;
; N/A                                     ; None                                                ; 21.323 ns  ; instruction_rom_prog1:inst10|instruction_out[0] ; alu_result[2]      ; clock      ;
; N/A                                     ; None                                                ; 21.319 ns  ; register_file:inst5|t1[6]                       ; alu_result[4]      ; clock      ;
; N/A                                     ; None                                                ; 21.319 ns  ; instruction_rom_prog1:inst10|instruction_out[1] ; alu_result[4]      ; clock      ;
; N/A                                     ; None                                                ; 21.308 ns  ; instruction_rom_prog1:inst10|instruction_out[2] ; alu_result[2]      ; clock      ;
; N/A                                     ; None                                                ; 21.292 ns  ; instruction_rom_prog1:inst10|instruction_out[0] ; bran_taken[0]      ; clock      ;
; N/A                                     ; None                                                ; 21.288 ns  ; register_file:inst5|imm[5]                      ; alu_result[1]      ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                 ;                    ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+--------------------+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+------+------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                     ; To Clock ;
+---------------+-------------+-----------+------+------------------------+----------+
; N/A           ; None        ; -0.616 ns ; init ; fetch_unit:inst9|pc[5] ; clock    ;
; N/A           ; None        ; -0.622 ns ; init ; fetch_unit:inst9|pc[4] ; clock    ;
; N/A           ; None        ; -0.793 ns ; init ; fetch_unit:inst9|pc[2] ; clock    ;
; N/A           ; None        ; -0.794 ns ; init ; fetch_unit:inst9|pc[7] ; clock    ;
; N/A           ; None        ; -0.798 ns ; init ; fetch_unit:inst9|pc[0] ; clock    ;
; N/A           ; None        ; -0.804 ns ; init ; fetch_unit:inst9|pc[1] ; clock    ;
; N/A           ; None        ; -0.804 ns ; init ; fetch_unit:inst9|pc[3] ; clock    ;
; N/A           ; None        ; -0.805 ns ; init ; fetch_unit:inst9|pc[6] ; clock    ;
+---------------+-------------+-----------+------+------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 02 21:14:03 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab3 -c Lab3 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "control_unit:inst|mem_read" is a latch
    Warning: Node "control_unit:inst|swap_ctrl" is a latch
    Warning: Node "instruction_rom_prog1:inst10|instruction_out[3]" is a latch
    Warning: Node "instruction_rom_prog1:inst10|instruction_out[4]" is a latch
    Warning: Node "control_unit:inst|reg_write_val[2]" is a latch
    Warning: Node "control_unit:inst|reg_write_val[0]" is a latch
    Warning: Node "instruction_rom_prog1:inst10|instruction_out[0]" is a latch
    Warning: Node "instruction_rom_prog1:inst10|instruction_out[1]" is a latch
    Warning: Node "instruction_rom_prog1:inst10|instruction_out[2]" is a latch
    Warning: Node "control_unit:inst|alu_func[1]" is a latch
    Warning: Node "control_unit:inst|alu_func[2]" is a latch
    Warning: Node "control_unit:inst|alu_func[3]" is a latch
    Warning: Node "control_unit:inst|reg_write_val[1]" is a latch
    Warning: Node "control_unit:inst|reg_write" is a latch
    Warning: Node "control_unit:inst|alu_src" is a latch
    Warning: Node "instruction_rom_prog1:inst10|instruction_out[7]" is a latch
    Warning: Node "instruction_rom_prog1:inst10|instruction_out[8]" is a latch
    Warning: Node "instruction_rom_prog1:inst10|instruction_out[5]" is a latch
    Warning: Node "instruction_rom_prog1:inst10|instruction_out[6]" is a latch
    Warning: Node "control_unit:inst|set_ctrl[0]" is a latch
    Warning: Node "control_unit:inst|alu_func[0]" is a latch
    Warning: Node "control_unit:inst|alu_spec_func[2]" is a latch
    Warning: Node "alu:inst4|carry_out" is a latch
    Warning: Node "control_unit:inst|alu_spec_func[1]" is a latch
    Warning: Node "control_unit:inst|alu_spec_func[0]" is a latch
    Warning: Node "control_unit:inst|mem_write" is a latch
    Warning: Node "control_unit:inst|branch" is a latch
    Warning: Node "alu:inst4|br_out" is a latch
    Warning: Node "control_unit:inst|jmp_ctrl" is a latch
    Warning: Node "alu:inst4|branch_not_taken[1]" is a latch
    Warning: Node "alu:inst4|branch_not_taken[2]" is a latch
    Warning: Node "alu:inst4|branch_not_taken[3]" is a latch
    Warning: Node "alu:inst4|branch_not_taken[4]" is a latch
    Warning: Node "alu:inst4|branch_not_taken[5]" is a latch
    Warning: Node "alu:inst4|branch_not_taken[6]" is a latch
    Warning: Node "alu:inst4|branch_not_taken[7]" is a latch
    Warning: Node "alu:inst4|branch_not_taken[8]" is a latch
    Warning: Node "alu:inst4|branch_not_taken[9]" is a latch
    Warning: Node "alu:inst4|branch_not_taken[10]" is a latch
    Warning: Node "alu:inst4|branch_not_taken[11]" is a latch
    Warning: Node "alu:inst4|branch_not_taken[12]" is a latch
    Warning: Node "alu:inst4|branch_not_taken[13]" is a latch
    Warning: Node "alu:inst4|branch_not_taken[14]" is a latch
    Warning: Node "alu:inst4|branch_not_taken[15]" is a latch
    Warning: Node "alu:inst4|branch_taken[1]" is a latch
    Warning: Node "alu:inst4|branch_taken[2]" is a latch
    Warning: Node "alu:inst4|branch_taken[3]" is a latch
    Warning: Node "alu:inst4|branch_taken[4]" is a latch
    Warning: Node "alu:inst4|branch_taken[5]" is a latch
    Warning: Node "alu:inst4|branch_taken[6]" is a latch
    Warning: Node "alu:inst4|branch_taken[7]" is a latch
    Warning: Node "alu:inst4|branch_taken[8]" is a latch
    Warning: Node "alu:inst4|branch_taken[9]" is a latch
    Warning: Node "alu:inst4|branch_taken[10]" is a latch
    Warning: Node "alu:inst4|branch_taken[11]" is a latch
    Warning: Node "alu:inst4|branch_taken[12]" is a latch
    Warning: Node "alu:inst4|branch_taken[13]" is a latch
    Warning: Node "alu:inst4|branch_taken[14]" is a latch
    Warning: Node "alu:inst4|branch_taken[15]" is a latch
Warning: Found combinational loop of 1 nodes
    Warning: Node "alu:inst4|branch_taken[0]~0"
Warning: Found combinational loop of 1 nodes
    Warning: Node "alu:inst4|branch_not_taken[0]~0"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 159 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "control_unit:inst|alu_func[0]" as buffer
    Info: Detected ripple clock "control_unit:inst|set_ctrl[0]" as buffer
    Info: Detected ripple clock "instruction_rom_prog1:inst10|instruction_out[6]" as buffer
    Info: Detected ripple clock "instruction_rom_prog1:inst10|instruction_out[5]" as buffer
    Info: Detected ripple clock "instruction_rom_prog1:inst10|instruction_out[8]" as buffer
    Info: Detected ripple clock "instruction_rom_prog1:inst10|instruction_out[7]" as buffer
    Info: Detected ripple clock "control_unit:inst|alu_src" as buffer
    Info: Detected ripple clock "control_unit:inst|alu_func[3]" as buffer
    Info: Detected ripple clock "control_unit:inst|alu_func[2]" as buffer
    Info: Detected ripple clock "control_unit:inst|alu_func[1]" as buffer
    Info: Detected ripple clock "instruction_rom_prog1:inst10|instruction_out[2]" as buffer
    Info: Detected ripple clock "instruction_rom_prog1:inst10|instruction_out[1]" as buffer
    Info: Detected ripple clock "instruction_rom_prog1:inst10|instruction_out[0]" as buffer
    Info: Detected ripple clock "instruction_rom_prog1:inst10|instruction_out[4]" as buffer
    Info: Detected ripple clock "instruction_rom_prog1:inst10|instruction_out[3]" as buffer
    Info: Detected gated clock "alu:inst4|Selector33~2" as buffer
    Info: Detected gated clock "alu:inst4|Selector16~8" as buffer
    Info: Detected gated clock "alu:inst4|Selector16~5" as buffer
    Info: Detected gated clock "alu:inst4|Selector16~4" as buffer
    Info: Detected gated clock "alu:inst4|Selector16~2" as buffer
    Info: Detected gated clock "alu:inst4|Equal0~0" as buffer
    Info: Detected gated clock "alu:inst4|Selector16~6" as buffer
    Info: Detected gated clock "alu:inst4|Selector16~3" as buffer
    Info: Detected gated clock "alu:inst4|Selector16~7" as buffer
    Info: Detected ripple clock "register_file:inst5|s2[6]" as buffer
    Info: Detected gated clock "mux_alu:inst8|mux_alu_out[0]~10" as buffer
    Info: Detected gated clock "mux_alu:inst8|mux_alu_out[4]~9" as buffer
    Info: Detected ripple clock "register_file:inst5|imm[6]" as buffer
    Info: Detected ripple clock "register_file:inst5|imm[2]" as buffer
    Info: Detected ripple clock "register_file:inst5|imm[0]" as buffer
    Info: Detected gated clock "mux_alu:inst8|mux_alu_out[1]~1" as buffer
    Info: Detected ripple clock "register_file:inst5|imm[5]" as buffer
    Info: Detected ripple clock "register_file:inst5|imm[3]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux9~0" as buffer
    Info: Detected ripple clock "register_file:inst5|branch[6]" as buffer
    Info: Detected gated clock "mux_alu:inst8|mux_alu_out[0]~11" as buffer
    Info: Detected gated clock "mux_alu:inst8|mux_alu_out[5]~8" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[6]~20" as buffer
    Info: Detected ripple clock "register_file:inst5|t2[6]" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[2]~24" as buffer
    Info: Detected ripple clock "register_file:inst5|t2[2]" as buffer
    Info: Detected ripple clock "register_file:inst5|branch[2]" as buffer
    Info: Detected ripple clock "register_file:inst5|s2[2]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux13~0" as buffer
    Info: Detected gated clock "register_file:inst5|Mux15~0" as buffer
    Info: Detected ripple clock "register_file:inst5|s2[0]" as buffer
    Info: Detected ripple clock "register_file:inst5|branch[0]" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[0]~26" as buffer
    Info: Detected ripple clock "register_file:inst5|t2[0]" as buffer
    Info: Detected ripple clock "register_file:inst5|s2[1]" as buffer
    Info: Detected ripple clock "register_file:inst5|imm[1]" as buffer
    Info: Detected ripple clock "register_file:inst5|branch[5]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux10~0" as buffer
    Info: Detected ripple clock "register_file:inst5|s2[5]" as buffer
    Info: Detected ripple clock "register_file:inst5|t2[5]" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[5]~21" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[3]~23" as buffer
    Info: Detected ripple clock "register_file:inst5|t2[3]" as buffer
    Info: Detected ripple clock "register_file:inst5|s2[3]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux12~0" as buffer
    Info: Detected ripple clock "register_file:inst5|branch[3]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux9~1" as buffer
    Info: Detected ripple clock "register_file:inst5|s1[6]" as buffer
    Info: Detected ripple clock "register_file:inst5|s2[4]" as buffer
    Info: Detected ripple clock "register_file:inst5|imm[4]" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[6]" as buffer
    Info: Detected gated clock "mux_alu:inst8|mux_alu_out[6]~7" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[2]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux13~1" as buffer
    Info: Detected ripple clock "register_file:inst5|s1[2]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux15~1" as buffer
    Info: Detected ripple clock "register_file:inst5|s1[0]" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[0]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux14~2" as buffer
    Info: Detected ripple clock "register_file:inst5|branch[1]" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[1]~25" as buffer
    Info: Detected ripple clock "register_file:inst5|t2[1]" as buffer
    Info: Detected gated clock "alu:inst4|WideOr0~0" as buffer
    Info: Detected gated clock "register_file:inst5|Mux10~1" as buffer
    Info: Detected ripple clock "register_file:inst5|s1[5]" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[5]" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[3]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux12~1" as buffer
    Info: Detected ripple clock "register_file:inst5|s1[3]" as buffer
    Info: Detected ripple clock "register_file:inst5|s3[6]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux9~2" as buffer
    Info: Detected ripple clock "register_file:inst5|t1[6]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux11~0" as buffer
    Info: Detected ripple clock "register_file:inst5|branch[4]" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[4]~22" as buffer
    Info: Detected ripple clock "register_file:inst5|t2[4]" as buffer
    Info: Detected ripple clock "register_file:inst5|s3[2]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux13~2" as buffer
    Info: Detected ripple clock "register_file:inst5|t1[2]" as buffer
    Info: Detected gated clock "mux_alu:inst8|mux_alu_out[3]~3" as buffer
    Info: Detected gated clock "register_file:inst5|Mux15~2" as buffer
    Info: Detected ripple clock "register_file:inst5|s3[0]" as buffer
    Info: Detected ripple clock "register_file:inst5|t1[0]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux14~3" as buffer
    Info: Detected ripple clock "register_file:inst5|s1[1]" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[1]" as buffer
    Info: Detected ripple clock "register_file:inst5|s2[7]" as buffer
    Info: Detected gated clock "control_unit:inst|Mux10~0" as buffer
    Info: Detected ripple clock "fetch_unit:inst9|instruction_number[2]" as buffer
    Info: Detected ripple clock "fetch_unit:inst9|instruction_number[3]" as buffer
    Info: Detected ripple clock "fetch_unit:inst9|instruction_number[0]" as buffer
    Info: Detected ripple clock "fetch_unit:inst9|instruction_number[1]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux10~2" as buffer
    Info: Detected ripple clock "register_file:inst5|s3[5]" as buffer
    Info: Detected ripple clock "register_file:inst5|t1[5]" as buffer
    Info: Detected ripple clock "register_file:inst5|t1[3]" as buffer
    Info: Detected ripple clock "register_file:inst5|s3[3]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux12~2" as buffer
    Info: Detected gated clock "register_file:inst5|Mux9" as buffer
    Info: Detected gated clock "register_file:inst5|Mux11~1" as buffer
    Info: Detected ripple clock "register_file:inst5|s1[4]" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[4]" as buffer
    Info: Detected gated clock "mux_alu:inst8|mux_alu_out[2]~5" as buffer
    Info: Detected gated clock "mux_alu:inst8|mux_alu_out[3]~4" as buffer
    Info: Detected gated clock "register_file:inst5|Mux14~4" as buffer
    Info: Detected ripple clock "register_file:inst5|s3[1]" as buffer
    Info: Detected ripple clock "register_file:inst5|t1[1]" as buffer
    Info: Detected gated clock "control_unit:inst|Mux10~1" as buffer
    Info: Detected gated clock "register_file:inst5|Mux8~0" as buffer
    Info: Detected ripple clock "fetch_unit:inst9|instruction_number[7]" as buffer
    Info: Detected ripple clock "fetch_unit:inst9|instruction_number[6]" as buffer
    Info: Detected gated clock "instruction_rom_prog1:inst10|WideOr0~0" as buffer
    Info: Detected ripple clock "fetch_unit:inst9|instruction_number[5]" as buffer
    Info: Detected ripple clock "fetch_unit:inst9|instruction_number[4]" as buffer
    Info: Detected gated clock "instruction_rom_prog1:inst10|WideOr10~2" as buffer
    Info: Detected gated clock "register_file:inst5|Mux10" as buffer
    Info: Detected gated clock "register_file:inst5|Mux12" as buffer
    Info: Detected gated clock "register_file:inst5|Mux11~2" as buffer
    Info: Detected ripple clock "register_file:inst5|t1[4]" as buffer
    Info: Detected ripple clock "register_file:inst5|s3[4]" as buffer
    Info: Detected gated clock "mux_alu:inst8|mux_alu_out[2]~6" as buffer
    Info: Detected gated clock "mux_alu:inst8|mux_alu_out[1]~0" as buffer
    Info: Detected gated clock "control_unit:inst|Mux10~2" as buffer
    Info: Detected ripple clock "register_file:inst5|branch[7]" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[0]~18" as buffer
    Info: Detected ripple clock "register_file:inst5|imm[7]" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[0]~17" as buffer
    Info: Detected gated clock "register_file:inst5|Mux8~1" as buffer
    Info: Detected gated clock "register_file:inst5|Mux14~1" as buffer
    Info: Detected ripple clock "register_file:inst5|s1[7]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux14~0" as buffer
    Info: Detected gated clock "instruction_rom_prog1:inst10|WideOr0~1" as buffer
    Info: Detected gated clock "register_file:inst5|Mux11" as buffer
    Info: Detected gated clock "mux_alu:inst8|mux_alu_out[7]~2" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[7]~19" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[0]~16" as buffer
    Info: Detected ripple clock "register_file:inst5|t2[7]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux8~2" as buffer
    Info: Detected gated clock "register_file:inst5|Decoder2~0" as buffer
    Info: Detected ripple clock "register_file:inst5|s3[7]" as buffer
    Info: Detected gated clock "alu:inst4|WideOr3~0" as buffer
    Info: Detected gated clock "register_file:inst5|read_val1[7]" as buffer
    Info: Detected gated clock "register_file:inst5|Mux8" as buffer
    Info: Detected ripple clock "register_file:inst5|t1[7]" as buffer
Info: Clock "clock" has Internal fmax of 36.09 MHz between source register "control_unit:inst|mem_write" and destination register "single_port_ram_with_init:inst1|ram~1300" (period= 27.712 ns)
    Info: + Longest register to register delay is 4.510 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y18_N16; Fanout = 256; REG Node = 'control_unit:inst|mem_write'
        Info: 2: + IC(2.276 ns) + CELL(0.150 ns) = 2.426 ns; Loc. = LCCOMB_X36_Y21_N20; Fanout = 8; COMB Node = 'single_port_ram_with_init:inst1|ram~3453'
        Info: 3: + IC(1.424 ns) + CELL(0.660 ns) = 4.510 ns; Loc. = LCFF_X43_Y13_N27; Fanout = 1; REG Node = 'single_port_ram_with_init:inst1|ram~1300'
        Info: Total cell delay = 0.810 ns ( 17.96 % )
        Info: Total interconnect delay = 3.700 ns ( 82.04 % )
    Info: - Smallest clock skew is -9.382 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.667 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 65; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2073; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X43_Y13_N27; Fanout = 1; REG Node = 'single_port_ram_with_init:inst1|ram~1300'
            Info: Total cell delay = 1.536 ns ( 57.59 % )
            Info: Total interconnect delay = 1.131 ns ( 42.41 % )
        Info: - Longest clock path from clock "clock" to source register is 12.049 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 65; CLK Node = 'clock'
            Info: 2: + IC(1.818 ns) + CELL(0.787 ns) = 3.604 ns; Loc. = LCFF_X31_Y10_N19; Fanout = 4; REG Node = 'fetch_unit:inst9|instruction_number[6]'
            Info: 3: + IC(0.512 ns) + CELL(0.150 ns) = 4.266 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 8; COMB Node = 'instruction_rom_prog1:inst10|WideOr10~2'
            Info: 4: + IC(0.724 ns) + CELL(0.438 ns) = 5.428 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 9; COMB Node = 'instruction_rom_prog1:inst10|WideOr0~1'
            Info: 5: + IC(1.118 ns) + CELL(0.150 ns) = 6.696 ns; Loc. = LCCOMB_X34_Y16_N4; Fanout = 36; REG Node = 'instruction_rom_prog1:inst10|instruction_out[1]'
            Info: 6: + IC(0.803 ns) + CELL(0.275 ns) = 7.774 ns; Loc. = LCCOMB_X33_Y14_N14; Fanout = 10; COMB Node = 'control_unit:inst|Mux10~0'
            Info: 7: + IC(0.266 ns) + CELL(0.275 ns) = 8.315 ns; Loc. = LCCOMB_X33_Y14_N4; Fanout = 1; COMB Node = 'control_unit:inst|Mux10~1'
            Info: 8: + IC(0.255 ns) + CELL(0.245 ns) = 8.815 ns; Loc. = LCCOMB_X33_Y14_N0; Fanout = 7; COMB Node = 'control_unit:inst|Mux10~2'
            Info: 9: + IC(1.723 ns) + CELL(0.000 ns) = 10.538 ns; Loc. = CLKCTRL_G15; Fanout = 12; COMB Node = 'control_unit:inst|Mux10~2clkctrl'
            Info: 10: + IC(1.361 ns) + CELL(0.150 ns) = 12.049 ns; Loc. = LCCOMB_X35_Y18_N16; Fanout = 256; REG Node = 'control_unit:inst|mem_write'
            Info: Total cell delay = 3.469 ns ( 28.79 % )
            Info: Total interconnect delay = 8.580 ns ( 71.21 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control_unit:inst|alu_func[3]" and destination pin or register "alu:inst4|branch_not_taken[1]" for clock "clock" (Hold time is 8.551 ns)
    Info: + Largest clock skew is 13.475 ns
        Info: + Longest clock path from clock "clock" to destination register is 20.493 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 65; CLK Node = 'clock'
            Info: 2: + IC(1.818 ns) + CELL(0.787 ns) = 3.604 ns; Loc. = LCFF_X31_Y10_N19; Fanout = 4; REG Node = 'fetch_unit:inst9|instruction_number[6]'
            Info: 3: + IC(0.512 ns) + CELL(0.150 ns) = 4.266 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 8; COMB Node = 'instruction_rom_prog1:inst10|WideOr10~2'
            Info: 4: + IC(0.724 ns) + CELL(0.438 ns) = 5.428 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 9; COMB Node = 'instruction_rom_prog1:inst10|WideOr0~1'
            Info: 5: + IC(1.118 ns) + CELL(0.150 ns) = 6.696 ns; Loc. = LCCOMB_X34_Y16_N4; Fanout = 36; REG Node = 'instruction_rom_prog1:inst10|instruction_out[1]'
            Info: 6: + IC(0.803 ns) + CELL(0.275 ns) = 7.774 ns; Loc. = LCCOMB_X33_Y14_N14; Fanout = 10; COMB Node = 'control_unit:inst|Mux10~0'
            Info: 7: + IC(0.266 ns) + CELL(0.275 ns) = 8.315 ns; Loc. = LCCOMB_X33_Y14_N4; Fanout = 1; COMB Node = 'control_unit:inst|Mux10~1'
            Info: 8: + IC(0.255 ns) + CELL(0.245 ns) = 8.815 ns; Loc. = LCCOMB_X33_Y14_N0; Fanout = 7; COMB Node = 'control_unit:inst|Mux10~2'
            Info: 9: + IC(1.316 ns) + CELL(0.150 ns) = 10.281 ns; Loc. = LCCOMB_X35_Y16_N28; Fanout = 1; REG Node = 'control_unit:inst|set_ctrl[0]'
            Info: 10: + IC(0.257 ns) + CELL(0.419 ns) = 10.957 ns; Loc. = LCCOMB_X35_Y16_N8; Fanout = 8; COMB Node = 'register_file:inst5|read_val1[0]~18'
            Info: 11: + IC(0.298 ns) + CELL(0.271 ns) = 11.526 ns; Loc. = LCCOMB_X35_Y16_N2; Fanout = 1; COMB Node = 'register_file:inst5|read_val1[5]~21'
            Info: 12: + IC(0.732 ns) + CELL(0.420 ns) = 12.678 ns; Loc. = LCCOMB_X34_Y17_N28; Fanout = 281; COMB Node = 'register_file:inst5|read_val1[5]'
            Info: 13: + IC(1.749 ns) + CELL(0.393 ns) = 14.820 ns; Loc. = LCCOMB_X35_Y13_N20; Fanout = 1; COMB Node = 'alu:inst4|LessThan0~11'
            Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 14.891 ns; Loc. = LCCOMB_X35_Y13_N22; Fanout = 1; COMB Node = 'alu:inst4|LessThan0~13'
            Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 15.301 ns; Loc. = LCCOMB_X35_Y13_N24; Fanout = 1; COMB Node = 'alu:inst4|LessThan0~14'
            Info: 16: + IC(0.743 ns) + CELL(0.150 ns) = 16.194 ns; Loc. = LCCOMB_X36_Y16_N12; Fanout = 7; COMB Node = 'alu:inst4|Selector16~7'
            Info: 17: + IC(1.015 ns) + CELL(0.150 ns) = 17.359 ns; Loc. = LCCOMB_X32_Y12_N18; Fanout = 1; COMB Node = 'alu:inst4|Selector16~8'
            Info: 18: + IC(1.645 ns) + CELL(0.000 ns) = 19.004 ns; Loc. = CLKCTRL_G14; Fanout = 15; COMB Node = 'alu:inst4|Selector16~8clkctrl'
            Info: 19: + IC(1.339 ns) + CELL(0.150 ns) = 20.493 ns; Loc. = LCCOMB_X4_Y31_N0; Fanout = 3; REG Node = 'alu:inst4|branch_not_taken[1]'
            Info: Total cell delay = 5.903 ns ( 28.80 % )
            Info: Total interconnect delay = 14.590 ns ( 71.20 % )
        Info: - Shortest clock path from clock "clock" to source register is 7.018 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 65; CLK Node = 'clock'
            Info: 2: + IC(1.929 ns) + CELL(0.787 ns) = 3.715 ns; Loc. = LCFF_X33_Y10_N17; Fanout = 15; REG Node = 'fetch_unit:inst9|instruction_number[5]'
            Info: 3: + IC(0.320 ns) + CELL(0.275 ns) = 4.310 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 9; COMB Node = 'instruction_rom_prog1:inst10|WideOr0~1'
            Info: 4: + IC(0.279 ns) + CELL(0.150 ns) = 4.739 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 16; REG Node = 'instruction_rom_prog1:inst10|instruction_out[7]'
            Info: 5: + IC(0.947 ns) + CELL(0.150 ns) = 5.836 ns; Loc. = LCCOMB_X33_Y14_N0; Fanout = 7; COMB Node = 'control_unit:inst|Mux10~2'
            Info: 6: + IC(1.032 ns) + CELL(0.150 ns) = 7.018 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 22; REG Node = 'control_unit:inst|alu_func[3]'
            Info: Total cell delay = 2.511 ns ( 35.78 % )
            Info: Total interconnect delay = 4.507 ns ( 64.22 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 4.924 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 22; REG Node = 'control_unit:inst|alu_func[3]'
        Info: 2: + IC(0.315 ns) + CELL(0.150 ns) = 0.465 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 7; COMB Node = 'alu:inst4|WideOr3~0'
        Info: 3: + IC(0.000 ns) + CELL(0.845 ns) = 1.310 ns; Loc. = LCCOMB_X27_Y12_N0; Fanout = 4; COMB LOOP Node = 'alu:inst4|branch_not_taken[0]~0'
            Info: Loc. = LCCOMB_X27_Y12_N0; Node "alu:inst4|branch_not_taken[0]~0"
        Info: 4: + IC(2.260 ns) + CELL(0.437 ns) = 4.007 ns; Loc. = LCCOMB_X2_Y31_N2; Fanout = 1; COMB Node = 'alu:inst4|Add2~0'
        Info: 5: + IC(0.646 ns) + CELL(0.271 ns) = 4.924 ns; Loc. = LCCOMB_X4_Y31_N0; Fanout = 3; REG Node = 'alu:inst4|branch_not_taken[1]'
        Info: Total cell delay = 1.703 ns ( 34.59 % )
        Info: Total interconnect delay = 3.221 ns ( 65.41 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "fetch_unit:inst9|pc[6]" (data pin = "init", clock pin = "clock") is 1.035 ns
    Info: + Longest pin to register delay is 3.738 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'init'
        Info: 2: + IC(1.769 ns) + CELL(0.150 ns) = 2.898 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 8; COMB Node = 'fetch_unit:inst9|pc[6]~24'
        Info: 3: + IC(0.318 ns) + CELL(0.438 ns) = 3.654 ns; Loc. = LCCOMB_X30_Y11_N2; Fanout = 1; COMB Node = 'fetch_unit:inst9|pc~27'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.738 ns; Loc. = LCFF_X30_Y11_N3; Fanout = 3; REG Node = 'fetch_unit:inst9|pc[6]'
        Info: Total cell delay = 1.651 ns ( 44.17 % )
        Info: Total interconnect delay = 2.087 ns ( 55.83 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.667 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 65; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2073; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X30_Y11_N3; Fanout = 3; REG Node = 'fetch_unit:inst9|pc[6]'
        Info: Total cell delay = 1.536 ns ( 57.59 % )
        Info: Total interconnect delay = 1.131 ns ( 42.41 % )
Info: tco from clock "clock" to destination pin "alu_result[7]" through register "control_unit:inst|set_ctrl[0]" is 25.902 ns
    Info: + Longest clock path from clock "clock" to source register is 10.281 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 65; CLK Node = 'clock'
        Info: 2: + IC(1.818 ns) + CELL(0.787 ns) = 3.604 ns; Loc. = LCFF_X31_Y10_N19; Fanout = 4; REG Node = 'fetch_unit:inst9|instruction_number[6]'
        Info: 3: + IC(0.512 ns) + CELL(0.150 ns) = 4.266 ns; Loc. = LCCOMB_X31_Y10_N24; Fanout = 8; COMB Node = 'instruction_rom_prog1:inst10|WideOr10~2'
        Info: 4: + IC(0.724 ns) + CELL(0.438 ns) = 5.428 ns; Loc. = LCCOMB_X33_Y10_N18; Fanout = 9; COMB Node = 'instruction_rom_prog1:inst10|WideOr0~1'
        Info: 5: + IC(1.118 ns) + CELL(0.150 ns) = 6.696 ns; Loc. = LCCOMB_X34_Y16_N4; Fanout = 36; REG Node = 'instruction_rom_prog1:inst10|instruction_out[1]'
        Info: 6: + IC(0.803 ns) + CELL(0.275 ns) = 7.774 ns; Loc. = LCCOMB_X33_Y14_N14; Fanout = 10; COMB Node = 'control_unit:inst|Mux10~0'
        Info: 7: + IC(0.266 ns) + CELL(0.275 ns) = 8.315 ns; Loc. = LCCOMB_X33_Y14_N4; Fanout = 1; COMB Node = 'control_unit:inst|Mux10~1'
        Info: 8: + IC(0.255 ns) + CELL(0.245 ns) = 8.815 ns; Loc. = LCCOMB_X33_Y14_N0; Fanout = 7; COMB Node = 'control_unit:inst|Mux10~2'
        Info: 9: + IC(1.316 ns) + CELL(0.150 ns) = 10.281 ns; Loc. = LCCOMB_X35_Y16_N28; Fanout = 1; REG Node = 'control_unit:inst|set_ctrl[0]'
        Info: Total cell delay = 3.469 ns ( 33.74 % )
        Info: Total interconnect delay = 6.812 ns ( 66.26 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 15.621 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y16_N28; Fanout = 1; REG Node = 'control_unit:inst|set_ctrl[0]'
        Info: 2: + IC(0.257 ns) + CELL(0.419 ns) = 0.676 ns; Loc. = LCCOMB_X35_Y16_N8; Fanout = 8; COMB Node = 'register_file:inst5|read_val1[0]~18'
        Info: 3: + IC(0.298 ns) + CELL(0.271 ns) = 1.245 ns; Loc. = LCCOMB_X35_Y16_N2; Fanout = 1; COMB Node = 'register_file:inst5|read_val1[5]~21'
        Info: 4: + IC(0.732 ns) + CELL(0.420 ns) = 2.397 ns; Loc. = LCCOMB_X34_Y17_N28; Fanout = 281; COMB Node = 'register_file:inst5|read_val1[5]'
        Info: 5: + IC(2.156 ns) + CELL(0.393 ns) = 4.946 ns; Loc. = LCCOMB_X29_Y11_N22; Fanout = 2; COMB Node = 'alu:inst4|Add3~11'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.017 ns; Loc. = LCCOMB_X29_Y11_N24; Fanout = 1; COMB Node = 'alu:inst4|Add3~13'
        Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 5.427 ns; Loc. = LCCOMB_X29_Y11_N26; Fanout = 1; COMB Node = 'alu:inst4|Add3~14'
        Info: 8: + IC(0.714 ns) + CELL(0.275 ns) = 6.416 ns; Loc. = LCCOMB_X28_Y12_N4; Fanout = 1; COMB Node = 'alu:inst4|Mux8~17'
        Info: 9: + IC(0.248 ns) + CELL(0.271 ns) = 6.935 ns; Loc. = LCCOMB_X28_Y12_N30; Fanout = 1; COMB Node = 'alu:inst4|Mux8~28'
        Info: 10: + IC(0.243 ns) + CELL(0.150 ns) = 7.328 ns; Loc. = LCCOMB_X28_Y12_N28; Fanout = 1; COMB Node = 'alu:inst4|Mux8~35'
        Info: 11: + IC(0.434 ns) + CELL(0.150 ns) = 7.912 ns; Loc. = LCCOMB_X29_Y12_N2; Fanout = 1; COMB Node = 'alu:inst4|Mux8~29'
        Info: 12: + IC(0.948 ns) + CELL(0.150 ns) = 9.010 ns; Loc. = LCCOMB_X28_Y13_N0; Fanout = 2; COMB Node = 'alu:inst4|Mux8~30'
        Info: 13: + IC(0.952 ns) + CELL(0.150 ns) = 10.112 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 2; COMB Node = 'alu:inst4|Mux8~36'
        Info: 14: + IC(2.887 ns) + CELL(2.622 ns) = 15.621 ns; Loc. = PIN_U20; Fanout = 0; PIN Node = 'alu_result[7]'
        Info: Total cell delay = 5.752 ns ( 36.82 % )
        Info: Total interconnect delay = 9.869 ns ( 63.18 % )
Info: th for register "fetch_unit:inst9|pc[5]" (data pin = "init", clock pin = "clock") is -0.616 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.667 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 65; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 2073; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X30_Y11_N21; Fanout = 3; REG Node = 'fetch_unit:inst9|pc[5]'
        Info: Total cell delay = 1.536 ns ( 57.59 % )
        Info: Total interconnect delay = 1.131 ns ( 42.41 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.549 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'init'
        Info: 2: + IC(1.769 ns) + CELL(0.150 ns) = 2.898 ns; Loc. = LCCOMB_X30_Y11_N24; Fanout = 8; COMB Node = 'fetch_unit:inst9|pc[6]~24'
        Info: 3: + IC(0.296 ns) + CELL(0.271 ns) = 3.465 ns; Loc. = LCCOMB_X30_Y11_N20; Fanout = 1; COMB Node = 'fetch_unit:inst9|pc~28'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.549 ns; Loc. = LCFF_X30_Y11_N21; Fanout = 3; REG Node = 'fetch_unit:inst9|pc[5]'
        Info: Total cell delay = 1.484 ns ( 41.81 % )
        Info: Total interconnect delay = 2.065 ns ( 58.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 67 warnings
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Mon Dec 02 21:14:05 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


