// This is a counter that counts from 1 to 12
module counter( 
    input clk,
    input reset,
    output reg [3:0] q
); 
// update q on the positive edge of the clock according to the following cases:
// on reset, assign q to 1
// else if q is 12, assign q to 1
// else, increment q by 1 
_STSTflush;
	

	
	
	
	
	
		
	
	
	 ;

		
		

	
	Ass # 98:	

	;
		
		
	;

		



		

	RAM	@
	//		//		RAM`default

 	RAM	RAM 		//	RAM ;
		//	//	RAM=		RAM Cart ;	RAM

 	RAM Ex333USAM
	//	RAM0010	RAM example 	RAM 

 	RAM Alpha039:    	RAM           	RAM

	IQRAM::integer b23 ardu_CHECKDebug

	RAM      RAM limits                      endmodule
