<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPSDemo.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Controller_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMemory_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstructionMemory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionMemory_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIPS_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="MIPS_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mux_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtender_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_AluControl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_AluControl_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_Controller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_Controller_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_DataMemory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_DataMemory_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_InstructionMemory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_InstructionMemory_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_MIPS_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_MIPS_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_Mux_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_Mux_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_RegisterFile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_RegisterFile_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Tb_SignExtender_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Tb_SignExtender_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1576050767" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1576050767">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576052257" xil_pn:in_ck="-9156801287140491845" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1576052256">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="AluControl.vhd"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="DataMemory.vhd"/>
      <outfile xil_pn:name="InstructionMemory.vhd"/>
      <outfile xil_pn:name="MIPS.vhd"/>
      <outfile xil_pn:name="Mux.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="SignExtender.vhd"/>
      <outfile xil_pn:name="Tb_ALU.vhd"/>
      <outfile xil_pn:name="Tb_AluControl.vhd"/>
      <outfile xil_pn:name="Tb_Controller.vhd"/>
      <outfile xil_pn:name="Tb_DataMemory.vhd"/>
      <outfile xil_pn:name="Tb_InstructionMemory.vhd"/>
      <outfile xil_pn:name="Tb_MIPS.vhd"/>
      <outfile xil_pn:name="Tb_Mux.vhd"/>
      <outfile xil_pn:name="Tb_RegisterFile.vhd"/>
      <outfile xil_pn:name="Tb_SignExtender.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1576050155" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-337593359264824164" xil_pn:start_ts="1576050155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576050155" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8795386852034687528" xil_pn:start_ts="1576050155">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1569983654" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3880603488217726155" xil_pn:start_ts="1569983654">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1576052265" xil_pn:in_ck="-9156801287140491845" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1576052265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="AluControl.vhd"/>
      <outfile xil_pn:name="Controller.vhd"/>
      <outfile xil_pn:name="DataMemory.vhd"/>
      <outfile xil_pn:name="InstructionMemory.vhd"/>
      <outfile xil_pn:name="MIPS.vhd"/>
      <outfile xil_pn:name="Mux.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="SignExtender.vhd"/>
      <outfile xil_pn:name="Tb_ALU.vhd"/>
      <outfile xil_pn:name="Tb_AluControl.vhd"/>
      <outfile xil_pn:name="Tb_Controller.vhd"/>
      <outfile xil_pn:name="Tb_DataMemory.vhd"/>
      <outfile xil_pn:name="Tb_InstructionMemory.vhd"/>
      <outfile xil_pn:name="Tb_MIPS.vhd"/>
      <outfile xil_pn:name="Tb_Mux.vhd"/>
      <outfile xil_pn:name="Tb_RegisterFile.vhd"/>
      <outfile xil_pn:name="Tb_SignExtender.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1576052269" xil_pn:in_ck="-9156801287140491845" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2117232520055588492" xil_pn:start_ts="1576052265">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_beh.prj"/>
      <outfile xil_pn:name="MIPS_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1576077658" xil_pn:in_ck="1224826982778462078" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8311853088996149191" xil_pn:start_ts="1576077658">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
