INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/gabri/OneDrive/Desktop/Vivado Projects/d_flipflop/d_flipflop.srcs/sim_1/new/latch_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'latch_tb'
