--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml FSM_Modo_Reto.twx FSM_Modo_Reto.ncd -o FSM_Modo_Reto.twr
FSM_Modo_Reto.pcf

Design file:              FSM_Modo_Reto.ncd
Physical constraint file: FSM_Modo_Reto.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
inicio        |    1.894(R)|      SLOW  |   -1.118(R)|      FAST  |clk_BUFGP         |   0.000|
notaUsuario<0>|    3.003(R)|      SLOW  |   -0.889(R)|      FAST  |clk_BUFGP         |   0.000|
notaUsuario<1>|    3.017(R)|      SLOW  |   -0.871(R)|      FAST  |clk_BUFGP         |   0.000|
notaUsuario<2>|    3.040(R)|      SLOW  |   -0.946(R)|      FAST  |clk_BUFGP         |   0.000|
notaUsuario<3>|    3.512(R)|      SLOW  |   -1.119(R)|      FAST  |clk_BUFGP         |   0.000|
notaUsuario<4>|    3.472(R)|      SLOW  |   -1.093(R)|      FAST  |clk_BUFGP         |   0.000|
notaUsuario<5>|    3.331(R)|      SLOW  |   -0.903(R)|      FAST  |clk_BUFGP         |   0.000|
notaUsuario<6>|    3.055(R)|      SLOW  |   -0.779(R)|      FAST  |clk_BUFGP         |   0.000|
notaUsuario<7>|    3.345(R)|      SLOW  |   -0.992(R)|      FAST  |clk_BUFGP         |   0.000|
reset         |    0.869(R)|      FAST  |   -0.059(R)|      SLOW  |clk_BUFGP         |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
contarNotas  |         6.712(R)|      SLOW  |         3.449(R)|      FAST  |clk_BUFGP         |   0.000|
finJuego     |         6.894(R)|      SLOW  |         3.572(R)|      FAST  |clk_BUFGP         |   0.000|
notaSalida<0>|         6.955(R)|      SLOW  |         3.582(R)|      FAST  |clk_BUFGP         |   0.000|
notaSalida<1>|         7.013(R)|      SLOW  |         3.635(R)|      FAST  |clk_BUFGP         |   0.000|
notaSalida<2>|         7.064(R)|      SLOW  |         3.674(R)|      FAST  |clk_BUFGP         |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.698|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 06 19:46:14 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 239 MB



