<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Wed Jun 29 11:31:31 PDT 2016</date>
  <user>vnandaku</user>
  <sip_name>47</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2016WW27</sip_reldate>
  <sip_milestone>R1p0</sip_milestone>
  <sip_relver>PICr14</sip_relver>
  <sip_relname>ALL_2016WW27_R1p0_PICr14</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
<dd>1. <a href="https://hsdes.intel.com/appstore/article/#/1405113675/main">1405113675 "FWD (PCR) Choppable SBR Support"</a>
Enable router chopping, by automating the error handling of resulting router2router unicast loopbacks. Unicast NPs that are trying to be looped back on a router2router link, are turned into unsuccessful completions, while unicast PCs that are mapped back to the same router2router port are dropped. Upon router chopping, broadcast and multicast transactions must have a priori knowledge of the total number of completions to expect back, as well as of the expected status of those completions. This feature is currently supported only for fabrics employing crossbar arbiters (beta release).
      </dd>
<dd>2. <a href="https://hsdes.intel.com/appstore/article/#/1405121442/main">1405121442 "Pipeline the JTAG static paths to avoid a need for MCP constraints and simplify backend work"</a>
Pipeline the JTAG static paths, to avoid a need for MCP constraints, and simplify backend work.
      </dd>
<dd>3. <a href="https://hsdes.intel.com/appstore/article/#/1604148721/main">1604148721 "FWD ICPLP RTL 0.5 - Sideband Router - missing isolation on sbr_tdr_data[*] "</a>
Insert isolation cells on the sbr_tdr_data paths from the port accumulators to top-level sTAP, for MISR configs.
      </dd>
<dd>4. <a href="https://hsdes.intel.com/appstore/article/#/1405062677/main">1405062677 "The crossbar arbiter does not generate completions upon detecting NP messages with non-existing portID destinations"</a>
Enable handling of non-existent portIDs on the crossbar arbiter, in order to protect the fabric against possible illegal corruptions of the destID field. In normal operation, non-existent portIDs can only occur as a result of incorrect configuration or programming.       
      </dd>

    </dl>

   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
   <dd> <a href="https://hsdes.intel.com/home/default.html#article?id=1404756803">"SVC does not scale for fabrics with more than 100 nodes" </a>
   </dd>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML

  <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>This SBR release uses the "IOSF_SVC_2016WW26" version of SVC in IRR</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></p>
   <p>The first endpoint release with support for parity pins is IOSF_Sideband_Endpoint_ALL_2014WW31_R1p0_v5.</p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0</a></p>  ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
