
*** Running vivado
    with args -log LabAdd4bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LabAdd4bit.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/Vivado/2018.3/scripts/Vivado_init.tcl'
source LabAdd4bit.tcl -notrace
Command: synth_design -top LabAdd4bit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 399.129 ; gain = 97.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LabAdd4bit' [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder_4bit' [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/adder_4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder_full' [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/adder_full.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_full' (1#1) [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/adder_full.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_4bit' (2#1) [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/adder_4bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Dsp7Seg' [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/7segment_decoder.v:11]
INFO: [Synth 8-6155] done synthesizing module 'Dsp7Seg' (3#1) [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/7segment_decoder.v:11]
WARNING: [Synth 8-350] instance 'U2' of module 'Dsp7Seg' requires 12 connections, but only 8 given [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
INFO: [Synth 8-6155] done synthesizing module 'LabAdd4bit' (4#1) [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 455.422 ; gain = 153.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin U2:X4[3] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X4[2] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X4[1] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X4[0] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X5[3] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X5[2] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X5[1] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X5[0] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X6[3] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X6[2] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X6[1] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X6[0] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X7[3] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X7[2] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X7[1] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
WARNING: [Synth 8-3295] tying undriven pin U2:X7[0] to constant 0 [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/topmodule.v:39]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 455.422 ; gain = 153.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 455.422 ; gain = 153.496
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/constrs_1/new/seven_segment.xdc]
Finished Parsing XDC File [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/constrs_1/new/seven_segment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/constrs_1/new/seven_segment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LabAdd4bit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LabAdd4bit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 771.465 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 771.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 771.465 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 771.465 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 771.465 ; gain = 469.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 771.465 ; gain = 469.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 771.465 ; gain = 469.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 771.465 ; gain = 469.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 4     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder_full 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
Module Dsp7Seg 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 771.465 ; gain = 469.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 793.594 ; gain = 491.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 793.742 ; gain = 491.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 804.488 ; gain = 502.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 804.488 ; gain = 502.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 804.488 ; gain = 502.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 804.488 ; gain = 502.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 804.488 ; gain = 502.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 804.488 ; gain = 502.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 804.488 ; gain = 502.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     8|
|6     |LUT4   |     8|
|7     |LUT5   |     3|
|8     |LUT6   |     5|
|9     |FDCE   |    20|
|10    |IBUF   |    10|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    78|
|2     |  U2     |Dsp7Seg |    48|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 804.488 ; gain = 502.562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 804.488 ; gain = 186.520
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 804.488 ; gain = 502.562
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 815.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 815.531 ; gain = 525.723
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 815.531 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.runs/synth_1/LabAdd4bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LabAdd4bit_utilization_synth.rpt -pb LabAdd4bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  9 03:39:47 2024...
