==28407== Cachegrind, a cache and branch-prediction profiler
==28407== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28407== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28407== Command: ./mser .
==28407== 
--28407-- warning: L3 cache found, using its data for the LL simulation.
--28407-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28407-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==28407== 
==28407== Process terminating with default action of signal 15 (SIGTERM)
==28407==    at 0x10CA90: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28407==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28407== 
==28407== I   refs:      1,825,858,174
==28407== I1  misses:            1,254
==28407== LLi misses:            1,206
==28407== I1  miss rate:          0.00%
==28407== LLi miss rate:          0.00%
==28407== 
==28407== D   refs:        763,397,833  (516,907,771 rd   + 246,490,062 wr)
==28407== D1  misses:        3,655,409  (  2,358,299 rd   +   1,297,110 wr)
==28407== LLd misses:        1,602,227  (    432,241 rd   +   1,169,986 wr)
==28407== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==28407== LLd miss rate:           0.2% (        0.1%     +         0.5%  )
==28407== 
==28407== LL refs:           3,656,663  (  2,359,553 rd   +   1,297,110 wr)
==28407== LL misses:         1,603,433  (    433,447 rd   +   1,169,986 wr)
==28407== LL miss rate:            0.1% (        0.0%     +         0.5%  )
