$date
	Sat May 21 23:44:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dram_tb $end
$var wire 8 ! rdata [7:0] $end
$var reg 1 " clk $end
$var reg 20 # raddr [19:0] $end
$var reg 1 $ ren $end
$var reg 20 % waddr [19:0] $end
$var reg 8 & wdata [7:0] $end
$var reg 1 ' wen $end
$scope module dr $end
$var wire 1 " clk $end
$var wire 20 ( raddr [19:0] $end
$var wire 1 $ ren $end
$var wire 20 ) waddr [19:0] $end
$var wire 8 * wdata [7:0] $end
$var wire 1 ' wen $end
$var reg 8 + rdata [7:0] $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000000000000000000 ,
bx +
b11111111 *
b0 )
b0 (
0'
b11111111 &
b0 %
0$
b0 #
0"
bx !
$end
#5000
1"
#10000
0"
1'
#15000
1"
#20000
0"
0'
1$
#25000
b11111111 !
b11111111 +
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#50000
0"
