<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4597" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4597{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4597{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4597{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4597{left:190px;bottom:959px;letter-spacing:-0.18px;}
#t5_4597{left:420px;bottom:959px;letter-spacing:-0.13px;}
#t6_4597{left:513px;bottom:959px;letter-spacing:-0.12px;word-spacing:-0.22px;}
#t7_4597{left:513px;bottom:938px;letter-spacing:-0.11px;}
#t8_4597{left:513px;bottom:921px;letter-spacing:-0.12px;}
#t9_4597{left:513px;bottom:900px;}
#ta_4597{left:529px;bottom:900px;letter-spacing:-0.12px;word-spacing:-0.74px;}
#tb_4597{left:529px;bottom:885px;letter-spacing:-0.09px;}
#tc_4597{left:513px;bottom:869px;}
#td_4597{left:529px;bottom:869px;letter-spacing:-0.12px;}
#te_4597{left:513px;bottom:839px;letter-spacing:-0.12px;}
#tf_4597{left:513px;bottom:822px;letter-spacing:-0.11px;}
#tg_4597{left:513px;bottom:805px;letter-spacing:-0.12px;}
#th_4597{left:190px;bottom:781px;letter-spacing:-0.2px;}
#ti_4597{left:513px;bottom:781px;letter-spacing:-0.14px;}
#tj_4597{left:190px;bottom:756px;letter-spacing:-0.19px;}
#tk_4597{left:420px;bottom:756px;letter-spacing:-0.14px;}
#tl_4597{left:513px;bottom:756px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tm_4597{left:513px;bottom:735px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tn_4597{left:190px;bottom:710px;letter-spacing:-0.21px;}
#to_4597{left:420px;bottom:710px;letter-spacing:-0.13px;}
#tp_4597{left:513px;bottom:710px;letter-spacing:-0.12px;}
#tq_4597{left:513px;bottom:689px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tr_4597{left:190px;bottom:664px;letter-spacing:-0.14px;}
#ts_4597{left:513px;bottom:664px;letter-spacing:-0.14px;}
#tt_4597{left:190px;bottom:640px;letter-spacing:-0.16px;}
#tu_4597{left:420px;bottom:640px;letter-spacing:-0.14px;}
#tv_4597{left:513px;bottom:640px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_4597{left:513px;bottom:619px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tx_4597{left:190px;bottom:594px;letter-spacing:-0.14px;}
#ty_4597{left:513px;bottom:594px;letter-spacing:-0.14px;}
#tz_4597{left:190px;bottom:570px;letter-spacing:-0.19px;}
#t10_4597{left:420px;bottom:570px;letter-spacing:-0.14px;}
#t11_4597{left:513px;bottom:570px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_4597{left:513px;bottom:548px;letter-spacing:-0.12px;}
#t13_4597{left:513px;bottom:532px;letter-spacing:-0.11px;}
#t14_4597{left:513px;bottom:515px;letter-spacing:-0.1px;}
#t15_4597{left:513px;bottom:493px;letter-spacing:-0.11px;word-spacing:-0.39px;}
#t16_4597{left:513px;bottom:477px;letter-spacing:-0.11px;word-spacing:-0.16px;}
#t17_4597{left:513px;bottom:460px;letter-spacing:-0.11px;word-spacing:-0.21px;}
#t18_4597{left:513px;bottom:443px;letter-spacing:-0.11px;}
#t19_4597{left:513px;bottom:426px;letter-spacing:-0.12px;}
#t1a_4597{left:190px;bottom:402px;letter-spacing:-0.19px;}
#t1b_4597{left:420px;bottom:402px;letter-spacing:-0.13px;}
#t1c_4597{left:513px;bottom:402px;letter-spacing:-0.12px;}
#t1d_4597{left:513px;bottom:380px;letter-spacing:-0.11px;}
#t1e_4597{left:513px;bottom:364px;letter-spacing:-0.11px;}
#t1f_4597{left:513px;bottom:347px;letter-spacing:-0.11px;}
#t1g_4597{left:513px;bottom:330px;letter-spacing:-0.12px;}
#t1h_4597{left:513px;bottom:309px;letter-spacing:-0.11px;}
#t1i_4597{left:513px;bottom:292px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t1j_4597{left:513px;bottom:275px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1k_4597{left:513px;bottom:254px;letter-spacing:-0.11px;}
#t1l_4597{left:513px;bottom:237px;letter-spacing:-0.11px;}
#t1m_4597{left:513px;bottom:220px;letter-spacing:-0.11px;}
#t1n_4597{left:513px;bottom:203px;letter-spacing:-0.1px;}
#t1o_4597{left:191px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t1p_4597{left:268px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1q_4597{left:101px;bottom:1025px;letter-spacing:-0.12px;}
#t1r_4597{left:102px;bottom:1008px;letter-spacing:-0.14px;}
#t1s_4597{left:218px;bottom:1008px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1t_4597{left:436px;bottom:1025px;letter-spacing:-0.15px;}
#t1u_4597{left:438px;bottom:1008px;letter-spacing:-0.14px;}
#t1v_4597{left:634px;bottom:1008px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1w_4597{left:88px;bottom:984px;letter-spacing:-0.17px;}
#t1x_4597{left:144px;bottom:984px;letter-spacing:-0.16px;}

.s1_4597{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4597{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4597{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4597{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4597{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4597" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4597Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4597" style="-webkit-user-select: none;"><object width="935" height="1210" data="4597/4597.svg" type="image/svg+xml" id="pdf4597" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4597" class="t s1_4597">Vol. 4 </span><span id="t2_4597" class="t s1_4597">2-75 </span>
<span id="t3_4597" class="t s2_4597">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4597" class="t s3_4597">20 </span><span id="t5_4597" class="t s3_4597">Shared </span><span id="t6_4597" class="t s3_4597">Enhanced Intel SpeedStep Technology Select Lock (R/WO) </span>
<span id="t7_4597" class="t s3_4597">When set, this bit causes the following bits to become </span>
<span id="t8_4597" class="t s3_4597">read-only: </span>
<span id="t9_4597" class="t s3_4597">• </span><span id="ta_4597" class="t s3_4597">Enhanced Intel SpeedStep Technology Select Lock (this </span>
<span id="tb_4597" class="t s3_4597">bit). </span>
<span id="tc_4597" class="t s3_4597">• </span><span id="td_4597" class="t s3_4597">Enhanced Intel SpeedStep Technology Enable bit. </span>
<span id="te_4597" class="t s3_4597">The bit must be set before an Enhanced Intel SpeedStep </span>
<span id="tf_4597" class="t s3_4597">Technology transition is requested. This bit is cleared on </span>
<span id="tg_4597" class="t s3_4597">reset. </span>
<span id="th_4597" class="t s3_4597">21 </span><span id="ti_4597" class="t s3_4597">Reserved </span>
<span id="tj_4597" class="t s3_4597">22 </span><span id="tk_4597" class="t s3_4597">Shared </span><span id="tl_4597" class="t s3_4597">Limit CPUID Maxval (R/W) </span>
<span id="tm_4597" class="t s3_4597">See Table 2-2. </span>
<span id="tn_4597" class="t s3_4597">23 </span><span id="to_4597" class="t s3_4597">Shared </span><span id="tp_4597" class="t s3_4597">xTPR Message Disable (R/W) </span>
<span id="tq_4597" class="t s3_4597">See Table 2-2. </span>
<span id="tr_4597" class="t s3_4597">33:24 </span><span id="ts_4597" class="t s3_4597">Reserved </span>
<span id="tt_4597" class="t s3_4597">34 </span><span id="tu_4597" class="t s3_4597">Unique </span><span id="tv_4597" class="t s3_4597">XD Bit Disable (R/W) </span>
<span id="tw_4597" class="t s3_4597">See Table 2-2. </span>
<span id="tx_4597" class="t s3_4597">36:35 </span><span id="ty_4597" class="t s3_4597">Reserved </span>
<span id="tz_4597" class="t s3_4597">37 </span><span id="t10_4597" class="t s3_4597">Unique </span><span id="t11_4597" class="t s3_4597">DCU Prefetcher Disable (R/W) </span>
<span id="t12_4597" class="t s3_4597">When set to 1, the DCU L1 data cache prefetcher is </span>
<span id="t13_4597" class="t s3_4597">disabled. The default value after reset is 0. BIOS may </span>
<span id="t14_4597" class="t s3_4597">write ‘1’ to disable this feature. </span>
<span id="t15_4597" class="t s3_4597">The DCU prefetcher is an L1 data cache prefetcher. When </span>
<span id="t16_4597" class="t s3_4597">the DCU prefetcher detects multiple loads from the same </span>
<span id="t17_4597" class="t s3_4597">line done within a time limit, the DCU prefetcher assumes </span>
<span id="t18_4597" class="t s3_4597">the next line will be required. The next line is prefetched </span>
<span id="t19_4597" class="t s3_4597">in to the L1 data cache from memory or L2. </span>
<span id="t1a_4597" class="t s3_4597">38 </span><span id="t1b_4597" class="t s3_4597">Shared </span><span id="t1c_4597" class="t s3_4597">IDA Disable (R/W) </span>
<span id="t1d_4597" class="t s3_4597">When set to 1 on processors that support IDA, the Intel </span>
<span id="t1e_4597" class="t s3_4597">Dynamic Acceleration feature (IDA) is disabled and the </span>
<span id="t1f_4597" class="t s3_4597">IDA_Enable feature flag will be cleared (CPUID.06H: </span>
<span id="t1g_4597" class="t s3_4597">EAX[1]=0). </span>
<span id="t1h_4597" class="t s3_4597">When set to a 0 on processors that support IDA, </span>
<span id="t1i_4597" class="t s3_4597">CPUID.06H: EAX[1] reports the processor’s support of IDA </span>
<span id="t1j_4597" class="t s3_4597">is enabled. </span>
<span id="t1k_4597" class="t s3_4597">Note: The power-on default value is used by BIOS to </span>
<span id="t1l_4597" class="t s3_4597">detect hardware support of IDA. If the power-on default </span>
<span id="t1m_4597" class="t s3_4597">value is 1, IDA is available in the processor. If the power- </span>
<span id="t1n_4597" class="t s3_4597">on default value is 0, IDA is not available. </span>
<span id="t1o_4597" class="t s4_4597">Table 2-3. </span><span id="t1p_4597" class="t s4_4597">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t1q_4597" class="t s5_4597">Register </span>
<span id="t1r_4597" class="t s5_4597">Address </span><span id="t1s_4597" class="t s5_4597">Register Name / Bit Fields </span>
<span id="t1t_4597" class="t s5_4597">Shared/ </span>
<span id="t1u_4597" class="t s5_4597">Unique </span><span id="t1v_4597" class="t s5_4597">Bit Description </span>
<span id="t1w_4597" class="t s5_4597">Hex </span><span id="t1x_4597" class="t s5_4597">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
