	component tod_subsys is
		port (
			cdc_pipeline_0_dst_clk_clk                                          : in  std_logic                     := 'X';             -- clk
			cdc_pipeline_0_rst_dst_clk_n_reset_n                                : in  std_logic                     := 'X';             -- reset_n
			cdc_pipeline_0_dataout_data                                         : out std_logic_vector(95 downto 0);                    -- data
			clock_bridge_100_in_clk_clk                                         : in  std_logic                     := 'X';             -- clk
			clock_bridge_156_in_clk_clk                                         : in  std_logic                     := 'X';             -- clk
			reset_bridge_100_in_reset_reset_n                                   : in  std_logic                     := 'X';             -- reset_n
			reset_bridge_156_in_reset_reset                                     : in  std_logic                     := 'X';             -- reset
			tod_sync_interface_adapter_0_0_tx2_tod_master_data_data             : out std_logic_vector(95 downto 0);                    -- data
			tod_timestamp_96b_0_pps_in_pps_in                                   : in  std_logic                     := 'X';             -- pps_in
			tod_timestamp_96b_0_rfp_sync_pul_data                               : out std_logic;                                        -- data
			tod_timestamp_96b_0_tod_timestamp_96b_csr_address                   : in  std_logic_vector(4 downto 0)  := (others => 'X'); -- address
			tod_timestamp_96b_0_tod_timestamp_96b_csr_write                     : in  std_logic                     := 'X';             -- write
			tod_timestamp_96b_0_tod_timestamp_96b_csr_read                      : in  std_logic                     := 'X';             -- read
			tod_timestamp_96b_0_tod_timestamp_96b_csr_writedata                 : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			tod_timestamp_96b_0_tod_timestamp_96b_csr_readdata                  : out std_logic_vector(31 downto 0);                    -- readdata
			tod_timestamp_96b_0_tod_timestamp_96b_csr_waitrequest               : out std_logic;                                        -- waitrequest
			tod_timestamp_96b_0_tod_timestamp_96b_csr_readdatavalid             : out std_logic;                                        -- readdatavalid
			tod_timestamp_96b_0_rfp_sync_pul_dup_data                           : out std_logic;                                        -- data
			master_tod_top_0_csr_write                                          : in  std_logic                     := 'X';             -- write
			master_tod_top_0_csr_writedata                                      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			master_tod_top_0_csr_read                                           : in  std_logic                     := 'X';             -- read
			master_tod_top_0_csr_readdata                                       : out std_logic_vector(31 downto 0);                    -- readdata
			master_tod_top_0_csr_waitrequest                                    : out std_logic;                                        -- waitrequest
			master_tod_top_0_csr_address                                        : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- address
			master_tod_top_0_i_reconfig_rst_n_reset_n                           : in  std_logic                     := 'X';             -- reset_n
			master_tod_top_0_pulse_per_second_pps                               : out std_logic;                                        -- pps
			mtod_subsys_master_tod_top_0_i_upstr_pll_lock                       : in  std_logic                     := 'X';             -- lock
			mtod_subsys_clk100_in_clk_clk                                       : in  std_logic                     := 'X';             -- clk
			mtod_subsys_pps_load_tod_0_period_clock_clk                         : in  std_logic                     := 'X';             -- clk
			mtod_subsys_pps_load_tod_0_reset_reset                              : in  std_logic                     := 'X';             -- reset
			mtod_subsys_pps_load_tod_0_csr_reset_reset                          : in  std_logic                     := 'X';             -- reset
			mtod_subsys_pps_load_tod_0_csr_readdata                             : out std_logic_vector(31 downto 0);                    -- readdata
			mtod_subsys_pps_load_tod_0_csr_write                                : in  std_logic                     := 'X';             -- write
			mtod_subsys_pps_load_tod_0_csr_read                                 : in  std_logic                     := 'X';             -- read
			mtod_subsys_pps_load_tod_0_csr_writedata                            : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			mtod_subsys_pps_load_tod_0_csr_waitrequest                          : out std_logic;                                        -- waitrequest
			mtod_subsys_pps_load_tod_0_csr_address                              : in  std_logic_vector(5 downto 0)  := (others => 'X'); -- address
			mtod_subsys_pps_in_pulse_per_second                                 : in  std_logic                     := 'X';             -- pulse_per_second
			master_tod_subsys_0_mtod_subsys_pps_load_tod_0_time_of_day_96b_data : in  std_logic_vector(95 downto 0) := (others => 'X'); -- data
			mtod_subsys_pps_load_tod_0_pps_irq_irq                              : out std_logic;                                        -- irq
			mtod_subsys_rstn_in_reset_reset_n                                   : in  std_logic                     := 'X';             -- reset_n
			tod_slave_sub_system_0_master_tod_split_conduit_end_10_data         : out std_logic_vector(95 downto 0);                    -- data
			tod_slave_sub_system_0_master_tod_split_conduit_end_10_valid        : out std_logic;                                        -- valid
			tod_slave_oran_tod_stack_tx_clk_clk                                 : in  std_logic                     := 'X';             -- clk
			tod_slave_oran_tod_stack_rx_clk_clk                                 : in  std_logic                     := 'X';             -- clk
			tod_slave_oran_tod_stack_todsync_sample_clk_clk                     : in  std_logic                     := 'X';             -- clk
			tx_oran_tod_time_of_day_96b_tdata                                   : out std_logic_vector(95 downto 0);                    -- tdata
			tx_oran_tod_time_of_day_96b_tvalid                                  : out std_logic;                                        -- tvalid
			rx_oran_tod_time_of_day_96b_tdata                                   : out std_logic_vector(95 downto 0);                    -- tdata
			rx_oran_tod_time_of_day_96b_tvalid                                  : out std_logic;                                        -- tvalid
			tod_slave_port_8_tod_stack_tx_clk_clk                               : in  std_logic                     := 'X';             -- clk
			tod_slave_port_8_tod_stack_rx_clk_clk                               : in  std_logic                     := 'X';             -- clk
			tod_slave_port_8_tod_stack_todsync_sample_clk_clk                   : in  std_logic                     := 'X';             -- clk
			tod_slave_port_8_tod_stack_tx_tod_interface_tdata                   : out std_logic_vector(95 downto 0);                    -- tdata
			tod_slave_port_8_tod_stack_tx_tod_interface_tvalid                  : out std_logic;                                        -- tvalid
			tod_slave_port_8_tod_stack_rx_tod_interface_tdata                   : out std_logic_vector(95 downto 0);                    -- tdata
			tod_slave_port_8_tod_stack_rx_tod_interface_tvalid                  : out std_logic;                                        -- tvalid
			tod_slave_subsys_port_8_tod_stack_tx_pll_locked_lock                : in  std_logic                     := 'X';             -- lock
			tod_slave_tod_subsys_clk_100_in_clk_clk                             : in  std_logic                     := 'X';             -- clk
			tod_slave_tod_subsys_mtod_clk_in_clk_clk                            : in  std_logic                     := 'X';             -- clk
			tod_slave_tod_subsys_rst_100_in_reset_reset_n                       : in  std_logic                     := 'X';             -- reset_n
			tod_slave_todsync_sample_plllock_split_conduit_end_lock             : in  std_logic_vector(0 downto 0)  := (others => 'X')  -- lock
		);
	end component tod_subsys;

