<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 413</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#0860a8;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:7px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page413-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce413.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:767px;white-space:nowrap" class="ft00">Vol. 3A&#160;11-1</p>
<p style="position:absolute;top:96px;left:699px;white-space:nowrap" class="ft01">CHAPTER 11</p>
<p style="position:absolute;top:120px;left:554px;white-space:nowrap" class="ft01">MEMORY CACHE CONTROL</p>
<p style="position:absolute;top:190px;left:68px;white-space:nowrap" class="ft08">This chapter&#160;describes&#160;the&#160;memory&#160;cache&#160;and&#160;cache control mechanisms, the&#160;TLBs, and the store buffer&#160;in Intel 64&#160;<br/>and IA-32 processors.&#160;It also&#160;describes&#160;the memory&#160;type&#160;range&#160;registers (MTRRs) introduced&#160;in&#160;the P6 family&#160;<br/>processors&#160;and how they are used to&#160;control&#160;caching of physical memory locations.</p>
<p style="position:absolute;top:279px;left:68px;white-space:nowrap" class="ft03">11.1&#160;</p>
<p style="position:absolute;top:279px;left:147px;white-space:nowrap" class="ft03">INTERNAL CACHES, TLBS, AND BUFFERS</p>
<p style="position:absolute;top:315px;left:68px;white-space:nowrap" class="ft08">The&#160;Intel&#160;64&#160;and IA-32 architectures support cache, translation look aside&#160;buffers&#160;(TLBs), and&#160;a store buffer&#160;for&#160;<br/>temporary&#160;on-chip (and external)&#160;storage of instructions&#160;and da<a href="o_fe12b1e2a880e0ce-413.html">ta. (Figure&#160;11-1 shows&#160;</a>the&#160;arrangement of caches,&#160;<br/>TLBs, and&#160;the&#160;store buffer&#160;for&#160;the Pentium 4&#160;and Intel Xeon&#160;<a href="o_fe12b1e2a880e0ce-414.html">processors.) Table 11-1</a>&#160;shows the&#160;characteristics of&#160;<br/>these&#160;caches and buffers for the Pentium&#160;4,&#160;Intel&#160;Xeon, P6 family,&#160;and Pentium processors.&#160;<b>The&#160;sizes and char-<br/>acteristics of&#160;these units are machine specific and&#160;may change in future&#160;versions&#160;of the processor.</b>&#160;The&#160;<br/>CPUID&#160;instruction&#160;returns the&#160;sizes and characteristics of the&#160;caches&#160;and buffers&#160;for&#160;the processor on which the&#160;<br/>instruction&#160;is executed. See&#160;‚ÄúCPUID‚ÄîCPU Identification‚Äù&#160;in<a href="˛ˇ">&#160;Chapter 3, ‚ÄúInstruction Set Reference, A-L,‚Äù of the&#160;<br/><i>Intel¬Æ&#160;64&#160;and IA-32&#160;Architectures&#160;Software Developer‚Äôs Manual,&#160;Volume&#160;2A</i>.</a></p>
<p style="position:absolute;top:799px;left:206px;white-space:nowrap" class="ft06">Figure&#160;11-1.&#160;&#160;Cache Structure of&#160;the&#160;Pentium 4&#160;and Intel&#160;Xeon&#160;Processors</p>
<p style="position:absolute;top:732px;left:453px;white-space:nowrap" class="ft00">Trace Cache</p>
<p style="position:absolute;top:732px;left:303px;white-space:nowrap" class="ft00">Instruction Decoder</p>
<p style="position:absolute;top:666px;left:377px;white-space:nowrap" class="ft00">Bus Interface Unit</p>
<p style="position:absolute;top:550px;left:201px;white-space:nowrap" class="ft00">System Bus</p>
<p style="position:absolute;top:575px;left:631px;white-space:nowrap" class="ft00">Data&#160;Cache</p>
<p style="position:absolute;top:588px;left:637px;white-space:nowrap" class="ft00">Unit (L1)</p>
<p style="position:absolute;top:562px;left:210px;white-space:nowrap" class="ft00">&#160;(External)</p>
<p style="position:absolute;top:490px;left:302px;white-space:nowrap" class="ft00">Physical</p>
<p style="position:absolute;top:503px;left:303px;white-space:nowrap" class="ft00">Memory</p>
<p style="position:absolute;top:737px;left:629px;white-space:nowrap" class="ft00">Store Buffer</p>
<p style="position:absolute;top:685px;left:633px;white-space:nowrap" class="ft00">Data&#160;TLBs</p>
<p style="position:absolute;top:589px;left:396px;white-space:nowrap" class="ft00">L2 Cache</p>
<p style="position:absolute;top:626px;left:633px;white-space:nowrap" class="ft00">Instruction</p>
<p style="position:absolute;top:638px;left:645px;white-space:nowrap" class="ft00">TLBs</p>
<p style="position:absolute;top:589px;left:488px;white-space:nowrap" class="ft00">L3 Cache</p>
<p style="position:absolute;top:586px;left:539px;white-space:nowrap" class="ft07">‚Ä†</p>
<p style="position:absolute;top:773px;left:293px;white-space:nowrap" class="ft00">‚Ä† Intel Xeon&#160;processors&#160;only</p>
</div>
</body>
</html>
