<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>D:\programs\fpga\C200_FPGA\impl1\synlog\impl1_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>C200_PLL|CLKOP_inferred_clock</data>
<data>131.0 MHz</data>
<data>86.0 MHz</data>
<data>-1.998</data>
</row>
<row>
<data>C200_PLL|CLKOS_inferred_clock</data>
<data>319.9 MHz</data>
<data>272.0 MHz</data>
<data>-0.551</data>
</row>
<row>
<data>System</data>
<data>2761.7 MHz</data>
<data>2347.4 MHz</data>
<data>-0.064</data>
</row>
</report_table>
