Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 10 11:14:25 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/clock_divider_0/U0/internal_clock_reg[26]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.550        0.000                      0                  143        0.157        0.000                      0                  143        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.550        0.000                      0                  143        0.157        0.000                      0                  143        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.550ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 1.139ns (35.790%)  route 2.043ns (64.210%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/Q
                         net (fo=6, routed)           1.044     6.849    design_1_i/BinToBCD16_0/U0/index_c[1]
    SLICE_X82Y64         LUT5 (Prop_lut5_I3_O)        0.329     7.178 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.434     7.612    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.332     7.944 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.566     8.510    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X82Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.603    15.026    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X82Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X82Y66         FDRE (Setup_fdre_C_CE)      -0.205    15.060    design_1_i/BinToBCD16_0/U0/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.510    
  -------------------------------------------------------------------
                         slack                                  6.550    

Slack (MET) :             6.553ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.728ns (23.111%)  route 2.422ns (76.889%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/Q
                         net (fo=5, routed)           1.064     6.847    design_1_i/BinToBCD16_0/U0/BCD0_c[0]
    SLICE_X85Y64         LUT6 (Prop_lut6_I2_O)        0.124     6.971 r  design_1_i/BinToBCD16_0/U0/BCD1[0]_i_2/O
                         net (fo=1, routed)           0.729     7.701    design_1_i/BinToBCD16_0/U0/BCD1[0]_i_2_n_0
    SLICE_X84Y64         LUT2 (Prop_lut2_I0_O)        0.148     7.849 r  design_1_i/BinToBCD16_0/U0/BCD1[0]_i_1/O
                         net (fo=2, routed)           0.629     8.478    design_1_i/BinToBCD16_0/U0/BCD1[0]_i_1_n_0
    SLICE_X85Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.605    15.028    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
                         clock pessimism              0.300    15.328    
                         clock uncertainty           -0.035    15.292    
    SLICE_X85Y64         FDRE (Setup_fdre_C_D)       -0.262    15.030    design_1_i/BinToBCD16_0/U0/BCD1_c_reg[0]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                  6.553    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.060ns  (logic 0.728ns (23.788%)  route 2.332ns (76.212%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y64         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/Q
                         net (fo=5, routed)           1.064     6.847    design_1_i/BinToBCD16_0/U0/BCD0_c[0]
    SLICE_X85Y64         LUT6 (Prop_lut6_I2_O)        0.124     6.971 r  design_1_i/BinToBCD16_0/U0/BCD1[0]_i_2/O
                         net (fo=1, routed)           0.729     7.701    design_1_i/BinToBCD16_0/U0/BCD1[0]_i_2_n_0
    SLICE_X84Y64         LUT2 (Prop_lut2_I0_O)        0.148     7.849 r  design_1_i/BinToBCD16_0/U0/BCD1[0]_i_1/O
                         net (fo=2, routed)           0.539     8.388    design_1_i/BinToBCD16_0/U0/BCD1[0]_i_1_n_0
    SLICE_X85Y65         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.604    15.027    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y65         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X85Y65         FDRE (Setup_fdre_C_D)       -0.285    14.981    design_1_i/BinToBCD16_0/U0/BCD1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 1.139ns (36.309%)  route 1.998ns (63.691%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/Q
                         net (fo=6, routed)           1.044     6.849    design_1_i/BinToBCD16_0/U0/index_c[1]
    SLICE_X82Y64         LUT5 (Prop_lut5_I3_O)        0.329     7.178 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.434     7.612    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.332     7.944 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.521     8.465    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.603    15.026    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X85Y66         FDRE (Setup_fdre_C_CE)      -0.205    15.060    design_1_i/BinToBCD16_0/U0/BCD0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 1.139ns (36.309%)  route 1.998ns (63.691%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/Q
                         net (fo=6, routed)           1.044     6.849    design_1_i/BinToBCD16_0/U0/index_c[1]
    SLICE_X82Y64         LUT5 (Prop_lut5_I3_O)        0.329     7.178 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.434     7.612    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.332     7.944 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.521     8.465    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.603    15.026    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X85Y66         FDRE (Setup_fdre_C_CE)      -0.205    15.060    design_1_i/BinToBCD16_0/U0/BCD1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 1.139ns (36.309%)  route 1.998ns (63.691%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/Q
                         net (fo=6, routed)           1.044     6.849    design_1_i/BinToBCD16_0/U0/index_c[1]
    SLICE_X82Y64         LUT5 (Prop_lut5_I3_O)        0.329     7.178 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.434     7.612    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.332     7.944 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.521     8.465    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.603    15.026    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X85Y66         FDRE (Setup_fdre_C_CE)      -0.205    15.060    design_1_i/BinToBCD16_0/U0/BCD2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 1.139ns (36.309%)  route 1.998ns (63.691%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/Q
                         net (fo=6, routed)           1.044     6.849    design_1_i/BinToBCD16_0/U0/index_c[1]
    SLICE_X82Y64         LUT5 (Prop_lut5_I3_O)        0.329     7.178 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.434     7.612    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.332     7.944 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.521     8.465    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.603    15.026    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X85Y66         FDRE (Setup_fdre_C_CE)      -0.205    15.060    design_1_i/BinToBCD16_0/U0/BCD3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD4_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.137ns  (logic 1.139ns (36.309%)  route 1.998ns (63.691%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/Q
                         net (fo=6, routed)           1.044     6.849    design_1_i/BinToBCD16_0/U0/index_c[1]
    SLICE_X82Y64         LUT5 (Prop_lut5_I3_O)        0.329     7.178 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.434     7.612    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.332     7.944 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.521     8.465    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X85Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.603    15.026    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X85Y66         FDRE (Setup_fdre_C_CE)      -0.205    15.060    design_1_i/BinToBCD16_0/U0/BCD4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.596ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 1.139ns (36.453%)  route 1.986ns (63.547%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 15.030 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.478     5.806 f  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/Q
                         net (fo=6, routed)           1.044     6.849    design_1_i/BinToBCD16_0/U0/index_c[1]
    SLICE_X82Y64         LUT5 (Prop_lut5_I3_O)        0.329     7.178 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.434     7.612    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.332     7.944 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.508     8.452    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.607    15.030    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_reg[0]/C
                         clock pessimism              0.259    15.289    
                         clock uncertainty           -0.035    15.253    
    SLICE_X86Y64         FDRE (Setup_fdre_C_CE)      -0.205    15.048    design_1_i/BinToBCD16_0/U0/BCD4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.452    
  -------------------------------------------------------------------
                         slack                                  6.596    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.734ns (24.463%)  route 2.266ns (75.537%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.725     5.328    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X83Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.456     5.784 r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=47, routed)          1.046     6.830    design_1_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X84Y65         LUT6 (Prop_lut6_I4_O)        0.124     6.954 r  design_1_i/BinToBCD16_0/U0/BCD3[0]_i_2/O
                         net (fo=1, routed)           0.656     7.610    design_1_i/BinToBCD16_0/U0/BCD3[0]_i_2_n_0
    SLICE_X85Y65         LUT2 (Prop_lut2_I0_O)        0.154     7.764 r  design_1_i/BinToBCD16_0/U0/BCD3[0]_i_1/O
                         net (fo=2, routed)           0.565     8.328    design_1_i/BinToBCD16_0/U0/BCD3[0]_i_1_n_0
    SLICE_X85Y65         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.604    15.027    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y65         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_reg[0]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X85Y65         FDRE (Setup_fdre_C_D)       -0.261    15.005    design_1_i/BinToBCD16_0/U0/BCD3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  6.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.190ns (68.671%)  route 0.087ns (31.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.604     1.523    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y62         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y62         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[2]/Q
                         net (fo=1, routed)           0.087     1.751    design_1_i/BinToBCD16_0/U0/int_rg_c_reg_n_0_[2]
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.049     1.800 r  design_1_i/BinToBCD16_0/U0/int_rg_c[3]_i_1/O
                         net (fo=1, routed)           0.000     1.800    design_1_i/BinToBCD16_0/U0/int_rg_n[3]
    SLICE_X87Y62         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.875     2.040    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y62         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X87Y62         FDRE (Hold_fdre_C_D)         0.107     1.643    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.604     1.523    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y62         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.128     1.651 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/Q
                         net (fo=1, routed)           0.085     1.737    design_1_i/BinToBCD16_0/U0/int_rg_c_reg_n_0_[4]
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.101     1.838 r  design_1_i/BinToBCD16_0/U0/int_rg_c[5]_i_1/O
                         net (fo=1, routed)           0.000     1.838    design_1_i/BinToBCD16_0/U0/int_rg_n[5]
    SLICE_X87Y62         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.875     2.040    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y62         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X87Y62         FDRE (Hold_fdre_C_D)         0.107     1.630    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.603     1.522    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y64         FDRE (Prop_fdre_C_Q)         0.128     1.650 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[6]/Q
                         net (fo=1, routed)           0.085     1.736    design_1_i/BinToBCD16_0/U0/int_rg_c_reg_n_0_[6]
    SLICE_X87Y64         LUT3 (Prop_lut3_I0_O)        0.101     1.837 r  design_1_i/BinToBCD16_0/U0/int_rg_c[7]_i_1/O
                         net (fo=1, routed)           0.000     1.837    design_1_i/BinToBCD16_0/U0/int_rg_n[7]
    SLICE_X87Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.874     2.039    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[7]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y64         FDRE (Hold_fdre_C_D)         0.107     1.629    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.604     1.523    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y62         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.128     1.651 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/Q
                         net (fo=1, routed)           0.086     1.737    design_1_i/BinToBCD16_0/U0/int_rg_c_reg_n_0_[3]
    SLICE_X87Y62         LUT3 (Prop_lut3_I0_O)        0.104     1.841 r  design_1_i/BinToBCD16_0/U0/int_rg_c[4]_i_1/O
                         net (fo=1, routed)           0.000     1.841    design_1_i/BinToBCD16_0/U0/int_rg_n[4]
    SLICE_X87Y62         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.875     2.040    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y62         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X87Y62         FDRE (Hold_fdre_C_D)         0.107     1.630    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD2_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD2_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.021%)  route 0.139ns (39.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.602     1.521    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y65         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y65         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[1]/Q
                         net (fo=4, routed)           0.139     1.825    design_1_i/BinToBCD16_0/U0/BCD2_c[1]
    SLICE_X84Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.870 r  design_1_i/BinToBCD16_0/U0/BCD2[3]_i_1/O
                         net (fo=2, routed)           0.000     1.870    design_1_i/BinToBCD16_0/U0/BCD2[3]_i_1_n_0
    SLICE_X84Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.871     2.036    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[3]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X84Y66         FDRE (Hold_fdre_C_D)         0.121     1.655    design_1_i/BinToBCD16_0/U0/BCD2_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD2_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD2_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.468%)  route 0.142ns (40.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.602     1.521    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y65         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y65         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[0]/Q
                         net (fo=5, routed)           0.142     1.828    design_1_i/BinToBCD16_0/U0/BCD2_c[0]
    SLICE_X84Y66         LUT6 (Prop_lut6_I4_O)        0.045     1.873 r  design_1_i/BinToBCD16_0/U0/BCD2[2]_i_1/O
                         net (fo=2, routed)           0.000     1.873    design_1_i/BinToBCD16_0/U0/BCD2[2]_i_1_n_0
    SLICE_X84Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.871     2.036    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y66         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD2_c_reg[2]/C
                         clock pessimism             -0.501     1.534    
    SLICE_X84Y66         FDRE (Hold_fdre_C_D)         0.121     1.655    design_1_i/BinToBCD16_0/U0/BCD2_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/int_rg_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/int_rg_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.603     1.522    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y64         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[0]/Q
                         net (fo=1, routed)           0.136     1.800    design_1_i/BinToBCD16_0/U0/int_rg_c_reg_n_0_[0]
    SLICE_X87Y64         LUT3 (Prop_lut3_I0_O)        0.045     1.845 r  design_1_i/BinToBCD16_0/U0/int_rg_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    design_1_i/BinToBCD16_0/U0/int_rg_n[1]
    SLICE_X87Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.874     2.039    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y64         FDRE (Hold_fdre_C_D)         0.092     1.614    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD4_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD4_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.047%)  route 0.133ns (38.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.602     1.521    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[0]/Q
                         net (fo=4, routed)           0.133     1.819    design_1_i/BinToBCD16_0/U0/BCD4_c[0]
    SLICE_X82Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.864 r  design_1_i/BinToBCD16_0/U0/BCD4[2]_i_1/O
                         net (fo=2, routed)           0.000     1.864    design_1_i/BinToBCD16_0/U0/BCD4[2]_i_1_n_0
    SLICE_X82Y65         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.872     2.037    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X82Y65         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.092     1.627    design_1_i/BinToBCD16_0/U0/BCD4_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD3_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.470%)  route 0.148ns (41.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.602     1.521    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y63         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y63         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  design_1_i/BinToBCD16_0/U0/BCD3_c_reg[3]/Q
                         net (fo=4, routed)           0.148     1.834    design_1_i/BinToBCD16_0/U0/BCD3_c[3]
    SLICE_X84Y63         LUT6 (Prop_lut6_I0_O)        0.045     1.879 r  design_1_i/BinToBCD16_0/U0/BCD3[3]_i_1/O
                         net (fo=2, routed)           0.000     1.879    design_1_i/BinToBCD16_0/U0/BCD3[3]_i_1_n_0
    SLICE_X84Y63         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.873     2.038    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y63         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD3_c_reg[3]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X84Y63         FDRE (Hold_fdre_C_D)         0.121     1.642    design_1_i/BinToBCD16_0/U0/BCD3_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD4_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD4_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.869%)  route 0.134ns (39.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.602     1.521    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X84Y64         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[0]/Q
                         net (fo=4, routed)           0.134     1.820    design_1_i/BinToBCD16_0/U0/BCD4_c[0]
    SLICE_X82Y65         LUT6 (Prop_lut6_I2_O)        0.045     1.865 r  design_1_i/BinToBCD16_0/U0/BCD4[1]_i_1/O
                         net (fo=2, routed)           0.000     1.865    design_1_i/BinToBCD16_0/U0/BCD4[1]_i_1_n_0
    SLICE_X82Y65         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.872     2.037    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X82Y65         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD4_c_reg[1]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X82Y65         FDRE (Hold_fdre_C_D)         0.091     1.626    design_1_i/BinToBCD16_0/U0/BCD4_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y64    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y64    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y64    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y64    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y65    design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X83Y65    design_1_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y66    design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y66    design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y66    design_1_i/BinToBCD16_0/U0/BCD1_c_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y64    design_1_i/BinToBCD16_0/U0/BCD4_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y64    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y64    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y64    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y64    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y64    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y64    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    design_1_i/clock_divider_0/U0/internal_clock_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    design_1_i/clock_divider_0/U0/internal_clock_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    design_1_i/clock_divider_0/U0/internal_clock_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y62    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y62    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y62    design_1_i/BinToBCD16_0/U0/int_rg_c_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    design_1_i/clock_divider_0/U0/internal_clock_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    design_1_i/clock_divider_0/U0/internal_clock_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    design_1_i/clock_divider_0/U0/internal_clock_reg[22]/C



