# AXI4 protocol design blocks and utilities
Everything that can be used with AXI4 based systems is stored in here. Both synthesis and simulation
blocks can be found.

## List of available entities
| NAME | BRIEF DESCRIPTION | NOTES |
|-|-|-|
| [AXI4_PKG](modules/axi4/AXI4_PKG.md) | A collection of SystemVerilog definitions | |
