Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jul 10 21:24:07 2020
| Host         : l2study running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_serial_acl_tester_timing_summary_routed.rpt -pb fpga_serial_acl_tester_timing_summary_routed.pb -rpx fpga_serial_acl_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_serial_acl_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.371        0.000                      0                 5266        0.089        0.000                      0                 5266        3.000        0.000                       0                  2196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)           Period(ns)      Frequency(MHz)
-----                  ------------           ----------      --------------
sys_clk_pin            {0.000 5.000}          10.000          100.000         
  CLKFBIN              {0.000 25.000}         50.000          20.000          
  s_clk_20mhz          {0.000 25.000}         50.000          20.000          
    genclk5mhz         {0.000 100.000}        200.000         5.000           
    genclk625khz       {0.000 800.000}        1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}         135.640         7.372           
wiz_20mhz_virt_in      {0.000 25.000}         50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}         50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}         135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}         135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                        3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                         48.751        0.000                       0                     2  
  s_clk_20mhz         27.814        0.000                      0                 5160        0.089        0.000                      0                 5160       24.500        0.000                       0                  2154  
  s_clk_7_37mhz      132.087        0.000                      0                   69        0.176        0.000                      0                   69       67.320        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
genclk5mhz             s_clk_20mhz                 47.688        0.000                      0                    2        0.363        0.000                      0                    2  
genclk625khz           s_clk_20mhz                 47.508        0.000                      0                    2        0.111        0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                 29.794        0.000                      0                   11        0.131        0.000                      0                   11  
s_clk_20mhz            wiz_20mhz_virt_out           5.371        0.000                      0                   22       33.090        0.000                      0                   22  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       39.983        0.000                      0                    1       85.036        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             37.954        0.000                      0                    3        3.398        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       27.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.814ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        22.009ns  (logic 7.390ns (33.577%)  route 14.619ns (66.423%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 55.978 - 50.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.716     6.335    s_clk_20mhz_BUFG
    SLICE_X6Y66          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518     6.853 f  s_hex_3axis_temp_measurements_display_reg[27]/Q
                         net (fo=25, routed)          2.231     9.083    u_adxl362_readings_to_ascii/i_3axis_temp[27]
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     9.207 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     9.207    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_7_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.605 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.605    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.719 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[104]_INST_0_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.719    u_adxl362_readings_to_ascii/o_txt_ascii_line2[104]_INST_0_i_46_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.941 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_4/O[0]
                         net (fo=16, routed)          1.140    11.082    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[9]
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.299    11.381 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_140/O
                         net (fo=1, routed)           0.000    11.381    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_140_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.961 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.622    12.583    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_107_n_5
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.302    12.885 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_108/O
                         net (fo=3, routed)           0.603    13.488    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_108_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I1_O)        0.124    13.612 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_47/O
                         net (fo=2, routed)           0.424    14.035    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_47_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.159 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    14.159    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_51_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.709 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.709    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.022 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.503    16.525    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_4
    SLICE_X39Y74         LUT3 (Prop_lut3_I1_O)        0.306    16.831 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.476    17.307    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.857 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.857    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.076 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.616    18.692    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2_n_7
    SLICE_X37Y73         LUT4 (Prop_lut4_I0_O)        0.295    18.987 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6/O
                         net (fo=1, routed)           0.338    19.325    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.790 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.775    20.565    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X39Y75         LUT4 (Prop_lut4_I3_O)        0.355    20.920 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.499    21.419    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.326    21.745 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.608    22.353    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29_n_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.150    22.503 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.867    23.370    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[6]
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.326    23.696 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11/O
                         net (fo=3, routed)           0.617    24.313    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11_n_0
    SLICE_X38Y74         LUT3 (Prop_lut3_I2_O)        0.124    24.437 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_4/O
                         net (fo=4, routed)           0.647    25.084    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_4_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I2_O)        0.124    25.208 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_2/O
                         net (fo=5, routed)           1.609    26.816    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_2_n_0
    SLICE_X13Y77         LUT4 (Prop_lut4_I1_O)        0.150    26.966 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[93]_INST_0/O
                         net (fo=2, routed)           1.045    28.012    s_adxl_txt_ascii_line2[93]
    SLICE_X6Y78          LUT6 (Prop_lut6_I1_O)        0.332    28.344 r  s_uart_dat_ascii_line[109]_i_1/O
                         net (fo=1, routed)           0.000    28.344    s_uart_dat_ascii_line[109]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  s_uart_dat_ascii_line_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.591    55.978    s_clk_20mhz_BUFG
    SLICE_X6Y78          FDRE                                         r  s_uart_dat_ascii_line_reg[109]/C
                         clock pessimism              0.311    56.289    
                         clock uncertainty           -0.210    56.079    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)        0.079    56.158    s_uart_dat_ascii_line_reg[109]
  -------------------------------------------------------------------
                         required time                         56.158    
                         arrival time                         -28.344    
  -------------------------------------------------------------------
                         slack                                 27.814    

Slack (MET) :             27.831ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.992ns  (logic 7.390ns (33.603%)  route 14.602ns (66.397%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.978ns = ( 55.978 - 50.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.716     6.335    s_clk_20mhz_BUFG
    SLICE_X6Y66          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518     6.853 f  s_hex_3axis_temp_measurements_display_reg[27]/Q
                         net (fo=25, routed)          2.231     9.083    u_adxl362_readings_to_ascii/i_3axis_temp[27]
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     9.207 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     9.207    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_7_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.605 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.605    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.719 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[104]_INST_0_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.719    u_adxl362_readings_to_ascii/o_txt_ascii_line2[104]_INST_0_i_46_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.941 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_4/O[0]
                         net (fo=16, routed)          1.140    11.082    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[9]
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.299    11.381 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_140/O
                         net (fo=1, routed)           0.000    11.381    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_140_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.961 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.622    12.583    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_107_n_5
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.302    12.885 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_108/O
                         net (fo=3, routed)           0.603    13.488    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_108_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I1_O)        0.124    13.612 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_47/O
                         net (fo=2, routed)           0.424    14.035    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_47_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.159 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    14.159    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_51_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.709 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.709    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.022 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.503    16.525    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_4
    SLICE_X39Y74         LUT3 (Prop_lut3_I1_O)        0.306    16.831 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.476    17.307    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.857 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.857    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.076 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.616    18.692    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2_n_7
    SLICE_X37Y73         LUT4 (Prop_lut4_I0_O)        0.295    18.987 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6/O
                         net (fo=1, routed)           0.338    19.325    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.790 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.775    20.565    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X39Y75         LUT4 (Prop_lut4_I3_O)        0.355    20.920 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.499    21.419    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.326    21.745 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.608    22.353    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29_n_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.150    22.503 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.867    23.370    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[6]
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.326    23.696 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11/O
                         net (fo=3, routed)           0.617    24.313    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11_n_0
    SLICE_X38Y74         LUT3 (Prop_lut3_I2_O)        0.124    24.437 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_4/O
                         net (fo=4, routed)           0.647    25.084    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_4_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I2_O)        0.124    25.208 f  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_2/O
                         net (fo=5, routed)           1.609    26.816    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_2_n_0
    SLICE_X13Y77         LUT4 (Prop_lut4_I1_O)        0.150    26.966 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[93]_INST_0/O
                         net (fo=2, routed)           1.028    27.995    s_adxl_txt_ascii_line2[93]
    SLICE_X6Y78          LUT6 (Prop_lut6_I5_O)        0.332    28.327 r  s_cls_txt_ascii_line2[93]_i_1/O
                         net (fo=1, routed)           0.000    28.327    s_cls_txt_ascii_line2[93]_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  s_cls_txt_ascii_line2_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.591    55.978    s_clk_20mhz_BUFG
    SLICE_X6Y78          FDRE                                         r  s_cls_txt_ascii_line2_reg[93]/C
                         clock pessimism              0.311    56.289    
                         clock uncertainty           -0.210    56.079    
    SLICE_X6Y78          FDRE (Setup_fdre_C_D)        0.079    56.158    s_cls_txt_ascii_line2_reg[93]
  -------------------------------------------------------------------
                         required time                         56.158    
                         arrival time                         -28.327    
  -------------------------------------------------------------------
                         slack                                 27.831    

Slack (MET) :             27.998ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.871ns  (logic 6.502ns (29.729%)  route 15.369ns (70.271%))
  Logic Levels:           24  (CARRY4=10 LUT3=4 LUT4=3 LUT6=7)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 55.982 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.624     6.243    s_clk_20mhz_BUFG
    SLICE_X29Y76         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 r  s_hex_3axis_temp_measurements_display_reg[55]/Q
                         net (fo=187, routed)         4.262    10.961    u_adxl362_readings_to_ascii/i_3axis_temp[55]
    SLICE_X14Y89         LUT3 (Prop_lut3_I1_O)        0.124    11.085 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_149/O
                         net (fo=1, routed)           0.000    11.085    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_149_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.465 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_132/CO[3]
                         net (fo=1, routed)           0.000    11.465    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_132_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.582    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.699    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.938 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53/O[2]
                         net (fo=3, routed)           0.833    12.771    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53_n_5
    SLICE_X15Y91         LUT6 (Prop_lut6_I0_O)        0.301    13.072 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_70/O
                         net (fo=2, routed)           0.815    13.887    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_70_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.011 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    14.011    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_22_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.561 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.561    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.783 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_12/O[0]
                         net (fo=14, routed)          1.222    16.005    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_12_n_7
    SLICE_X8Y92          LUT3 (Prop_lut3_I2_O)        0.299    16.304 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_82/O
                         net (fo=1, routed)           0.495    16.799    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_82_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.195 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.195    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_34_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.510 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.319    17.829    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_4
    SLICE_X9Y93          LUT4 (Prop_lut4_I0_O)        0.307    18.136 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25/O
                         net (fo=1, routed)           0.707    18.843    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.228 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.228    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.385 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.999    20.384    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.353    20.737 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.334    21.071    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.328    21.399 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.602    22.001    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X9Y95          LUT3 (Prop_lut3_I1_O)        0.150    22.151 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.725    22.876    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[6]
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.326    23.202 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    23.872    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.124    23.996 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.602    24.598    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.124    24.722 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.617    25.339    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I3_O)        0.124    25.463 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2/O
                         net (fo=5, routed)           1.129    26.593    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.152    26.745 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[93]_INST_0/O
                         net (fo=2, routed)           1.037    27.782    s_adxl_txt_ascii_line1[93]
    SLICE_X5Y82          LUT6 (Prop_lut6_I5_O)        0.332    28.114 r  s_cls_txt_ascii_line1[93]_i_1/O
                         net (fo=1, routed)           0.000    28.114    s_cls_txt_ascii_line1[93]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  s_cls_txt_ascii_line1_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.595    55.982    s_clk_20mhz_BUFG
    SLICE_X5Y82          FDRE                                         r  s_cls_txt_ascii_line1_reg[93]/C
                         clock pessimism              0.311    56.293    
                         clock uncertainty           -0.210    56.083    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.029    56.112    s_cls_txt_ascii_line1_reg[93]
  -------------------------------------------------------------------
                         required time                         56.112    
                         arrival time                         -28.114    
  -------------------------------------------------------------------
                         slack                                 27.998    

Slack (MET) :             27.998ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.873ns  (logic 6.502ns (29.726%)  route 15.371ns (70.274%))
  Logic Levels:           24  (CARRY4=10 LUT3=4 LUT4=3 LUT6=7)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 55.982 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.624     6.243    s_clk_20mhz_BUFG
    SLICE_X29Y76         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 r  s_hex_3axis_temp_measurements_display_reg[55]/Q
                         net (fo=187, routed)         4.262    10.961    u_adxl362_readings_to_ascii/i_3axis_temp[55]
    SLICE_X14Y89         LUT3 (Prop_lut3_I1_O)        0.124    11.085 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_149/O
                         net (fo=1, routed)           0.000    11.085    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_149_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.465 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_132/CO[3]
                         net (fo=1, routed)           0.000    11.465    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_132_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.582    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.699    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.938 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53/O[2]
                         net (fo=3, routed)           0.833    12.771    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53_n_5
    SLICE_X15Y91         LUT6 (Prop_lut6_I0_O)        0.301    13.072 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_70/O
                         net (fo=2, routed)           0.815    13.887    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_70_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.011 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    14.011    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_22_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.561 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.561    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.783 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_12/O[0]
                         net (fo=14, routed)          1.222    16.005    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_12_n_7
    SLICE_X8Y92          LUT3 (Prop_lut3_I2_O)        0.299    16.304 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_82/O
                         net (fo=1, routed)           0.495    16.799    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_82_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.195 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.195    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_34_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.510 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.319    17.829    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_4
    SLICE_X9Y93          LUT4 (Prop_lut4_I0_O)        0.307    18.136 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25/O
                         net (fo=1, routed)           0.707    18.843    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.228 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.228    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.385 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.999    20.384    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.353    20.737 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.334    21.071    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.328    21.399 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.602    22.001    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X9Y95          LUT3 (Prop_lut3_I1_O)        0.150    22.151 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.725    22.876    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[6]
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.326    23.202 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    23.872    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.124    23.996 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.602    24.598    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.124    24.722 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.617    25.339    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I3_O)        0.124    25.463 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2/O
                         net (fo=5, routed)           1.129    26.593    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I1_O)        0.152    26.745 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[93]_INST_0/O
                         net (fo=2, routed)           1.039    27.784    s_adxl_txt_ascii_line1[93]
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.332    28.116 r  s_uart_dat_ascii_line[237]_i_1/O
                         net (fo=1, routed)           0.000    28.116    s_uart_dat_ascii_line[237]_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  s_uart_dat_ascii_line_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.595    55.982    s_clk_20mhz_BUFG
    SLICE_X5Y82          FDRE                                         r  s_uart_dat_ascii_line_reg[237]/C
                         clock pessimism              0.311    56.293    
                         clock uncertainty           -0.210    56.083    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.031    56.114    s_uart_dat_ascii_line_reg[237]
  -------------------------------------------------------------------
                         required time                         56.114    
                         arrival time                         -28.116    
  -------------------------------------------------------------------
                         slack                                 27.998    

Slack (MET) :             28.132ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[238]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.790ns  (logic 6.496ns (29.812%)  route 15.294ns (70.188%))
  Logic Levels:           24  (CARRY4=10 LUT3=4 LUT4=3 LUT6=7)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.984ns = ( 55.984 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.624     6.243    s_clk_20mhz_BUFG
    SLICE_X29Y76         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 r  s_hex_3axis_temp_measurements_display_reg[55]/Q
                         net (fo=187, routed)         4.262    10.961    u_adxl362_readings_to_ascii/i_3axis_temp[55]
    SLICE_X14Y89         LUT3 (Prop_lut3_I1_O)        0.124    11.085 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_149/O
                         net (fo=1, routed)           0.000    11.085    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_149_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.465 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_132/CO[3]
                         net (fo=1, routed)           0.000    11.465    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_132_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.582    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.699    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.938 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53/O[2]
                         net (fo=3, routed)           0.833    12.771    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53_n_5
    SLICE_X15Y91         LUT6 (Prop_lut6_I0_O)        0.301    13.072 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_70/O
                         net (fo=2, routed)           0.815    13.887    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_70_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.011 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    14.011    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_22_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.561 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.561    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.783 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_12/O[0]
                         net (fo=14, routed)          1.222    16.005    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_12_n_7
    SLICE_X8Y92          LUT3 (Prop_lut3_I2_O)        0.299    16.304 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_82/O
                         net (fo=1, routed)           0.495    16.799    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_82_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.195 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.195    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_34_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.510 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.319    17.829    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_4
    SLICE_X9Y93          LUT4 (Prop_lut4_I0_O)        0.307    18.136 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25/O
                         net (fo=1, routed)           0.707    18.843    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.228 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.228    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.385 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.999    20.384    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.353    20.737 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.334    21.071    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.328    21.399 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.602    22.001    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X9Y95          LUT3 (Prop_lut3_I1_O)        0.150    22.151 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.725    22.876    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[6]
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.326    23.202 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    23.872    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.124    23.996 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.602    24.598    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.124    24.722 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.617    25.339    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I3_O)        0.124    25.463 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2/O
                         net (fo=5, routed)           1.127    26.591    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2_n_0
    SLICE_X7Y87          LUT4 (Prop_lut4_I2_O)        0.152    26.743 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0/O
                         net (fo=2, routed)           0.964    27.706    s_adxl_txt_ascii_line1[94]
    SLICE_X6Y84          LUT6 (Prop_lut6_I1_O)        0.326    28.032 r  s_uart_dat_ascii_line[238]_i_1/O
                         net (fo=1, routed)           0.000    28.032    s_uart_dat_ascii_line[238]_i_1_n_0
    SLICE_X6Y84          FDRE                                         r  s_uart_dat_ascii_line_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.597    55.984    s_clk_20mhz_BUFG
    SLICE_X6Y84          FDRE                                         r  s_uart_dat_ascii_line_reg[238]/C
                         clock pessimism              0.311    56.295    
                         clock uncertainty           -0.210    56.085    
    SLICE_X6Y84          FDRE (Setup_fdre_C_D)        0.079    56.164    s_uart_dat_ascii_line_reg[238]
  -------------------------------------------------------------------
                         required time                         56.164    
                         arrival time                         -28.032    
  -------------------------------------------------------------------
                         slack                                 28.132    

Slack (MET) :             28.164ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[90]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.756ns  (logic 6.492ns (29.840%)  route 15.264ns (70.160%))
  Logic Levels:           24  (CARRY4=10 LUT3=4 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 55.985 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.624     6.243    s_clk_20mhz_BUFG
    SLICE_X29Y76         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 r  s_hex_3axis_temp_measurements_display_reg[55]/Q
                         net (fo=187, routed)         4.262    10.961    u_adxl362_readings_to_ascii/i_3axis_temp[55]
    SLICE_X14Y89         LUT3 (Prop_lut3_I1_O)        0.124    11.085 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_149/O
                         net (fo=1, routed)           0.000    11.085    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_149_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.465 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_132/CO[3]
                         net (fo=1, routed)           0.000    11.465    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_132_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.582    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.699    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.938 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53/O[2]
                         net (fo=3, routed)           0.833    12.771    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53_n_5
    SLICE_X15Y91         LUT6 (Prop_lut6_I0_O)        0.301    13.072 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_70/O
                         net (fo=2, routed)           0.815    13.887    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_70_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.011 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    14.011    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_22_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.561 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.561    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.783 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_12/O[0]
                         net (fo=14, routed)          1.222    16.005    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_12_n_7
    SLICE_X8Y92          LUT3 (Prop_lut3_I2_O)        0.299    16.304 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_82/O
                         net (fo=1, routed)           0.495    16.799    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_82_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.195 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.195    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_34_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.510 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.319    17.829    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_4
    SLICE_X9Y93          LUT4 (Prop_lut4_I0_O)        0.307    18.136 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25/O
                         net (fo=1, routed)           0.707    18.843    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.228 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.228    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.385 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.999    20.384    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.353    20.737 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.334    21.071    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.328    21.399 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.602    22.001    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X9Y95          LUT3 (Prop_lut3_I1_O)        0.150    22.151 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.725    22.876    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[6]
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.326    23.202 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    23.872    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.124    23.996 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.602    24.598    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.124    24.722 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.617    25.339    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I3_O)        0.124    25.463 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2/O
                         net (fo=5, routed)           1.006    26.469    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I1_O)        0.146    26.615 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0/O
                         net (fo=2, routed)           1.056    27.671    s_adxl_txt_ascii_line1[90]
    SLICE_X6Y85          LUT6 (Prop_lut6_I5_O)        0.328    27.999 r  s_cls_txt_ascii_line1[90]_i_1/O
                         net (fo=1, routed)           0.000    27.999    s_cls_txt_ascii_line1[90]_i_1_n_0
    SLICE_X6Y85          FDRE                                         r  s_cls_txt_ascii_line1_reg[90]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.598    55.985    s_clk_20mhz_BUFG
    SLICE_X6Y85          FDRE                                         r  s_cls_txt_ascii_line1_reg[90]/C
                         clock pessimism              0.311    56.296    
                         clock uncertainty           -0.210    56.086    
    SLICE_X6Y85          FDRE (Setup_fdre_C_D)        0.077    56.163    s_cls_txt_ascii_line1_reg[90]
  -------------------------------------------------------------------
                         required time                         56.163    
                         arrival time                         -27.999    
  -------------------------------------------------------------------
                         slack                                 28.164    

Slack (MET) :             28.169ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line2_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.531ns  (logic 7.388ns (34.313%)  route 14.143ns (65.687%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.903ns = ( 55.903 - 50.000 ) 
    Source Clock Delay      (SCD):    6.335ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.716     6.335    s_clk_20mhz_BUFG
    SLICE_X6Y66          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.518     6.853 f  s_hex_3axis_temp_measurements_display_reg[27]/Q
                         net (fo=25, routed)          2.231     9.083    u_adxl362_readings_to_ascii/i_3axis_temp[27]
    SLICE_X35Y67         LUT1 (Prop_lut1_I0_O)        0.124     9.207 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     9.207    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_7_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.605 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.605    u_adxl362_readings_to_ascii/o_txt_ascii_line2[78]_INST_0_i_4_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.719 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[104]_INST_0_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.719    u_adxl362_readings_to_ascii/o_txt_ascii_line2[104]_INST_0_i_46_n_0
    SLICE_X35Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.941 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[106]_INST_0_i_4/O[0]
                         net (fo=16, routed)          1.140    11.082    u_adxl362_readings_to_ascii/s_txt_zaxis_u160[9]
    SLICE_X40Y68         LUT5 (Prop_lut5_I4_O)        0.299    11.381 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_140/O
                         net (fo=1, routed)           0.000    11.381    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_140_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.961 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_107/O[2]
                         net (fo=2, routed)           0.622    12.583    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_107_n_5
    SLICE_X38Y68         LUT6 (Prop_lut6_I0_O)        0.302    12.885 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_108/O
                         net (fo=3, routed)           0.603    13.488    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_108_n_0
    SLICE_X43Y68         LUT5 (Prop_lut5_I1_O)        0.124    13.612 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_47/O
                         net (fo=2, routed)           0.424    14.035    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_47_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.159 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_51/O
                         net (fo=1, routed)           0.000    14.159    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_51_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.709 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000    14.709    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_15_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.022 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3/O[3]
                         net (fo=13, routed)          1.503    16.525    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_3_n_4
    SLICE_X39Y74         LUT3 (Prop_lut3_I1_O)        0.306    16.831 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38/O
                         net (fo=1, routed)           0.476    17.307    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_38_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.857 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    17.857    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_9_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.076 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2/O[0]
                         net (fo=3, routed)           0.616    18.692    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_2_n_7
    SLICE_X37Y73         LUT4 (Prop_lut4_I0_O)        0.295    18.987 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6/O
                         net (fo=1, routed)           0.338    19.325    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_6_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.465    19.790 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.775    20.565    u_adxl362_readings_to_ascii/o_txt_ascii_line2[88]_INST_0_i_1_n_2
    SLICE_X39Y75         LUT4 (Prop_lut4_I3_O)        0.355    20.920 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.499    21.419    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_13_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I0_O)        0.326    21.745 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.608    22.353    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_29_n_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I1_O)        0.150    22.503 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.867    23.370    u_adxl362_readings_to_ascii/s_dat_zaxis_f00[6]
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.326    23.696 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11/O
                         net (fo=3, routed)           0.617    24.313    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_11_n_0
    SLICE_X38Y74         LUT3 (Prop_lut3_I2_O)        0.124    24.437 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_4/O
                         net (fo=4, routed)           0.647    25.084    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_4_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I2_O)        0.124    25.208 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_2/O
                         net (fo=5, routed)           1.381    26.588    u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0_i_2_n_0
    SLICE_X13Y77         LUT4 (Prop_lut4_I2_O)        0.153    26.741 r  u_adxl362_readings_to_ascii/o_txt_ascii_line2[94]_INST_0/O
                         net (fo=2, routed)           0.798    27.539    s_adxl_txt_ascii_line2[94]
    SLICE_X11Y80         LUT6 (Prop_lut6_I5_O)        0.327    27.866 r  s_cls_txt_ascii_line2[94]_i_1/O
                         net (fo=1, routed)           0.000    27.866    s_cls_txt_ascii_line2[94]_i_1_n_0
    SLICE_X11Y80         FDRE                                         r  s_cls_txt_ascii_line2_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.516    55.903    s_clk_20mhz_BUFG
    SLICE_X11Y80         FDRE                                         r  s_cls_txt_ascii_line2_reg[94]/C
                         clock pessimism              0.311    56.214    
                         clock uncertainty           -0.210    56.004    
    SLICE_X11Y80         FDRE (Setup_fdre_C_D)        0.031    56.035    s_cls_txt_ascii_line2_reg[94]
  -------------------------------------------------------------------
                         required time                         56.035    
                         arrival time                         -27.866    
  -------------------------------------------------------------------
                         slack                                 28.169    

Slack (MET) :             28.171ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[234]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.753ns  (logic 6.492ns (29.844%)  route 15.261ns (70.156%))
  Logic Levels:           24  (CARRY4=10 LUT3=4 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 55.985 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.624     6.243    s_clk_20mhz_BUFG
    SLICE_X29Y76         FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 r  s_hex_3axis_temp_measurements_display_reg[55]/Q
                         net (fo=187, routed)         4.262    10.961    u_adxl362_readings_to_ascii/i_3axis_temp[55]
    SLICE_X14Y89         LUT3 (Prop_lut3_I1_O)        0.124    11.085 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_149/O
                         net (fo=1, routed)           0.000    11.085    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_149_n_0
    SLICE_X14Y89         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.465 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_132/CO[3]
                         net (fo=1, routed)           0.000    11.465    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_132_n_0
    SLICE_X14Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.582 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133/CO[3]
                         net (fo=1, routed)           0.000    11.582    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_133_n_0
    SLICE_X14Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.699 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107/CO[3]
                         net (fo=1, routed)           0.000    11.699    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_107_n_0
    SLICE_X14Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.938 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53/O[2]
                         net (fo=3, routed)           0.833    12.771    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_53_n_5
    SLICE_X15Y91         LUT6 (Prop_lut6_I0_O)        0.301    13.072 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_70/O
                         net (fo=2, routed)           0.815    13.887    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_70_n_0
    SLICE_X13Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.011 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    14.011    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_22_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.561 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.561    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_3_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.783 f  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_12/O[0]
                         net (fo=14, routed)          1.222    16.005    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_12_n_7
    SLICE_X8Y92          LUT3 (Prop_lut3_I2_O)        0.299    16.304 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_82/O
                         net (fo=1, routed)           0.495    16.799    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_82_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    17.195 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.195    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_34_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.510 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9/O[3]
                         net (fo=3, routed)           0.319    17.829    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_9_n_4
    SLICE_X9Y93          LUT4 (Prop_lut4_I0_O)        0.307    18.136 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25/O
                         net (fo=1, routed)           0.707    18.843    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_25_n_0
    SLICE_X11Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.228 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.228    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_4_n_0
    SLICE_X11Y94         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.385 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.999    20.384    u_adxl362_readings_to_ascii/o_txt_ascii_line1[88]_INST_0_i_1_n_2
    SLICE_X8Y92          LUT4 (Prop_lut4_I3_O)        0.353    20.737 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13/O
                         net (fo=3, routed)           0.334    21.071    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_13_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I0_O)        0.328    21.399 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29/O
                         net (fo=5, routed)           0.602    22.001    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_29_n_0
    SLICE_X9Y95          LUT3 (Prop_lut3_I1_O)        0.150    22.151 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_19/O
                         net (fo=2, routed)           0.725    22.876    u_adxl362_readings_to_ascii/s_dat_xaxis_f00[6]
    SLICE_X8Y95          LUT3 (Prop_lut3_I1_O)        0.326    23.202 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16/O
                         net (fo=1, routed)           0.670    23.872    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_16_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.124    23.996 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7/O
                         net (fo=5, routed)           0.602    24.598    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_7_n_0
    SLICE_X8Y94          LUT6 (Prop_lut6_I4_O)        0.124    24.722 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9/O
                         net (fo=4, routed)           0.617    25.339    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_9_n_0
    SLICE_X8Y93          LUT6 (Prop_lut6_I3_O)        0.124    25.463 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2/O
                         net (fo=5, routed)           1.006    26.469    u_adxl362_readings_to_ascii/o_txt_ascii_line1[94]_INST_0_i_2_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I1_O)        0.146    26.615 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[90]_INST_0/O
                         net (fo=2, routed)           1.053    27.668    s_adxl_txt_ascii_line1[90]
    SLICE_X6Y85          LUT6 (Prop_lut6_I1_O)        0.328    27.996 r  s_uart_dat_ascii_line[234]_i_1/O
                         net (fo=1, routed)           0.000    27.996    s_uart_dat_ascii_line[234]_i_1_n_0
    SLICE_X6Y85          FDRE                                         r  s_uart_dat_ascii_line_reg[234]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.598    55.985    s_clk_20mhz_BUFG
    SLICE_X6Y85          FDRE                                         r  s_uart_dat_ascii_line_reg[234]/C
                         clock pessimism              0.311    56.296    
                         clock uncertainty           -0.210    56.086    
    SLICE_X6Y85          FDRE (Setup_fdre_C_D)        0.081    56.167    s_uart_dat_ascii_line_reg[234]
  -------------------------------------------------------------------
                         required time                         56.167    
                         arrival time                         -27.996    
  -------------------------------------------------------------------
                         slack                                 28.171    

Slack (MET) :             28.173ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_cls_txt_ascii_line1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.649ns  (logic 7.009ns (32.376%)  route 14.640ns (67.624%))
  Logic Levels:           23  (CARRY4=9 LUT1=1 LUT3=2 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 55.896 - 50.000 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.638     6.257    s_clk_20mhz_BUFG
    SLICE_X8Y66          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     6.775 f  s_hex_3axis_temp_measurements_display_reg[42]/Q
                         net (fo=21, routed)          2.142     8.917    u_adxl362_readings_to_ascii/i_3axis_temp[42]
    SLICE_X35Y75         LUT1 (Prop_lut1_I0_O)        0.124     9.041 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.041    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.591 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.591    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.705    u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.927 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[42]_INST_0_i_4/O[0]
                         net (fo=16, routed)          1.329    11.256    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[9]
    SLICE_X40Y78         LUT5 (Prop_lut5_I1_O)        0.299    11.555 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    11.555    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_118_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.161 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_53/O[3]
                         net (fo=4, routed)           0.652    12.813    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_53_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I0_O)        0.306    13.119 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_69/O
                         net (fo=2, routed)           1.003    14.122    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_69_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    14.246 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    14.246    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.626 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.626    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.845 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O[0]
                         net (fo=14, routed)          1.353    16.198    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_7
    SLICE_X37Y81         LUT3 (Prop_lut3_I1_O)        0.295    16.493 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_37/O
                         net (fo=1, routed)           0.528    17.021    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_37_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    17.558 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/O[2]
                         net (fo=3, routed)           0.447    18.005    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_5
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.302    18.307 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_26/O
                         net (fo=1, routed)           0.540    18.847    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_26_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.251 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.251    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.408 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.997    20.406    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.358    20.764 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.458    21.222    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.326    21.548 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.488    22.036    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.118    22.154 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.811    22.965    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[6]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.326    23.291 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11/O
                         net (fo=3, routed)           0.530    23.821    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.124    23.945 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.865    24.810    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I0_O)        0.124    24.934 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2/O
                         net (fo=5, routed)           1.008    25.942    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_2_n_0
    SLICE_X30Y79         LUT5 (Prop_lut5_I1_O)        0.148    26.090 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[26]_INST_0/O
                         net (fo=2, routed)           1.488    27.577    s_adxl_txt_ascii_line1[26]
    SLICE_X12Y76         LUT6 (Prop_lut6_I5_O)        0.328    27.905 r  s_cls_txt_ascii_line1[26]_i_1/O
                         net (fo=1, routed)           0.000    27.905    s_cls_txt_ascii_line1[26]_i_1_n_0
    SLICE_X12Y76         FDRE                                         r  s_cls_txt_ascii_line1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.509    55.896    s_clk_20mhz_BUFG
    SLICE_X12Y76         FDRE                                         r  s_cls_txt_ascii_line1_reg[26]/C
                         clock pessimism              0.311    56.207    
                         clock uncertainty           -0.210    55.997    
    SLICE_X12Y76         FDRE (Setup_fdre_C_D)        0.081    56.078    s_cls_txt_ascii_line1_reg[26]
  -------------------------------------------------------------------
                         required time                         56.078    
                         arrival time                         -27.905    
  -------------------------------------------------------------------
                         slack                                 28.173    

Slack (MET) :             28.176ns  (required time - arrival time)
  Source:                 s_hex_3axis_temp_measurements_display_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            s_uart_dat_ascii_line_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        21.601ns  (logic 7.141ns (33.059%)  route 14.460ns (66.941%))
  Logic Levels:           24  (CARRY4=9 LUT1=1 LUT3=2 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.900ns = ( 55.900 - 50.000 ) 
    Source Clock Delay      (SCD):    6.257ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.638     6.257    s_clk_20mhz_BUFG
    SLICE_X8Y66          FDRE                                         r  s_hex_3axis_temp_measurements_display_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     6.775 f  s_hex_3axis_temp_measurements_display_reg[42]/Q
                         net (fo=21, routed)          2.142     8.917    u_adxl362_readings_to_ascii/i_3axis_temp[42]
    SLICE_X35Y75         LUT1 (Prop_lut1_I0_O)        0.124     9.041 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.041    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_8_n_0
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.591 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.591    u_adxl362_readings_to_ascii/o_txt_ascii_line1[14]_INST_0_i_4_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.705 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46/CO[3]
                         net (fo=1, routed)           0.000     9.705    u_adxl362_readings_to_ascii/o_txt_ascii_line1[40]_INST_0_i_46_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.927 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[42]_INST_0_i_4/O[0]
                         net (fo=16, routed)          1.329    11.256    u_adxl362_readings_to_ascii/s_txt_yaxis_u160[9]
    SLICE_X40Y78         LUT5 (Prop_lut5_I1_O)        0.299    11.555 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_118/O
                         net (fo=1, routed)           0.000    11.555    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_118_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    12.161 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_53/O[3]
                         net (fo=4, routed)           0.652    12.813    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_53_n_4
    SLICE_X41Y78         LUT6 (Prop_lut6_I0_O)        0.306    13.119 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_69/O
                         net (fo=2, routed)           1.003    14.122    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_69_n_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I1_O)        0.124    14.246 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21/O
                         net (fo=1, routed)           0.000    14.246    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_21_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.626 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.626    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_3_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.845 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12/O[0]
                         net (fo=14, routed)          1.353    16.198    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_12_n_7
    SLICE_X37Y81         LUT3 (Prop_lut3_I1_O)        0.295    16.493 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_37/O
                         net (fo=1, routed)           0.528    17.021    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_37_n_0
    SLICE_X39Y81         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    17.558 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9/O[2]
                         net (fo=3, routed)           0.447    18.005    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_9_n_5
    SLICE_X40Y80         LUT4 (Prop_lut4_I0_O)        0.302    18.307 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_26/O
                         net (fo=1, routed)           0.540    18.847    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_26_n_0
    SLICE_X38Y80         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.251 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.251    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_4_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.408 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1/CO[1]
                         net (fo=5, routed)           0.997    20.406    u_adxl362_readings_to_ascii/o_txt_ascii_line1[24]_INST_0_i_1_n_2
    SLICE_X32Y80         LUT4 (Prop_lut4_I3_O)        0.358    20.764 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13/O
                         net (fo=3, routed)           0.458    21.222    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_13_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I0_O)        0.326    21.548 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29/O
                         net (fo=5, routed)           0.488    22.036    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_29_n_0
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.118    22.154 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.811    22.965    u_adxl362_readings_to_ascii/s_dat_yaxis_f00[6]
    SLICE_X35Y81         LUT6 (Prop_lut6_I1_O)        0.326    23.291 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11/O
                         net (fo=3, routed)           0.530    23.821    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_11_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.124    23.945 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7/O
                         net (fo=5, routed)           0.173    24.118    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_7_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I4_O)        0.124    24.242 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9/O
                         net (fo=4, routed)           0.642    24.884    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_9_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I5_O)        0.124    25.008 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1/O
                         net (fo=4, routed)           1.480    26.488    u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0_i_1_n_0
    SLICE_X14Y79         LUT4 (Prop_lut4_I1_O)        0.153    26.641 r  u_adxl362_readings_to_ascii/o_txt_ascii_line1[30]_INST_0/O
                         net (fo=2, routed)           0.885    27.526    s_adxl_txt_ascii_line1[30]
    SLICE_X11Y77         LUT6 (Prop_lut6_I1_O)        0.331    27.857 r  s_uart_dat_ascii_line[174]_i_1/O
                         net (fo=1, routed)           0.000    27.857    s_uart_dat_ascii_line[174]_i_1_n_0
    SLICE_X11Y77         FDRE                                         r  s_uart_dat_ascii_line_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.513    55.900    s_clk_20mhz_BUFG
    SLICE_X11Y77         FDRE                                         r  s_uart_dat_ascii_line_reg[174]/C
                         clock pessimism              0.311    56.211    
                         clock uncertainty           -0.210    56.001    
    SLICE_X11Y77         FDRE (Setup_fdre_C_D)        0.032    56.033    s_uart_dat_ascii_line_reg[174]
  -------------------------------------------------------------------
                         required time                         56.033    
                         arrival time                         -27.857    
  -------------------------------------------------------------------
                         slack                                 28.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.969%)  route 0.185ns (53.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.671     1.936    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X2Y49          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     2.100 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_reg[9]/Q
                         net (fo=7, routed)           0.185     2.285    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_reg[9]
    SLICE_X2Y51          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.878     2.421    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X2Y51          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed1_reg[9]/C
                         clock pessimism             -0.283     2.137    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.059     2.196    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_led_palette_pulser/s_ld4_basic_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (26.996%)  route 0.381ns (73.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.563     1.827    u_led_palette_pulser/i_clk
    SLICE_X48Y62         FDRE                                         r  u_led_palette_pulser/s_ld4_basic_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  u_led_palette_pulser/s_ld4_basic_value_reg[7]/Q
                         net (fo=8, routed)           0.381     2.350    u_led_pwm_driver/i_basic_led_lumin_value[0][7]
    DSP48_X1Y26          DSP48E1                                      r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.917     2.460    u_led_pwm_driver/i_clk
    DSP48_X1Y26          DSP48E1                                      r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
                         clock pessimism             -0.283     2.177    
    DSP48_X1Y26          DSP48E1 (Hold_dsp48e1_CLK_A[7])
                                                      0.066     2.243    u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.603     1.867    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X5Y53          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed2_reg[1]/Q
                         net (fo=1, routed)           0.056     2.064    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed2[1]
    SLICE_X5Y53          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.874     2.417    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X5Y53          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed3_reg[1]/C
                         clock pessimism             -0.549     1.867    
    SLICE_X5Y53          FDRE (Hold_fdre_C_D)         0.078     1.945    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.210%)  route 0.150ns (28.790%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X74Y99         FDSE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDSE (Prop_fdse_C_Q)         0.164     2.026 f  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[3]/Q
                         net (fo=4, routed)           0.149     2.176    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[3]
    SLICE_X74Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.221 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.221    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_3_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.330 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.330    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.383 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.383    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[4]_i_1_n_7
    SLICE_X74Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.865     2.408    u_led_pwm_driver/i_clk
    SLICE_X74Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[4]/C
                         clock pessimism             -0.278     2.129    
    SLICE_X74Y100        FDSE (Hold_fdse_C_D)         0.134     2.263    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.603     1.867    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X5Y53          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed2_reg[0]/Q
                         net (fo=1, routed)           0.056     2.064    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed2[0]
    SLICE_X5Y53          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.874     2.417    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/i_ext_spi_clk_x
    SLICE_X5Y53          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed3_reg[0]/C
                         clock pessimism             -0.549     1.867    
    SLICE_X5Y53          FDRE (Hold_fdre_C_D)         0.076     1.943    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_t_delayed3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_led_palette_pulser/s_ld4_basic_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.141ns (25.864%)  route 0.404ns (74.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.563     1.827    u_led_palette_pulser/i_clk
    SLICE_X48Y62         FDRE                                         r  u_led_palette_pulser/s_ld4_basic_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         FDRE (Prop_fdre_C_Q)         0.141     1.968 r  u_led_palette_pulser/s_ld4_basic_value_reg[7]/Q
                         net (fo=8, routed)           0.404     2.372    u_led_pwm_driver/i_basic_led_lumin_value[0][7]
    DSP48_X1Y26          DSP48E1                                      r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.917     2.460    u_led_pwm_driver/i_clk
    DSP48_X1Y26          DSP48E1                                      r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
                         clock pessimism             -0.283     2.177    
    DSP48_X1Y26          DSP48E1 (Hold_dsp48e1_CLK_A[4])
                                                      0.066     2.243    u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg
  -------------------------------------------------------------------
                         required time                         -2.243    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.371ns (69.724%)  route 0.161ns (30.276%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.603     1.867    u_led_pwm_driver/i_clk
    SLICE_X80Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     2.031 f  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[23]/Q
                         net (fo=3, routed)           0.160     2.192    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[23]
    SLICE_X80Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.237 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count[20]_i_2/O
                         net (fo=1, routed)           0.000     2.237    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count[20]_i_2_n_0
    SLICE_X80Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.346 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.346    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[20]_i_1_n_0
    SLICE_X80Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.399 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.399    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]_i_1_n_7
    SLICE_X80Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.868     2.412    u_led_pwm_driver/i_clk
    SLICE_X80Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]/C
                         clock pessimism             -0.278     2.133    
    SLICE_X80Y100        FDRE (Hold_fdre_C_D)         0.134     2.267    u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.911%)  route 0.150ns (28.089%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X74Y99         FDSE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y99         FDSE (Prop_fdse_C_Q)         0.164     2.026 f  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[3]/Q
                         net (fo=4, routed)           0.149     2.176    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[3]
    SLICE_X74Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.221 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.221    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count[0]_i_3_n_0
    SLICE_X74Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.330 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.330    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X74Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.396 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.396    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[4]_i_1_n_5
    SLICE_X74Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.865     2.408    u_led_pwm_driver/i_clk
    SLICE_X74Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[6]/C
                         clock pessimism             -0.278     2.129    
    SLICE_X74Y100        FDRE (Hold_fdre_C_D)         0.134     2.263    u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.s_color_blue_pwm_period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.589%)  route 0.162ns (30.411%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.565     1.829    u_led_pwm_driver/i_clk
    SLICE_X54Y99         FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDSE (Prop_fdse_C_Q)         0.164     1.993 f  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]/Q
                         net (fo=4, routed)           0.161     2.155    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[3]
    SLICE_X54Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.200 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_3/O
                         net (fo=1, routed)           0.000     2.200    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count[0]_i_3_n_0
    SLICE_X54Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.309 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.309    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[0]_i_2_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.362 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.362    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]_i_1_n_7
    SLICE_X54Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.828     2.372    u_led_pwm_driver/i_clk
    SLICE_X54Y100        FDSE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]/C
                         clock pessimism             -0.278     2.093    
    SLICE_X54Y100        FDSE (Hold_fdse_C_D)         0.134     2.227    u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.371ns (69.589%)  route 0.162ns (30.411%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.566     1.830    u_led_pwm_driver/i_clk
    SLICE_X56Y99         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     1.994 f  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[23]/Q
                         net (fo=3, routed)           0.161     2.156    u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[23]
    SLICE_X56Y99         LUT1 (Prop_lut1_I0_O)        0.045     2.201 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count[20]_i_2/O
                         net (fo=1, routed)           0.000     2.201    u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count[20]_i_2_n_0
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.310 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.310    u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[20]_i_1_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.363 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.363    u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]_i_1_n_7
    SLICE_X56Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.830     2.373    u_led_pwm_driver/i_clk
    SLICE_X56Y100        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]/C
                         clock pessimism             -0.278     2.094    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     2.228    u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.s_color_green_pwm_period_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y22     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y22     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y20     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y20     u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y26     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y26     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X1Y30      u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X0Y20      u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y57     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y58     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y57     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y57     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y57     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y59     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y59     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y107    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y107    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y107    u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.s_color_blue_pwm_duty_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y69     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y69     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y66     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y66     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y66     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y66     u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X13Y56     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y57     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y58     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X10Y57     u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.s_basic_lumin_pwm_duty_cycles_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      132.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             132.087ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 0.746ns (29.032%)  route 1.824ns (70.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.941ns = ( 141.581 - 135.640 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.721     6.340    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     6.759 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           1.183     7.942    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X6Y87          LUT3 (Prop_lut3_I1_O)        0.327     8.269 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.641     8.909    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y32         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.555   141.581    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311   141.892    
                         clock uncertainty           -0.245   141.647    
    RAMB18_X0Y32         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.651   140.996    u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        140.996    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                132.087    

Slack (MET) :             132.296ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 1.123ns (36.802%)  route 1.928ns (63.198%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 141.628 - 135.640 ) 
    Source Clock Delay      (SCD):    6.299ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.681     6.299    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         FIFO18E1 (Prop_fifo18e1_RDCLK_EMPTY)
                                                      0.875     7.174 f  u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/EMPTY
                         net (fo=2, routed)           0.963     8.137    u_uart_tx_only/EMPTY
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.124     8.261 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2/O
                         net (fo=1, routed)           0.494     8.755    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_2_n_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I2_O)        0.124     8.879 r  u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.471     9.351    u_uart_tx_only/s_uarttxonly_pr_state[0]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.601   141.628    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                         clock pessimism              0.311   141.939    
                         clock uncertainty           -0.245   141.694    
    SLICE_X3Y87          FDRE (Setup_fdre_C_D)       -0.047   141.647    u_uart_tx_only/s_uarttxonly_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                        141.647    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                132.296    

Slack (MET) :             132.435ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_i_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 0.840ns (28.343%)  route 2.124ns (71.657%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 141.626 - 135.640 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.720     6.339    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y87          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.419     6.758 r  u_uart_tx_only/s_i_aux_reg[1]/Q
                         net (fo=6, routed)           1.182     7.939    u_uart_tx_only/s_i_aux_reg_n_0_[1]
    SLICE_X7Y85          LUT6 (Prop_lut6_I2_O)        0.297     8.236 r  u_uart_tx_only/eo_uart_tx_i_3/O
                         net (fo=1, routed)           0.942     9.178    u_uart_tx_only/eo_uart_tx_i_3_n_0
    SLICE_X5Y87          LUT5 (Prop_lut5_I2_O)        0.124     9.302 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     9.302    u_uart_tx_only/so_uart_tx
    SLICE_X5Y87          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.599   141.626    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y87          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism              0.328   141.954    
                         clock uncertainty           -0.245   141.709    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)        0.029   141.738    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                        141.738    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                132.435    

Slack (MET) :             132.886ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.718ns (31.771%)  route 1.542ns (68.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 141.625 - 135.640 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.721     6.340    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     6.759 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.981     7.740    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I2_O)        0.299     8.039 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.561     8.600    u_uart_tx_only/s_data_aux
    SLICE_X7Y85          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.598   141.625    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y85          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/C
                         clock pessimism              0.311   141.936    
                         clock uncertainty           -0.245   141.691    
    SLICE_X7Y85          FDRE (Setup_fdre_C_CE)      -0.205   141.486    u_uart_tx_only/s_data_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.486    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                132.886    

Slack (MET) :             132.886ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.718ns (31.771%)  route 1.542ns (68.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 141.625 - 135.640 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.721     6.340    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     6.759 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.981     7.740    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I2_O)        0.299     8.039 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.561     8.600    u_uart_tx_only/s_data_aux
    SLICE_X7Y85          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.598   141.625    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y85          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/C
                         clock pessimism              0.311   141.936    
                         clock uncertainty           -0.245   141.691    
    SLICE_X7Y85          FDRE (Setup_fdre_C_CE)      -0.205   141.486    u_uart_tx_only/s_data_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.486    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                132.886    

Slack (MET) :             132.886ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.718ns (31.771%)  route 1.542ns (68.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 141.625 - 135.640 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.721     6.340    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     6.759 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.981     7.740    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I2_O)        0.299     8.039 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.561     8.600    u_uart_tx_only/s_data_aux
    SLICE_X7Y85          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.598   141.625    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y85          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/C
                         clock pessimism              0.311   141.936    
                         clock uncertainty           -0.245   141.691    
    SLICE_X7Y85          FDRE (Setup_fdre_C_CE)      -0.205   141.486    u_uart_tx_only/s_data_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.486    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                132.886    

Slack (MET) :             132.886ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.718ns (31.771%)  route 1.542ns (68.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 141.625 - 135.640 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.721     6.340    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     6.759 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.981     7.740    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I2_O)        0.299     8.039 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.561     8.600    u_uart_tx_only/s_data_aux
    SLICE_X7Y85          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.598   141.625    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y85          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[3]/C
                         clock pessimism              0.311   141.936    
                         clock uncertainty           -0.245   141.691    
    SLICE_X7Y85          FDRE (Setup_fdre_C_CE)      -0.205   141.486    u_uart_tx_only/s_data_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.486    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                132.886    

Slack (MET) :             132.886ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.718ns (31.771%)  route 1.542ns (68.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 141.625 - 135.640 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.721     6.340    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     6.759 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.981     7.740    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I2_O)        0.299     8.039 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.561     8.600    u_uart_tx_only/s_data_aux
    SLICE_X7Y85          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.598   141.625    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y85          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[4]/C
                         clock pessimism              0.311   141.936    
                         clock uncertainty           -0.245   141.691    
    SLICE_X7Y85          FDRE (Setup_fdre_C_CE)      -0.205   141.486    u_uart_tx_only/s_data_aux_reg[4]
  -------------------------------------------------------------------
                         required time                        141.486    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                132.886    

Slack (MET) :             132.886ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.718ns (31.771%)  route 1.542ns (68.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 141.625 - 135.640 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.721     6.340    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     6.759 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.981     7.740    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I2_O)        0.299     8.039 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.561     8.600    u_uart_tx_only/s_data_aux
    SLICE_X7Y85          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.598   141.625    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y85          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[7]/C
                         clock pessimism              0.311   141.936    
                         clock uncertainty           -0.245   141.691    
    SLICE_X7Y85          FDRE (Setup_fdre_C_CE)      -0.205   141.486    u_uart_tx_only/s_data_aux_reg[7]
  -------------------------------------------------------------------
                         required time                        141.486    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                132.886    

Slack (MET) :             132.973ns  (required time - arrival time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.718ns (33.041%)  route 1.455ns (66.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.985ns = ( 141.625 - 135.640 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.721     6.340    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.419     6.759 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.981     7.740    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I2_O)        0.299     8.039 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.474     8.513    u_uart_tx_only/s_data_aux
    SLICE_X7Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.598   141.625    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X7Y86          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[5]/C
                         clock pessimism              0.311   141.936    
                         clock uncertainty           -0.245   141.691    
    SLICE_X7Y86          FDRE (Setup_fdre_C_CE)      -0.205   141.486    u_uart_tx_only/s_data_aux_reg[5]
  -------------------------------------------------------------------
                         required time                        141.486    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                132.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.866    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     2.030 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/Q
                         net (fo=4, routed)           0.072     2.102    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[3]
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.045     2.147 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1/O
                         net (fo=1, routed)           0.000     2.147    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.418    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X3Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                         clock pessimism             -0.538     1.879    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.092     1.971    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.573     1.837    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y89          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDPE (Prop_fdpe_C_Q)         0.141     1.978 r  u_reset_sync_7_37mhz/s_rst_shift_reg[11]/Q
                         net (fo=1, routed)           0.116     2.094    u_reset_sync_7_37mhz/p_0_in[12]
    SLICE_X8Y89          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.844     2.387    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X8Y89          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
                         clock pessimism             -0.536     1.850    
    SLICE_X8Y89          FDPE (Hold_fdpe_C_D)         0.059     1.909    u_reset_sync_7_37mhz/s_rst_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.865    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.128     1.993 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/Q
                         net (fo=6, routed)           0.070     2.063    u_uart_tx_only/s_uarttxonly_pr_state[0]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.099     2.162 r  u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.162    u_uart_tx_only/s_uarttxonly_pr_state[1]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.873     2.416    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                         clock pessimism             -0.550     1.865    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091     1.956    u_uart_tx_only/s_uarttxonly_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.829%)  route 0.135ns (39.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.866    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     2.030 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/Q
                         net (fo=4, routed)           0.135     2.165    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[3]
    SLICE_X2Y88          LUT6 (Prop_lut6_I1_O)        0.045     2.210 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.210    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[5]
    SLICE_X2Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.418    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]/C
                         clock pessimism             -0.551     1.866    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.121     1.987    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.575     1.839    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X8Y94          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDPE (Prop_fdpe_C_Q)         0.164     2.003 r  u_reset_sync_7_37mhz/s_rst_shift_reg[3]/Q
                         net (fo=1, routed)           0.145     2.148    u_reset_sync_7_37mhz/p_0_in[4]
    SLICE_X9Y94          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.846     2.389    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y94          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[4]/C
                         clock pessimism             -0.536     1.852    
    SLICE_X9Y94          FDPE (Hold_fdpe_C_D)         0.070     1.922    u_reset_sync_7_37mhz/s_rst_shift_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.573     1.837    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X8Y89          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDPE (Prop_fdpe_C_Q)         0.164     2.001 r  u_reset_sync_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.145     2.146    u_reset_sync_7_37mhz/p_0_in[10]
    SLICE_X9Y89          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.844     2.387    u_reset_sync_7_37mhz/i_clk_mhz
    SLICE_X9Y89          FDPE                                         r  u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.536     1.850    
    SLICE_X9Y89          FDPE (Hold_fdpe_C_D)         0.070     1.920    u_reset_sync_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.189ns (46.583%)  route 0.217ns (53.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.865    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.217     2.223    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X6Y87          LUT5 (Prop_lut5_I0_O)        0.048     2.271 r  u_uart_tx_only/s_i_aux[3]_i_2/O
                         net (fo=1, routed)           0.000     2.271    u_uart_tx_only/s_i_val[3]
    SLICE_X6Y87          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.413    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y87          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism             -0.512     1.900    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.131     2.031    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.185%)  route 0.217ns (53.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.601     1.865    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X3Y87          FDRE                                         r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     2.006 r  u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=11, routed)          0.217     2.223    u_uart_tx_only/s_uarttxonly_pr_state[1]
    SLICE_X6Y87          LUT4 (Prop_lut4_I0_O)        0.045     2.268 r  u_uart_tx_only/s_i_aux[2]_i_1/O
                         net (fo=1, routed)           0.000     2.268    u_uart_tx_only/s_i_val[2]
    SLICE_X6Y87          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.413    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X6Y87          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism             -0.512     1.900    
    SLICE_X6Y87          FDRE (Hold_fdre_C_D)         0.120     2.020    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.866    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     2.030 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/Q
                         net (fo=5, routed)           0.175     2.206    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[2]
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.043     2.249 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.249    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[2]
    SLICE_X2Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.418    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]/C
                         clock pessimism             -0.551     1.866    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.133     1.999    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.251ns (64.680%)  route 0.137ns (35.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.602     1.866    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.148     2.014 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/Q
                         net (fo=6, routed)           0.137     2.151    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I3_O)        0.103     2.254 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.254    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[4]
    SLICE_X2Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.875     2.418    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y88          FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]/C
                         clock pessimism             -0.551     1.866    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.131     1.997    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y32     u_uart_tx_only/u_fifo_uart_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X8Y94      u_reset_sync_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X9Y89      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X9Y89      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X8Y89      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X8Y89      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X8Y94      u_reset_sync_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X8Y94      u_reset_sync_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X5Y87      u_uart_tx_only/eo_uart_tx_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X7Y87      u_uart_tx_only/s_i_aux_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X7Y87      u_uart_tx_only/s_i_aux_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X6Y87      u_uart_tx_only/s_i_aux_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X6Y87      u_uart_tx_only/s_i_aux_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X3Y87      u_uart_tx_only/s_uarttxonly_pr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X3Y87      u_uart_tx_only/s_uarttxonly_pr_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X3Y88      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y88      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X2Y88      u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X9Y89      u_reset_sync_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X9Y89      u_reset_sync_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X8Y89      u_reset_sync_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X8Y89      u_reset_sync_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X8Y89      u_reset_sync_7_37mhz/s_rst_shift_reg[8]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X8Y89      u_reset_sync_7_37mhz/s_rst_shift_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X5Y87      u_uart_tx_only/eo_uart_tx_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X7Y87      u_uart_tx_only/s_i_aux_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X7Y87      u_uart_tx_only/s_i_aux_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X6Y87      u_uart_tx_only/s_i_aux_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  genclk5mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.688ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.124ns (7.971%)  route 1.432ns (92.029%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 55.992 - 50.000 ) 
    Source Clock Delay      (SCD):    6.800ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.725     6.344    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     6.800 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.432     8.231    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.124     8.355 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     8.355    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X0Y55          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.605    55.992    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y55          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.224    
                         clock uncertainty           -0.210    56.014    
    SLICE_X0Y55          FDRE (Setup_fdre_C_D)        0.029    56.043    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         56.043    
                         arrival time                          -8.355    
  -------------------------------------------------------------------
                         slack                                 47.688    

Slack (MET) :             47.879ns  (required time - arrival time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        1.366ns  (logic 0.124ns (9.077%)  route 1.242ns (90.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.992ns = ( 55.992 - 50.000 ) 
    Source Clock Delay      (SCD):    6.800ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.725     6.344    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     6.800 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.242     8.042    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y55          LUT2 (Prop_lut2_I1_O)        0.124     8.166 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.166    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.605    55.992    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y55          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.224    
                         clock uncertainty           -0.210    56.014    
    SLICE_X1Y55          FDRE (Setup_fdre_C_D)        0.031    56.045    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.045    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                 47.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.045ns (7.665%)  route 0.542ns (92.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.604     1.868    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.542     2.551    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y55          LUT2 (Prop_lut2_I1_O)        0.045     2.596 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.596    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y55          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.877     2.420    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y55          FDRE                                         r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.141    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.092     2.233    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.596    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk5mhz'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_pmod_acl2_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk5mhz rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.045ns (6.960%)  route 0.602ns (93.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.009ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk5mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.604     1.868    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.602     2.611    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.045     2.656 r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.656    u_pmod_acl2_custom_driver/sio_acl2_sck_fsm_o
    SLICE_X0Y55          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.877     2.420    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y55          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.141    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.091     2.232    u_pmod_acl2_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.656    
  -------------------------------------------------------------------
                         slack                                  0.424    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.508ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@850.000ns - genclk625khz fall@800.000ns)
  Data Path Delay:        1.443ns  (logic 0.118ns (8.178%)  route 1.325ns (91.819%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.986ns = ( 855.986 - 850.000 ) 
    Source Clock Delay      (SCD):    6.788ns = ( 806.788 - 800.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz fall edge)
                                                    800.000   800.000 f  
    E3                                                0.000   800.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   800.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482   801.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233   802.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   802.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719   804.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   804.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.713   806.332    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456   806.788 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.412   807.200    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.118   807.318 f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.913   808.231    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X0Y84          FDRE                                         f  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                    850.000   850.000 r  
    E3                                                0.000   850.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   850.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   851.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   852.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   852.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   854.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   854.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.599   855.986    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y84          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232   856.218    
                         clock uncertainty           -0.210   856.008    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)       -0.269   855.739    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                        855.739    
                         arrival time                        -808.231    
  -------------------------------------------------------------------
                         slack                                 47.508    

Slack (MET) :             48.301ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.124ns (13.105%)  route 0.822ns (86.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.981ns = ( 55.981 - 50.000 ) 
    Source Clock Delay      (SCD):    6.788ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.713     6.332    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.456     6.788 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.822     7.610    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y69          LUT2 (Prop_lut2_I1_O)        0.124     7.734 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.734    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.594    55.981    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y69          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.213    
                         clock uncertainty           -0.210    56.003    
    SLICE_X1Y69          FDRE (Setup_fdre_C_D)        0.032    56.035    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.035    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                 48.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.045ns (13.505%)  route 0.288ns (86.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.410ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.596     1.860    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.288     2.290    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X1Y69          LUT2 (Prop_lut2_I1_O)        0.045     2.335 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.335    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.867     2.410    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X1Y69          FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.131    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.092     2.223    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.048ns (8.379%)  route 0.525ns (91.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.596     1.860    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.147     2.149    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X1Y69          LUT4 (Prop_lut4_I0_O)        0.048     2.197 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.378     2.574    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X0Y84          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.871     2.414    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y84          FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.135    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.008     2.143    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.431    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       29.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.794ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.514ns  (logic 0.497ns (32.847%)  route 1.017ns (67.153%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 51.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A8                                                0.000    20.000 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    20.497 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.017    21.514    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.597    51.861    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.861    
                         clock uncertainty           -0.535    51.326    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)       -0.019    51.307    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.307    
                         arrival time                         -21.514    
  -------------------------------------------------------------------
                         slack                                 29.794    

Slack (MET) :             29.859ns  (required time - arrival time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.472ns (32.475%)  route 0.982ns (67.525%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 51.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    B9                                                0.000    20.000 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    20.472 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           0.982    21.454    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y142         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.597    51.861    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.861    
                         clock uncertainty           -0.535    51.326    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)       -0.014    51.312    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.312    
                         arrival time                         -21.454    
  -------------------------------------------------------------------
                         slack                                 29.859    

Slack (MET) :             29.862ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.465ns (32.063%)  route 0.985ns (67.937%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 51.861 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C11                                               0.000    20.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    20.465 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.985    21.450    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.597    51.861    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.861    
                         clock uncertainty           -0.535    51.326    
    SLICE_X0Y142         FDRE (Setup_fdre_C_D)       -0.014    51.312    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.312    
                         arrival time                         -21.450    
  -------------------------------------------------------------------
                         slack                                 29.862    

Slack (MET) :             29.863ns  (required time - arrival time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.446ns  (logic 0.490ns (33.926%)  route 0.955ns (66.074%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    B8                                                0.000    20.000 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    20.490 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           0.955    21.446    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.598    51.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.019    51.308    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.308    
                         arrival time                         -21.446    
  -------------------------------------------------------------------
                         slack                                 29.863    

Slack (MET) :             29.867ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.487ns (33.800%)  route 0.953ns (66.200%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 51.860 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    A10                                               0.000    20.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    20.487 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.953    21.440    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.596    51.860    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.860    
                         clock uncertainty           -0.535    51.325    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)       -0.019    51.306    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.306    
                         arrival time                         -21.440    
  -------------------------------------------------------------------
                         slack                                 29.867    

Slack (MET) :             29.896ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.468ns (33.038%)  route 0.948ns (66.962%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns = ( 51.860 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C10                                               0.000    20.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    20.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    20.468 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.948    21.415    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.596    51.860    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.860    
                         clock uncertainty           -0.535    51.325    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)       -0.014    51.311    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.311    
                         arrival time                         -21.415    
  -------------------------------------------------------------------
                         slack                                 29.896    

Slack (MET) :             29.913ns  (required time - arrival time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 0.474ns (33.846%)  route 0.927ns (66.154%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns = ( 51.862 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    C9                                                0.000    20.000 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    20.474 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           0.927    21.401    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.598    51.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.862    
                         clock uncertainty           -0.535    51.327    
    SLICE_X0Y146         FDRE (Setup_fdre_C_D)       -0.014    51.313    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.313    
                         arrival time                         -21.401    
  -------------------------------------------------------------------
                         slack                                 29.913    

Slack (MET) :             29.927ns  (required time - arrival time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.468ns  (logic 0.443ns (30.173%)  route 1.025ns (69.827%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 51.945 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    D9                                                0.000    20.000 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    20.000    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    20.443 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.025    21.468    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.680    51.945    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.945    
                         clock uncertainty           -0.535    51.410    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)       -0.014    51.396    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.396    
                         arrival time                         -21.468    
  -------------------------------------------------------------------
                         slack                                 29.927    

Slack (MET) :             30.389ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.453ns (48.786%)  route 0.476ns (51.214%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 51.867 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    U14                                               0.000    20.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         0.453    20.453 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.476    20.929    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y57          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.603    51.867    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y57          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000    51.867    
                         clock uncertainty           -0.535    51.332    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)       -0.014    51.318    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         51.318    
                         arrival time                         -20.929    
  -------------------------------------------------------------------
                         slack                                 30.389    

Slack (MET) :             30.429ns  (required time - arrival time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.480ns (53.923%)  route 0.410ns (46.077%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.000ns
  Clock Path Skew:        1.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 51.867 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.000    20.000    
    V10                                               0.000    20.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000    20.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         0.480    20.480 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.410    20.890    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X1Y57          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.603    51.867    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X1Y57          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000    51.867    
                         clock uncertainty           -0.535    51.332    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)       -0.014    51.318    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         51.318    
                         arrival time                         -20.890    
  -------------------------------------------------------------------
                         slack                                 30.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 1.429ns (64.927%)  route 0.772ns (35.073%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V14                                               0.000     5.000 r  ei_pmod_acl2_int1 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int1
    V14                  IBUF (Prop_ibuf_I_O)         1.429     6.429 r  ei_pmod_acl2_int1_IBUF_inst/O
                         net (fo=1, routed)           0.772     7.200    u_pmod_acl2_custom_driver/u_extint_deb_int1/ei_interrupt
    SLICE_X0Y57          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.724     6.343    u_pmod_acl2_custom_driver/u_extint_deb_int1/i_clk_20mhz
    SLICE_X0Y57          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.343    
                         clock uncertainty            0.535     6.878    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.192     7.070    u_pmod_acl2_custom_driver/u_extint_deb_int1/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.070    
                         arrival time                           7.200    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_miso
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 1.453ns (65.511%)  route 0.765ns (34.489%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    V10                                               0.000     5.000 r  ei_pmod_acl2_miso (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_miso
    V10                  IBUF (Prop_ibuf_I_O)         1.453     6.453 r  ei_pmod_acl2_miso_IBUF_inst/O
                         net (fo=1, routed)           0.765     7.218    u_pmod_acl2_custom_driver/ei_miso
    SLICE_X1Y57          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.724     6.343    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X1Y57          FDRE                                         r  u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg/C
                         clock pessimism              0.000     6.343    
                         clock uncertainty            0.535     6.878    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.192     7.070    u_pmod_acl2_custom_driver/sio_acl2_miso_meta_i_reg
  -------------------------------------------------------------------
                         required time                         -7.070    
                         arrival time                           7.218    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ei_pmod_acl2_int2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 1.427ns (61.749%)  route 0.884ns (38.251%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    U14                                               0.000     5.000 r  ei_pmod_acl2_int2 (IN)
                         net (fo=0)                   0.000     5.000    ei_pmod_acl2_int2
    U14                  IBUF (Prop_ibuf_I_O)         1.427     6.427 r  ei_pmod_acl2_int2_IBUF_inst/O
                         net (fo=1, routed)           0.884     7.311    u_pmod_acl2_custom_driver/u_extint_deb_int2/ei_interrupt
    SLICE_X0Y57          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.724     6.343    u_pmod_acl2_custom_driver/u_extint_deb_int2/i_clk_20mhz
    SLICE_X0Y57          FDRE                                         r  u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg/C
                         clock pessimism              0.000     6.343    
                         clock uncertainty            0.535     6.878    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.196     7.074    u_pmod_acl2_custom_driver/u_extint_deb_int2/si_interrupt_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.074    
                         arrival time                           7.311    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.961ns  (arrival time - required time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.417ns (44.272%)  route 1.783ns (55.728%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.512ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    D9                                                0.000     5.000 r  ei_btn0 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.417     6.417 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.783     8.200    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.893     6.512    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y153         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.512    
                         clock uncertainty            0.535     7.047    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.192     7.239    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.239    
                         arrival time                           8.200    
  -------------------------------------------------------------------
                         slack                                  0.961    

Slack (MET) :             1.062ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 1.441ns (46.280%)  route 1.673ns (53.720%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C10                                               0.000     5.000 r  ei_sw2 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441     6.441 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.673     8.114    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.706     6.324    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.324    
                         clock uncertainty            0.535     6.859    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.192     7.051    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.051    
                         arrival time                           8.114    
  -------------------------------------------------------------------
                         slack                                  1.062    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 1.447ns (46.362%)  route 1.675ns (53.638%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C9                                                0.000     5.000 r  ei_btn1 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         1.447     6.447 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           1.675     8.122    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.709     6.327    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.192     7.054    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.054    
                         arrival time                           8.122    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.099ns  (arrival time - required time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.152ns  (logic 1.446ns (45.857%)  route 1.707ns (54.143%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    B9                                                0.000     5.000 r  ei_btn2 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         1.446     6.446 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           1.707     8.152    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y142         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.708     6.326    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.535     6.861    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.192     7.053    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.053    
                         arrival time                           8.152    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.100ns  (arrival time - required time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.464ns (46.586%)  route 1.678ns (53.414%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    B8                                                0.000     5.000 r  ei_btn3 (IN)
                         net (fo=0)                   0.000     5.000    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         1.464     6.464 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           1.678     8.142    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.709     6.327    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y146         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.327    
                         clock uncertainty            0.535     6.862    
    SLICE_X0Y146         FDRE (Hold_fdre_C_D)         0.180     7.042    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.042    
                         arrival time                           8.142    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.103ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 1.460ns (46.463%)  route 1.682ns (53.537%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.324ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    A10                                               0.000     5.000 r  ei_sw3 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460     6.460 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.682     8.142    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.706     6.324    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y138         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.324    
                         clock uncertainty            0.535     6.859    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.180     7.039    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.039    
                         arrival time                           8.142    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.134ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 1.438ns (45.068%)  route 1.753ns (54.932%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        6.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.326ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  5.000     5.000    
    C11                                               0.000     5.000 r  ei_sw1 (IN)
                         net (fo=0)                   0.000     5.000    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438     6.438 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.753     8.192    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.708     6.326    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y142         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.326    
                         clock uncertainty            0.535     6.861    
    SLICE_X0Y142         FDRE (Hold_fdre_C_D)         0.196     7.057    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.057    
                         arrival time                           8.192    
  -------------------------------------------------------------------
                         slack                                  1.134    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack        5.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       33.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 3.986ns (50.695%)  route 3.876ns (49.305%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.232ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.613     6.232    u_led_pwm_driver/i_clk
    SLICE_X57Y70         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     6.688 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[0].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.876    10.564    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    14.094 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    14.094    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -14.094    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.517ns  (logic 4.053ns (53.917%)  route 3.464ns (46.083%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.626     6.245    u_led_pwm_driver/i_clk
    SLICE_X58Y87         FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.518     6.763 r  u_led_pwm_driver/g_operate_color_blue_pwm[1].bl_operate_color_blue_pwm.eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           3.464    10.227    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    13.761 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.761    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.761    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 3.992ns (54.822%)  route 3.289ns (45.178%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.625     6.244    u_led_pwm_driver/i_clk
    SLICE_X53Y93         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.456     6.700 r  u_led_pwm_driver/g_operate_color_red_pwm[1].bl_operate_color_red_pwm.eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           3.289     9.989    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         3.536    13.525 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.525    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.525    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 4.052ns (56.519%)  route 3.118ns (43.481%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.718     6.337    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X2Y84          FDRE                                         r  u_pmod_cls_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.518     6.855 r  u_pmod_cls_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           3.118     9.972    eo_pmod_cls_ssn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.534    13.507 r  eo_pmod_cls_ssn_OBUF_inst/O
                         net (fo=0)                   0.000    13.507    eo_pmod_cls_ssn
    E15                                                               r  eo_pmod_cls_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.507    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 3.972ns (54.923%)  route 3.260ns (45.077%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.245ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.626     6.245    u_led_pwm_driver/i_clk
    SLICE_X55Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.456     6.701 r  u_led_pwm_driver/g_operate_color_green_pwm[1].bl_operate_color_green_pwm.eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           3.260     9.961    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         3.516    13.478 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.478    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.478    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.165ns  (logic 4.000ns (55.831%)  route 3.165ns (44.169%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.226ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.608     6.226    u_led_pwm_driver/i_clk
    SLICE_X55Y108        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y108        FDRE (Prop_fdre_C_Q)         0.456     6.682 r  u_led_pwm_driver/g_operate_color_blue_pwm[0].bl_operate_color_blue_pwm.eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           3.165     9.847    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    13.391 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.391    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.391    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 3.985ns (55.647%)  route 3.176ns (44.353%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.227ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.609     6.227    u_led_pwm_driver/i_clk
    SLICE_X53Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.456     6.683 r  u_led_pwm_driver/g_operate_color_green_pwm[0].bl_operate_color_green_pwm.eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           3.176     9.860    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.389 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.389    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.389    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 4.002ns (56.965%)  route 3.023ns (43.035%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.336ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.717     6.336    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X5Y65          FDRE                                         r  u_pmod_cls_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y65          FDRE (Prop_fdre_C_Q)         0.456     6.792 r  u_pmod_cls_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           3.023     9.815    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.361 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000    13.361    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.361    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 3.967ns (56.403%)  route 3.066ns (43.597%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.234ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.615     6.234    u_led_pwm_driver/i_clk
    SLICE_X65Y76         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y76         FDRE (Prop_fdre_C_Q)         0.456     6.690 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[1].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           3.066     9.756    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    13.266 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000    13.266    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.266    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 3.998ns (57.293%)  route 2.980ns (42.707%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -6.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.604     6.222    u_led_pwm_driver/i_clk
    SLICE_X55Y113        FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDRE (Prop_fdre_C_Q)         0.456     6.678 r  u_led_pwm_driver/g_operate_color_red_pwm[0].bl_operate_color_red_pwm.eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           2.980     9.659    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.542    13.201 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    13.201    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay               -30.000    19.465    
  -------------------------------------------------------------------
                         required time                         19.465    
                         arrival time                         -13.201    
  -------------------------------------------------------------------
                         slack                                  6.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.090ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 1.410ns (80.275%)  route 0.347ns (19.725%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.604     1.868    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y55          FDRE                                         r  u_pmod_acl2_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  u_pmod_acl2_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.347     2.356    eo_pmod_acl2_sck_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.625 r  eo_pmod_acl2_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.625    eo_pmod_acl2_sck
    V11                                                               r  eo_pmod_acl2_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.625    
  -------------------------------------------------------------------
                         slack                                 33.090    

Slack (MET) :             33.156ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_ssn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.823ns  (logic 1.461ns (80.143%)  route 0.362ns (19.857%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.604     1.868    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X0Y55          FDRE                                         r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     1.996 r  u_pmod_acl2_custom_driver/eo_ssn_o_reg/Q
                         net (fo=1, routed)           0.362     2.358    eo_pmod_acl2_ssn_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.333     3.691 r  eo_pmod_acl2_ssn_OBUF_inst/O
                         net (fo=0)                   0.000     3.691    eo_pmod_acl2_ssn
    U12                                                               r  eo_pmod_acl2_ssn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.691    
  -------------------------------------------------------------------
                         slack                                 33.156    

Slack (MET) :             33.170ns  (arrival time - required time)
  Source:                 u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_acl2_mosi
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 1.412ns (76.880%)  route 0.425ns (23.120%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.604     1.868    u_pmod_acl2_custom_driver/i_clk_20mhz
    SLICE_X7Y51          FDRE                                         r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.141     2.009 r  u_pmod_acl2_custom_driver/eo_mosi_o_reg/Q
                         net (fo=1, routed)           0.425     2.434    eo_pmod_acl2_mosi_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.705 r  eo_pmod_acl2_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     3.705    eo_pmod_acl2_mosi
    V12                                                               r  eo_pmod_acl2_mosi (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                 33.170    

Slack (MET) :             33.267ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 1.357ns (69.754%)  route 0.589ns (30.246%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.591     1.855    u_led_pwm_driver/i_clk
    SLICE_X75Y103        FDRE                                         r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.141     1.996 r  u_led_pwm_driver/g_operate_color_blue_pwm[2].bl_operate_color_blue_pwm.eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           0.589     2.585    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.216     3.802 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.802    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.802    
  -------------------------------------------------------------------
                         slack                                 33.267    

Slack (MET) :             33.281ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 1.416ns (71.608%)  route 0.561ns (28.392%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.574     1.838    u_led_pwm_driver/i_clk
    SLICE_X9Y57          FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     1.979 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[2].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           0.561     2.541    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.816 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.816    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.816    
  -------------------------------------------------------------------
                         slack                                 33.281    

Slack (MET) :             33.284ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 1.357ns (69.549%)  route 0.594ns (30.451%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.603     1.867    u_led_pwm_driver/i_clk
    SLICE_X81Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y98         FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_led_pwm_driver/g_operate_color_green_pwm[2].bl_operate_color_green_pwm.eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           0.594     2.603    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         1.216     3.819 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.819    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.352ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 1.380ns (68.246%)  route 0.642ns (31.754%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.600     1.864    u_led_pwm_driver/i_clk
    SLICE_X78Y94         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y94         FDRE (Prop_fdre_C_Q)         0.164     2.028 r  u_led_pwm_driver/g_operate_color_red_pwm[3].bl_operate_color_red_pwm.eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           0.642     2.671    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.216     3.887 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.887    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.887    
  -------------------------------------------------------------------
                         slack                                 33.352    

Slack (MET) :             33.360ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 1.374ns (67.589%)  route 0.659ns (32.411%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X74Y98         FDRE                                         r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y98         FDRE (Prop_fdre_C_Q)         0.164     2.026 r  u_led_pwm_driver/g_operate_color_red_pwm[2].bl_operate_color_red_pwm.eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           0.659     2.685    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.210     3.895 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.895    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.895    
  -------------------------------------------------------------------
                         slack                                 33.360    

Slack (MET) :             33.363ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 1.441ns (70.020%)  route 0.617ns (29.980%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.575     1.839    u_led_pwm_driver/i_clk
    SLICE_X14Y53         FDRE                                         r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.164     2.003 r  u_led_pwm_driver/g_operate_basic_lumin_pwm[3].bl_operate_basic_lumin_pwm.eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           0.617     2.621    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.898 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.898    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.898    
  -------------------------------------------------------------------
                         slack                                 33.363    

Slack (MET) :             33.385ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 1.386ns (67.364%)  route 0.672ns (32.636%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           30.000ns
  Clock Path Skew:        -1.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.598     1.862    u_led_pwm_driver/i_clk
    SLICE_X78Y88         FDRE                                         r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y88         FDRE (Prop_fdre_C_Q)         0.164     2.026 r  u_led_pwm_driver/g_operate_color_green_pwm[3].bl_operate_color_green_pwm.eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           0.672     2.698    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         1.222     3.920 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.920    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay               -30.000   -29.465    
  -------------------------------------------------------------------
                         required time                         29.465    
                         arrival time                           3.920    
  -------------------------------------------------------------------
                         slack                                 33.385    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       39.983ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       85.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.983ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 3.979ns (53.992%)  route 3.390ns (46.008%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -6.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.339ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          1.720     6.339    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y87          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.456     6.795 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           3.390    10.185    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    13.707 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.707    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -81.379    53.690    
  -------------------------------------------------------------------
                         required time                         53.690    
                         arrival time                         -13.707    
  -------------------------------------------------------------------
                         slack                                 39.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.036ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.364ns (57.726%)  route 0.999ns (42.274%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           81.379ns
  Clock Path Skew:        -1.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=37, routed)          0.600     1.864    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y87          FDRE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     2.005 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           0.999     3.005    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.228 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.228    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay               -81.379   -80.808    
  -------------------------------------------------------------------
                         required time                         80.808    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                 85.036    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       37.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.398ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.954ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        9.472ns  (logic 0.518ns (5.469%)  route 8.954ns (94.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 55.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.251ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.632     6.251    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y89         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDPE (Prop_fdpe_C_Q)         0.518     6.769 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1110, routed)        8.954    15.723    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y26         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.557    55.943    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y26         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.254    
                         clock uncertainty           -0.210    56.045    
    RAMB18_X0Y26         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.677    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.677    
                         arrival time                         -15.723    
  -------------------------------------------------------------------
                         slack                                 37.954    

Slack (MET) :             38.793ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        8.642ns  (logic 0.518ns (5.994%)  route 8.124ns (94.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.952ns = ( 55.952 - 50.000 ) 
    Source Clock Delay      (SCD):    6.251ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.632     6.251    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y89         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDPE (Prop_fdpe_C_Q)         0.518     6.769 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1110, routed)        8.124    14.893    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y22         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.566    55.952    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y22         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.263    
                         clock uncertainty           -0.210    56.054    
    RAMB18_X0Y22         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.686    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.686    
                         arrival time                         -14.893    
  -------------------------------------------------------------------
                         slack                                 38.793    

Slack (MET) :             40.957ns  (required time - arrival time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.479ns  (logic 0.518ns (7.995%)  route 5.961ns (92.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.953ns = ( 55.953 - 50.000 ) 
    Source Clock Delay      (SCD):    6.251ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.632     6.251    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y89         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDPE (Prop_fdpe_C_Q)         0.518     6.769 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1110, routed)        5.961    12.730    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y20         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        1.567    55.953    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y20         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.311    56.264    
                         clock uncertainty           -0.210    56.055    
    RAMB18_X0Y20         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    53.687    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.687    
                         arrival time                         -12.730    
  -------------------------------------------------------------------
                         slack                                 40.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.398ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.164ns (5.655%)  route 2.736ns (94.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.564     1.828    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y89         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDPE (Prop_fdpe_C_Q)         0.164     1.992 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1110, routed)        2.736     4.729    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y20         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.889     2.432    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y20         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.920    
    RAMB18_X0Y20         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.331    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           4.729    
  -------------------------------------------------------------------
                         slack                                  3.398    

Slack (MET) :             4.419ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        3.920ns  (logic 0.164ns (4.184%)  route 3.756ns (95.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.564     1.828    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y89         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDPE (Prop_fdpe_C_Q)         0.164     1.992 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1110, routed)        3.756     5.748    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/RST
    RAMB18_X0Y22         FIFO18E1                                     f  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.888     2.431    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/CLK
    RAMB18_X0Y22         FIFO18E1                                     r  u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.919    
    RAMB18_X0Y22         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.330    u_pmod_acl2_custom_driver/u_pmod_generic_spi_solo/u_fifo_rx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           5.748    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.921ns  (arrival time - required time)
  Source:                 u_reset_sync_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 0.164ns (3.715%)  route 4.251ns (96.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.564     1.828    u_reset_sync_20mhz/i_clk_mhz
    SLICE_X46Y89         FDPE                                         r  u_reset_sync_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDPE (Prop_fdpe_C_Q)         0.164     1.992 f  u_reset_sync_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1110, routed)        4.251     6.243    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y26         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=2152, routed)        0.881     2.424    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y26         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.512     1.912    
    RAMB18_X0Y26         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.323    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           6.243    
  -------------------------------------------------------------------
                         slack                                  4.921    





