;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 30
	SPL 80, -33
	SUB 124, 176
	DJN 0, <-2
	JMP @72, #200
	SUB @127, 106
	SUB #80, -33
	DJN 300, 90
	DJN 300, 90
	SUB 2, -125
	SUB @121, 106
	SUB #0, -0
	SPL 0, <-2
	DJN 300, 90
	MOV -9, <20
	SPL 800, <330
	SPL 800, <330
	SPL 300, 90
	SPL 800, <330
	SUB 2, -125
	SUB #80, -33
	SLT <300, <90
	SUB 2, -125
	SUB #80, -33
	SUB -207, <-120
	SUB @13, 0
	JMP 0, <2
	SUB @121, 106
	SUB @121, 106
	SUB @-127, 100
	SUB @121, 106
	ADD 100, -100
	SUB @121, 106
	ADD 270, 60
	SUB @121, 106
	SUB @121, 106
	SUB #12, @200
	JMN -1, @-20
	SUB @121, 106
	ADD 210, 60
	ADD 130, 9
	SPL 0, <-0
	SPL 0
	JMN @20, 0
	JMN @20, 0
