// Seed: 1086488625
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input tri id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wand id_5,
    input tri id_6
);
  wire id_8;
  supply0 id_9, id_10 = 1'b0;
  wire id_11;
  assign module_1.type_4 = 0;
  always #1 id_9 = 1;
  supply1 id_12 = id_1;
  wire id_13, id_14;
  wire id_15, id_16, id_17, id_18, id_19, id_20, id_21;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    input wor id_2,
    output tri1 id_3,
    output wire id_4,
    input supply1 id_5,
    output tri1 id_6,
    output uwire id_7,
    output tri id_8,
    input wor id_9,
    output wire id_10,
    input tri1 id_11,
    input uwire id_12,
    output uwire id_13
);
  uwire id_15 = id_9 == id_15;
  wire  id_16;
  module_0 modCall_1 (
      id_9,
      id_5,
      id_2,
      id_10,
      id_1,
      id_3,
      id_11
  );
endmodule
