
---------- Begin Simulation Statistics ----------
final_tick                               2542017844500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 225537                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   225536                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.61                       # Real time elapsed on the host
host_tick_rate                              645180777                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197631                       # Number of instructions simulated
sim_ops                                       4197631                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012008                       # Number of seconds simulated
sim_ticks                                 12007999500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             46.824285                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  417844                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               892366                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2358                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             93757                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            816254                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53177                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278663                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225486                       # Number of indirect misses.
system.cpu.branchPred.lookups                  994365                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66067                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26999                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197631                       # Number of instructions committed
system.cpu.committedOps                       4197631                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.718090                       # CPI: cycles per instruction
system.cpu.discardedOps                        200874                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608999                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1456777                       # DTB hits
system.cpu.dtb.data_misses                       7345                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407418                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       853882                       # DTB read hits
system.cpu.dtb.read_misses                       6546                       # DTB read misses
system.cpu.dtb.write_accesses                  201581                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602895                       # DTB write hits
system.cpu.dtb.write_misses                       799                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18028                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3434703                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1055169                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           665319                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16819185                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.174884                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1026887                       # ITB accesses
system.cpu.itb.fetch_acv                          753                       # ITB acv
system.cpu.itb.fetch_hits                     1019604                       # ITB hits
system.cpu.itb.fetch_misses                      7283                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4221     69.34%     79.19% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.07% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.12% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.74%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6087                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14431                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2432     47.35%     47.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.45% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.70% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2686     52.30%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5136                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2419     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2419     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4856                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11077995500     92.22%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9397000      0.08%     92.30% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                18751000      0.16%     92.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               905843000      7.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12011986500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994655                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.900596                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945483                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 867                      
system.cpu.kern.mode_good::user                   867                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 867                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.589395                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.741660                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8087297000     67.33%     67.33% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3924689500     32.67%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24002431                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85423      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542461     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839739     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592805     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104864      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197631                       # Class of committed instruction
system.cpu.quiesceCycles                        13568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7183246                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156983                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        315573                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22749456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22749456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22749456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22749456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116663.876923                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116663.876923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116663.876923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116663.876923                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12987489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12987489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12987489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12987489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66602.507692                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66602.507692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66602.507692                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66602.507692                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22399959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22399959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116666.453125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116666.453125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12787992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12787992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66604.125000                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66604.125000                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.298727                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539541072000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.298727                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206170                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206170                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             129545                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34925                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87847                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34189                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28963                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28963                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          88438                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41002                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       264661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       264661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209292                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11278272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11278272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6701312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6701753                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17991289                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            158820                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002758                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052443                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  158382     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     438      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              158820                       # Request fanout histogram
system.membus.reqLayer0.occupancy              344500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           829305535                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376361000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          468879000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5656064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4477376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10133440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5656064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5656064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2235200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2235200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           88376                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69959                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              158335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34925                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34925                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471024670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         372866105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             843890775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471024670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471024670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186142579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186142579                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186142579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471024670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        372866105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1030033354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    120412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     78305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000159786750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7406                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7406                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              410161                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113069                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      158335                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122555                       # Number of write requests accepted
system.mem_ctrls.readBursts                    158335                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122555                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10601                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2143                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5706                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2034077500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  738670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4804090000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13768.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32518.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104564                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81129                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                158335                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122555                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82424                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.183248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.010548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.607282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34974     42.43%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24507     29.73%     72.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10004     12.14%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4659      5.65%     89.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2531      3.07%     93.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1453      1.76%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          919      1.11%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          585      0.71%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2792      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82424                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.947070                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.343526                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.694155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1347     18.19%     18.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5573     75.25%     93.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           296      4.00%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.19%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            41      0.55%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            23      0.31%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           10      0.14%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7406                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.238729                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.775132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6597     89.08%     89.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               77      1.04%     90.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              458      6.18%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              202      2.73%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               66      0.89%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7406                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9454976                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  678464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7704896                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10133440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7843520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       787.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    843.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12007994500                       # Total gap between requests
system.mem_ctrls.avgGap                      42749.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5011520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4443456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7704896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417348451.755015492439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 370041321.204252243042                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641646928.782766819000                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        88376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69959                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122555                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2551089000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2253001000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 295019216000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28866.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32204.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2407239.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            316294860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            168103320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561632400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          310318560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     947774880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5245234620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        194032320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7743390960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.852705                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    453275250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    400920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11153804250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272255340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144695760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           493188360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318112020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     947774880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5199212820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        232787520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7608026700                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.579865                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    551176000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    400920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11055903500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1001456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              129000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12000799500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1734427                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1734427                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1734427                       # number of overall hits
system.cpu.icache.overall_hits::total         1734427                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        88439                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88439                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        88439                       # number of overall misses
system.cpu.icache.overall_misses::total         88439                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5441301000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5441301000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5441301000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5441301000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1822866                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1822866                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1822866                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1822866                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.048516                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.048516                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.048516                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.048516                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61526.034894                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61526.034894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61526.034894                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61526.034894                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87847                       # number of writebacks
system.cpu.icache.writebacks::total             87847                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        88439                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88439                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        88439                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88439                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5352863000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5352863000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5352863000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5352863000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.048516                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048516                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.048516                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048516                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60526.046201                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60526.046201                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60526.046201                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60526.046201                       # average overall mshr miss latency
system.cpu.icache.replacements                  87847                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1734427                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1734427                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        88439                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88439                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5441301000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5441301000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1822866                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1822866                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.048516                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.048516                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61526.034894                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61526.034894                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        88439                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88439                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5352863000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5352863000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.048516                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048516                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60526.046201                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60526.046201                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.836209                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1792715                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87926                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.388907                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.836209                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          217                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3734170                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3734170                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1317365                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1317365                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1317365                       # number of overall hits
system.cpu.dcache.overall_hits::total         1317365                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105720                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105720                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105720                       # number of overall misses
system.cpu.dcache.overall_misses::total        105720                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6780040500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6780040500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6780040500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6780040500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1423085                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1423085                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1423085                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1423085                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074289                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074289                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074289                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074289                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64132.051646                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64132.051646                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64132.051646                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64132.051646                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34749                       # number of writebacks
system.cpu.dcache.writebacks::total             34749                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36648                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36648                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4402949999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4402949999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4402949999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4402949999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21580500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21580500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048537                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048537                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048537                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048537                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63744.353703                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63744.353703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63744.353703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63744.353703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103752.403846                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103752.403846                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68935                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       786220                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          786220                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3309655500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3309655500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       835518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       835518                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67135.695160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67135.695160                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9204                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40094                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40094                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2685408500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2685408500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21580500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21580500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047987                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047987                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66977.814636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66977.814636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 199819.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 199819.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3470385000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3470385000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096026                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61507.656588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61507.656588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27444                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717541499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717541499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049319                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049319                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59270.532783                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59270.532783                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10283                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          907                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64257000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64257000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081055                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081055                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70845.644983                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70845.644983                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          907                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          907                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63350000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63350000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081055                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081055                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69845.644983                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69845.644983                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11123                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11123                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542017844500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.611234                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1384207                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68935                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.079887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.611234                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979113                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979113                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2960755                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2960755                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548684909500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1035330                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                  1035307                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.00                       # Real time elapsed on the host
host_tick_rate                              733141813                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6213469                       # Number of instructions simulated
sim_ops                                       6213469                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004400                       # Number of seconds simulated
sim_ticks                                  4400018000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             35.348077                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  107666                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304588                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                871                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             29206                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            271100                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19499                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132458                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           112959                       # Number of indirect misses.
system.cpu.branchPred.lookups                  341658                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27695                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10888                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1276310                       # Number of instructions committed
system.cpu.committedOps                       1276310                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.835834                       # CPI: cycles per instruction
system.cpu.discardedOps                         64411                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57091                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       416361                       # DTB hits
system.cpu.dtb.data_misses                       1439                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36650                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       250422                       # DTB read hits
system.cpu.dtb.read_misses                       1182                       # DTB read misses
system.cpu.dtb.write_accesses                   20441                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      165939                       # DTB write hits
system.cpu.dtb.write_misses                       257                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 682                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1034803                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            300162                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           182954                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6545892                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146288                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  163775                       # ITB accesses
system.cpu.itb.fetch_acv                          114                       # ITB acv
system.cpu.itb.fetch_hits                      162350                       # ITB hits
system.cpu.itb.fetch_misses                      1425                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.35%      4.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.56% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2982     79.58%     84.15% # number of callpals executed
system.cpu.kern.callpal::rdps                     104      2.78%     86.92% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.95% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.98% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.16%     93.14% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.34% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.52%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3747                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5449                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1321     40.77%     40.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.48% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.60% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1892     58.40%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3240                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1320     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1320     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2667                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2910482500     66.10%     66.10% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                39698000      0.90%     67.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4753000      0.11%     67.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1447973500     32.89%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4402907000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999243                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.697674                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.823148                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 205                      
system.cpu.kern.mode_good::user                   205                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               394                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 205                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.520305                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.684474                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3874465000     88.00%     88.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            528442000     12.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8724643                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21455      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  803253     62.94%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2342      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251033     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165434     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30551      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1276310                       # Class of committed instruction
system.cpu.quiesceCycles                        75393                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2178751                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75611                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        151117                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2203156419                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2203156419                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2203156419                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2203156419                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118036.775730                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118036.775730                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118036.775730                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118036.775730                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1268855974                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1268855974                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1268855974                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1268855974                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67980.496866                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67980.496866                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67980.496866                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67980.496866                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4735482                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4735482                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115499.560976                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115499.560976                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2685482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2685482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65499.560976                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65499.560976                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2198420937                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2198420937                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118042.361308                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118042.361308                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1266170492                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1266170492                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67985.958548                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67985.958548                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50910                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27330                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42054                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6120                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6440                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6440                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42055                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8386                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       126164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       126164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44359                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46137                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 209631                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5382976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5382976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1503296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1504775                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8079687                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76400                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001505                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038768                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76285     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     115      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76400                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1503000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           435511570                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81258750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          223411000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2691520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         946112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3637632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2691520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2691520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1749120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1749120                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42055                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27330                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27330                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         611706588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         215024575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             826731163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    611706588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        611706588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      397525646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            397525646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      397525646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        611706588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        215024575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1224256810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14738.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089615750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4213                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4213                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              155063                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64810                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56838                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69344                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56838                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69344                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2839                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   788                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3568                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    853883000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  269995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1866364250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15812.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34562.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       102                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48503                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56838                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69344                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    335                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.353543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.647484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.311287                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14442     40.57%     40.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10779     30.28%     70.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4474     12.57%     83.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1959      5.50%     88.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1043      2.93%     91.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          572      1.61%     93.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          375      1.05%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          267      0.75%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1683      4.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35594                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.814859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.802432                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.344744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1179     27.98%     27.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              27      0.64%     28.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            105      2.49%     31.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           422     10.02%     41.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2058     48.85%     89.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           261      6.20%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            73      1.73%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            31      0.74%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            19      0.45%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            17      0.40%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             5      0.12%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             4      0.09%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             5      0.12%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.05%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4213                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.270116                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.252683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.798950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3618     85.88%     85.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              258      6.12%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              217      5.15%     97.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               82      1.95%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.38%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.19%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                7      0.17%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4213                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3455936                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  181696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4386944                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3637632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4438016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       997.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    826.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1008.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4400018000                       # Total gap between requests
system.mem_ctrls.avgGap                      34870.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2512704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       943232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4386944                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 571066754.726912379265                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 214370032.122595846653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 997028648.519165039062                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42055                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14783                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69344                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1341366000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    524998250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 111558315250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31895.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35513.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1608766.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            148276380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78795585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           220254720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          188729100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     347271600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1901955480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         88779840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2974062705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        675.920577                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    213780250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    146900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4041471750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            106057560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56351955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           165540900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          169289820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     347271600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1887343530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        101254560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2833109925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        643.885985                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    247073250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    146900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4008621250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               110500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97258419                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              795000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              533000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6626265000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       484197                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           484197                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       484197                       # number of overall hits
system.cpu.icache.overall_hits::total          484197                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42055                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42055                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42055                       # number of overall misses
system.cpu.icache.overall_misses::total         42055                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2747644000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2747644000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2747644000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2747644000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       526252                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       526252                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       526252                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       526252                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.079914                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.079914                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.079914                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.079914                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65334.538105                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65334.538105                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65334.538105                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65334.538105                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42054                       # number of writebacks
system.cpu.icache.writebacks::total             42054                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42055                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42055                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42055                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42055                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2705589000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2705589000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2705589000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2705589000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.079914                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.079914                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.079914                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.079914                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64334.538105                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64334.538105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64334.538105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64334.538105                       # average overall mshr miss latency
system.cpu.icache.replacements                  42054                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       484197                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          484197                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42055                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42055                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2747644000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2747644000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       526252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       526252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.079914                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.079914                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65334.538105                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65334.538105                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42055                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42055                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2705589000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2705589000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.079914                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.079914                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64334.538105                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64334.538105                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997323                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              560022                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42054                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.316736                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997323                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1094559                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1094559                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       381183                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           381183                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       381183                       # number of overall hits
system.cpu.dcache.overall_hits::total          381183                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21743                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21743                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21743                       # number of overall misses
system.cpu.dcache.overall_misses::total         21743                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1441685500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1441685500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1441685500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1441685500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       402926                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       402926                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       402926                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       402926                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053963                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053963                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053963                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053963                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66305.730580                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66305.730580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66305.730580                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66305.730580                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8706                       # number of writebacks
system.cpu.dcache.writebacks::total              8706                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7263                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7263                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7263                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7263                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    971768500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    971768500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    971768500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    971768500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91303000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91303000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035937                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035937                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035937                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035937                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67111.084254                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67111.084254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67111.084254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67111.084254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102703.037120                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102703.037120                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14785                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       233924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          233924                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    676275000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    676275000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       243363                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       243363                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038786                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71646.890560                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71646.890560                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8035                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    580334500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    580334500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91303000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91303000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033017                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033017                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72225.824518                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72225.824518                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194675.906183                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194675.906183                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147259                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147259                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12304                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    765410500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    765410500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159563                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077111                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077111                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62208.265605                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62208.265605                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5859                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6445                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6445                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    391434000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    391434000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60734.522886                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60734.522886                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5001                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5001                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          311                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          311                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     24684500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     24684500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.058547                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.058547                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79371.382637                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79371.382637                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          311                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          311                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     24373500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     24373500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.058547                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.058547                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78371.382637                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78371.382637                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5193                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5193                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6667065000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              354959                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14785                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.008049                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            841647                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           841647                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2879861484000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 277919                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   277919                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1770.00                       # Real time elapsed on the host
host_tick_rate                              187105861                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   491915525                       # Number of instructions simulated
sim_ops                                     491915525                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.331177                       # Number of seconds simulated
sim_ticks                                331176574500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             19.920579                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                29631649                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            148748934                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2072                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2984735                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         150751953                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           11071448                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        83136604                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         72065156                       # Number of indirect misses.
system.cpu.branchPred.lookups               163862473                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5507967                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        81310                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   485702056                       # Number of instructions committed
system.cpu.committedOps                     485702056                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.363254                       # CPI: cycles per instruction
system.cpu.discardedOps                      26390192                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                170880506                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    173684909                       # DTB hits
system.cpu.dtb.data_misses                       2062                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                113678454                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    115216262                       # DTB read hits
system.cpu.dtb.read_misses                        654                       # DTB read misses
system.cpu.dtb.write_accesses                57202052                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    58468647                       # DTB write hits
system.cpu.dtb.write_misses                      1408                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1657                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          288584507                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         132021492                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         67344701                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        77461749                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.733539                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               147795900                       # ITB accesses
system.cpu.itb.fetch_acv                          143                       # ITB acv
system.cpu.itb.fetch_hits                   147795611                       # ITB hits
system.cpu.itb.fetch_misses                       289                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    27      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13867      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     917      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::rti                     2161      0.04%      0.31% # number of callpals executed
system.cpu.kern.callpal::callsys                 1099      0.02%      0.33% # number of callpals executed
system.cpu.kern.callpal::rdunique             5390585     99.67%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5408657                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5410946                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      144                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5893     35.90%     35.90% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      50      0.30%     36.20% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     339      2.07%     38.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10134     61.73%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16416                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5892     48.40%     48.40% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       50      0.41%     48.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      339      2.78%     51.59% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5893     48.41%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 12174                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             323382010000     97.67%     97.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                93515000      0.03%     97.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               365179500      0.11%     97.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7244072000      2.19%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         331084776500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999830                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.581508                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.741594                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2092                      
system.cpu.kern.mode_good::user                  2091                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch::kernel              2186                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2091                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   2                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.956999                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.977799                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        30789807500      9.30%      9.30% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         300252952000     90.69%     99.99% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             42017000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       27                       # number of times the context was actually changed
system.cpu.numCycles                        662135367                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       144                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            22318487      4.60%      4.60% # Class of committed instruction
system.cpu.op_class_0::IntAlu               270660679     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13504      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1304      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              128739262     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              58469698     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               600      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              582      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5497932      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                485702056                       # Class of committed instruction
system.cpu.quiesceCycles                       217782                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       584673618                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4657152                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 567                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        570                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          138                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       704368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1408522                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        72919                       # number of demand (read+write) misses
system.iocache.demand_misses::total             72919                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        72919                       # number of overall misses
system.iocache.overall_misses::total            72919                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8590853597                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8590853597                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8590853597                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8590853597                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        72919                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           72919                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        72919                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          72919                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117813.650722                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117813.650722                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117813.650722                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117813.650722                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           360                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   11                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    32.727273                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          72768                       # number of writebacks
system.iocache.writebacks::total                72768                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        72919                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        72919                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        72919                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        72919                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4940835421                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4940835421                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4940835421                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4940835421                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67757.860379                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67757.860379                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67757.860379                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67757.860379                       # average overall mshr miss latency
system.iocache.replacements                     72919                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          151                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              151                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     18932952                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     18932952                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          151                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            151                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 125383.788079                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125383.788079                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          151                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          151                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     11382952                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11382952                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 75383.788079                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 75383.788079                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        72768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        72768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8571920645                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8571920645                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        72768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        72768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117797.942021                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117797.942021                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        72768                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        72768                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4929452469                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4929452469                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67742.035909                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67742.035909                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  72935                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                72935                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               656271                       # Number of tag accesses
system.iocache.tags.data_accesses              656271                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 493                       # Transaction distribution
system.membus.trans_dist::ReadResp             514537                       # Transaction distribution
system.membus.trans_dist::WriteReq               1167                       # Transaction distribution
system.membus.trans_dist::WriteResp              1167                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       340692                       # Transaction distribution
system.membus.trans_dist::WritebackClean       233150                       # Transaction distribution
system.membus.trans_dist::CleanEvict           130312                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            117342                       # Transaction distribution
system.membus.trans_dist::ReadExResp           117342                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         233150                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        280894                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         72768                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       145852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       145852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       699450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       699450                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3320                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1194264                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1197584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2042886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4658048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4658048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     29843200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     29843200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5346                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     42624576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     42629922                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                77131170                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              137                       # Total snoops (count)
system.membus.snoopTraffic                       8768                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            705823                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000196                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013981                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  705685     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     138      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              705823                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3386000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3785078372                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy             809452                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2143686500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1243874500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       14921600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25477440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40399936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     14921600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14921600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     21804288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21804288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          233150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          398085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              631249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       340692                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             340692                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          45056327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          76930079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             121989111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     45056327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45056327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       65838860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             65838860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       65838860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         45056327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         76930079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            187827971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    572651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    221469.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    387481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000629086500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        34512                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        34512                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1761300                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             540187                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      631249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     573842                       # Number of write requests accepted
system.mem_ctrls.readBursts                    631249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   573842                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22285                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1191                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             34643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             30103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             35484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            62689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            42617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            51025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            34797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            36287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             34044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             47593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             37373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             20135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             36825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            39921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            51142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            45854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            30644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30882                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9399661500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3044820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20817736500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15435.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34185.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       205                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   360957                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  393709                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.75                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                631249                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               573842                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  552178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  31154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  31073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  33670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  34405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  34522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  34674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  34664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  35096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  35384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    834                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    714                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       426963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    177.122833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.682994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.793904                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       218267     51.12%     51.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       123480     28.92%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        38336      8.98%     89.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15857      3.71%     92.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7621      1.78%     94.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4213      0.99%     95.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2586      0.61%     96.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2068      0.48%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14535      3.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       426963                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        34512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.645051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.600294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4275     12.39%     12.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3612     10.47%     22.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         20825     60.34%     83.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3898     11.29%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1396      4.04%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           369      1.07%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            98      0.28%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            23      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             6      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         34512                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        34512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.593040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.495308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.209542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33980     98.46%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           398      1.15%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            38      0.11%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            12      0.03%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            22      0.06%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.01%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             6      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             3      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             5      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             3      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             2      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             3      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             4      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             4      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-227            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         34512                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               38973696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1426240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                36650176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40399936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             36725888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       117.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       110.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    121.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    110.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  331175391000                       # Total gap between requests
system.mem_ctrls.avgGap                     274813.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     14174016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     24798784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     36650176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 42798969.164408698678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 74880851.815803781152                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2705.505367801913                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 110666571.315719678998                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       233150                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       398085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       573842                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7680593500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13135831500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1311500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7840955198500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32942.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32997.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     93678.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13663961.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1856621340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            986825235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2480950080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1632200040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26142483120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103442671470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      40062186720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       176603938005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.262168                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 103187220500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11058580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 216930774000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1191851640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            633499350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1867052880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1357079940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26142483120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62813991450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      74275812000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       168281770380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.133073                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 192459945500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11058580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 127658049000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  644                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 644                       # Transaction distribution
system.iobus.trans_dist::WriteReq               73935                       # Transaction distribution
system.iobus.trans_dist::WriteResp              73935                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          972                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3320                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       145838                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       145838                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  149158                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1298                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5346                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4658360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4658360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4663706                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1104000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            73070000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2153000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           379951597                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2247000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 288                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283829.950075                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          144    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    331061374500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    115200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    150958824                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        150958824                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    150958824                       # number of overall hits
system.cpu.icache.overall_hits::total       150958824                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       233149                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         233149                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       233149                       # number of overall misses
system.cpu.icache.overall_misses::total        233149                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15493287500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15493287500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15493287500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15493287500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    151191973                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    151191973                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    151191973                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    151191973                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001542                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001542                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001542                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001542                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66452.300889                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66452.300889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66452.300889                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66452.300889                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       233150                       # number of writebacks
system.cpu.icache.writebacks::total            233150                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       233149                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       233149                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       233149                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       233149                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  15260137500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15260137500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  15260137500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15260137500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001542                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001542                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001542                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001542                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65452.296600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65452.296600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65452.296600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65452.296600                       # average overall mshr miss latency
system.cpu.icache.replacements                 233150                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    150958824                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       150958824                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       233149                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        233149                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15493287500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15493287500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    151191973                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    151191973                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001542                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001542                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66452.300889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66452.300889                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       233149                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       233149                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  15260137500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15260137500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001542                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001542                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65452.296600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65452.296600                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           151200749                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            233662                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            647.091735                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         302617096                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        302617096                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    156211749                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        156211749                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    156211749                       # number of overall hits
system.cpu.dcache.overall_hits::total       156211749                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       494237                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         494237                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       494237                       # number of overall misses
system.cpu.dcache.overall_misses::total        494237                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31894422500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31894422500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31894422500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31894422500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    156705986                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    156705986                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    156705986                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    156705986                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003154                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003154                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003154                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003154                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64532.648304                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64532.648304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64532.648304                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64532.648304                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       267924                       # number of writebacks
system.cpu.dcache.writebacks::total            267924                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        98915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        98915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        98915                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        98915                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       395322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       395322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       395322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       395322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1660                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1660                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25436983500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25436983500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25436983500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25436983500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     76916000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     76916000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002523                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002523                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002523                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002523                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64344.973212                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64344.973212                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64344.973212                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64344.973212                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 46334.939759                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 46334.939759                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 398085                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    108767902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       108767902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       278432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        278432                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18888821000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18888821000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    109046334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    109046334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67839.978882                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67839.978882                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          461                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          461                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       277971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       277971                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          493                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          493                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18579546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18579546500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     76916000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     76916000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66839.873584                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66839.873584                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156016.227181                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156016.227181                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     47443847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       47443847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215805                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215805                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13005601500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13005601500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     47659652                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     47659652                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004528                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004528                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60265.524432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60265.524432                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        98454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        98454                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       117351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       117351                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1167                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1167                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6857437000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6857437000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58435.266849                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58435.266849                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     10800547                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10800547                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2779                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2779                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    222458500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    222458500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     10803326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     10803326                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000257                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000257                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80049.838071                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80049.838071                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2772                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2772                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    219286500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    219286500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000257                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000257                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79107.683983                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79107.683983                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     10803307                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     10803307                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     10803307                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     10803307                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 331176574500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           178288311                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            399109                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.715837                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          333                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         357023323                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        357023323                       # Number of data accesses

---------- End Simulation Statistics   ----------
