# do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:41 on Nov 17,2022
# vlog -reportprogress 300 -sv testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:02:41 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:41 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 20:02:41 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:02:41 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Shiftreg.sv 
# -- Compiling module Shiftreg
# 
# Top level modules:
# 	Shiftreg
# End time: 20:02:41 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -voptargs=""+acc"" testbench 
# Start time: 20:02:41 on Nov 17,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Counter
# Loading work.Shiftreg
# ** Warning: (vsim-3015) testbench.sv(87): [PCDPC] - Port size (8) does not match connection size (1) for port 'data'. The port definition is at: ../Shiftreg.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/Shiftreg_inst File: ../Shiftreg.sv
# 0 ps
# 420 ns
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:10 on Nov 17,2022
# vlog -reportprogress 300 -sv testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:05:10 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:10 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 20:05:10 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:05:10 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Shiftreg.sv 
# -- Compiling module Shiftreg
# 
# Top level modules:
# 	Shiftreg
# End time: 20:05:10 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:05:11 on Nov 17,2022, Elapsed time: 0:02:30
# Errors: 0, Warnings: 1
# vsim -c -voptargs=""+acc"" testbench 
# Start time: 20:05:11 on Nov 17,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Counter
# Loading work.Shiftreg
# 0 ps
# 420 ns
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:08 on Nov 17,2022
# vlog -reportprogress 300 -sv testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:06:08 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:08 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 20:06:08 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:08 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Shiftreg.sv 
# -- Compiling module Shiftreg
# 
# Top level modules:
# 	Shiftreg
# End time: 20:06:08 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:06:09 on Nov 17,2022, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# vsim -c -voptargs=""+acc"" testbench 
# Start time: 20:06:09 on Nov 17,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Counter
# Loading work.Shiftreg
# 0 ps
# 420 ns
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:03 on Nov 17,2022
# vlog -reportprogress 300 -sv testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:07:03 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:03 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 20:07:03 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:04 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Shiftreg.sv 
# -- Compiling module Shiftreg
# 
# Top level modules:
# 	Shiftreg
# End time: 20:07:04 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:07:04 on Nov 17,2022, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim -t 1ns -c -voptargs=""+acc"" testbench 
# Start time: 20:07:04 on Nov 17,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Counter
# Loading work.Shiftreg
# 0 ns
# 420 ns
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:06 on Nov 17,2022
# vlog -reportprogress 300 -sv testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:11:06 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:06 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 20:11:06 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:11:06 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Shiftreg.sv 
# -- Compiling module Shiftreg
# 
# Top level modules:
# 	Shiftreg
# End time: 20:11:06 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:11:07 on Nov 17,2022, Elapsed time: 0:04:03
# Errors: 0, Warnings: 0
# vsim -t 1ns -c -voptargs=""+acc"" testbench 
# Start time: 20:11:07 on Nov 17,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Counter
# Loading work.Shiftreg
# 0 ns
# 420 ns
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:38 on Nov 17,2022
# vlog -reportprogress 300 -sv testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:12:38 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:38 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 20:12:38 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:38 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Shiftreg.sv 
# -- Compiling module Shiftreg
# 
# Top level modules:
# 	Shiftreg
# End time: 20:12:38 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:12:39 on Nov 17,2022, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
# vsim -t 1ns -c -voptargs=""+acc"" testbench 
# Start time: 20:12:39 on Nov 17,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Counter
# Loading work.Shiftreg
# 0 ns
# 420 ns
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:48 on Nov 17,2022
# vlog -reportprogress 300 -sv testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:14:48 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:48 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 20:14:48 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:14:48 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Shiftreg.sv 
# -- Compiling module Shiftreg
# 
# Top level modules:
# 	Shiftreg
# End time: 20:14:48 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:14:49 on Nov 17,2022, Elapsed time: 0:02:10
# Errors: 0, Warnings: 0
# vsim -t 1ns -c -voptargs=""+acc"" testbench 
# Start time: 20:14:49 on Nov 17,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Counter
# Loading work.Shiftreg
# 0 ns
# 420 ns
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:33 on Nov 17,2022
# vlog -reportprogress 300 -sv testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:16:33 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:33 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 20:16:33 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:16:33 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Shiftreg.sv 
# -- Compiling module Shiftreg
# 
# Top level modules:
# 	Shiftreg
# End time: 20:16:33 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:16:34 on Nov 17,2022, Elapsed time: 0:01:45
# Errors: 0, Warnings: 0
# vsim -t 1ns -c -voptargs=""+acc"" testbench 
# Start time: 20:16:34 on Nov 17,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Counter
# Loading work.Shiftreg
# 0 ns
# 420 ns
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:29 on Nov 17,2022
# vlog -reportprogress 300 -sv testbench.sv 
# -- Compiling module testbench
# ** Error: (vlog-13069) testbench.sv(83): near "Shiftreg_data": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 20:18:29 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./01_modelsim_script.tcl line 16
# C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv testbench.sv"
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:39 on Nov 17,2022
# vlog -reportprogress 300 -sv testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:18:39 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:39 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 20:18:39 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:18:39 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Shiftreg.sv 
# -- Compiling module Shiftreg
# 
# Top level modules:
# 	Shiftreg
# End time: 20:18:39 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:18:40 on Nov 17,2022, Elapsed time: 0:02:06
# Errors: 4, Warnings: 0
# vsim -t 1ns -c -voptargs=""+acc"" testbench 
# Start time: 20:18:40 on Nov 17,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Counter
# Loading work.Shiftreg
# 0 ns
# 420 ns
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:17 on Nov 17,2022
# vlog -reportprogress 300 -sv testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:21:17 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:17 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 20:21:17 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:21:17 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Shiftreg.sv 
# -- Compiling module Shiftreg
# 
# Top level modules:
# 	Shiftreg
# End time: 20:21:17 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:21:18 on Nov 17,2022, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
# vsim -t 1ns -c -voptargs=""+acc"" testbench 
# Start time: 20:21:18 on Nov 17,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Counter
# Loading work.Shiftreg
# 0 ns
# 420 ns
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:21 on Nov 17,2022
# vlog -reportprogress 300 -sv testbench.sv 
# -- Compiling module testbench
# ** Error: (vlog-13069) testbench.sv(88): near "#": syntax error, unexpected '#', expecting ';'.
# End time: 20:22:21 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./01_modelsim_script.tcl line 16
# C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv testbench.sv"

do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:55 on Nov 17,2022
# vlog -reportprogress 300 -sv testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:22:55 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:55 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 20:22:55 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:22:55 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Shiftreg.sv 
# -- Compiling module Shiftreg
# 
# Top level modules:
# 	Shiftreg
# End time: 20:22:55 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:22:56 on Nov 17,2022, Elapsed time: 0:01:38
# Errors: 4, Warnings: 0
# vsim -t 1ns -c -voptargs=""+acc"" testbench 
# Start time: 20:22:56 on Nov 17,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Counter
# Loading work.Shiftreg
# 0 ns
# 420 ns
do 01_modelsim_script.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:46 on Nov 17,2022
# vlog -reportprogress 300 -sv testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:23:46 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:46 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Counter.sv 
# -- Compiling module Counter
# 
# Top level modules:
# 	Counter
# End time: 20:23:46 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:23:46 on Nov 17,2022
# vlog -reportprogress 300 -sv ../Shiftreg.sv 
# -- Compiling module Shiftreg
# 
# Top level modules:
# 	Shiftreg
# End time: 20:23:46 on Nov 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:23:47 on Nov 17,2022, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim -t 1ns -c -voptargs=""+acc"" testbench 
# Start time: 20:23:47 on Nov 17,2022
# Loading sv_std.std
# Loading work.testbench
# Loading work.Counter
# Loading work.Shiftreg
# 0 ns
# 420 ns
# End time: 20:24:26 on Nov 17,2022, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
