#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001005a20 .scope module, "Exper5_2" "Exper5_2" 2 62;
 .timescale 0 0;
v000000000106c390_0 .var "addr", 4 0;
v000000000106c430_0 .var "clk", 0 0;
v000000000106d010_0 .var "data_in", 7 0;
v000000000106c4d0_0 .net "data_out", 7 0, L_00000000010705e0;  1 drivers
v000000000106c570_0 .var "rd", 0 0;
v000000000106d150_0 .var "rst", 0 0;
v000000000106c610_0 .var "wrt", 0 0;
S_0000000001005bb0 .scope module, "e5_2" "adv_RAM" 2 67, 2 42 0, S_0000000001005a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wrt";
    .port_info 3 /INPUT 1 "rd";
    .port_info 4 /INPUT 5 "addr";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /OUTPUT 8 "data_out";
L_0000000000fffc90 .functor NOT 1, L_0000000001070400, C4<0>, C4<0>, C4<0>;
L_0000000001003420 .functor NOT 1, L_000000000106fbe0, C4<0>, C4<0>, C4<0>;
v000000000106bad0_0 .net *"_s18", 0 0, L_0000000001070400;  1 drivers
v000000000106bf30_0 .net *"_s28", 0 0, L_000000000106fbe0;  1 drivers
v000000000106c110_0 .net *"_s39", 0 0, L_0000000001070540;  1 drivers
v000000000106d6f0_0 .net "addr", 4 0, v000000000106c390_0;  1 drivers
v000000000106b8f0_0 .net "clk", 0 0, v000000000106c430_0;  1 drivers
v000000000106c7f0_0 .net "data_in", 7 0, v000000000106d010_0;  1 drivers
v000000000106c1b0_0 .net "data_out", 7 0, L_00000000010705e0;  alias, 1 drivers
v000000000106cbb0_0 .net "rd", 0 0, v000000000106c570_0;  1 drivers
v000000000106bb70_0 .net "rst", 0 0, v000000000106d150_0;  1 drivers
v000000000106c250_0 .net "t1", 7 0, L_0000000001070360;  1 drivers
v000000000106cf70_0 .net "t2", 7 0, L_0000000001071620;  1 drivers
v000000000106c750_0 .net "wrt", 0 0, v000000000106c610_0;  1 drivers
L_000000000106d290 .part v000000000106c390_0, 4, 1;
L_000000000106ba30 .part v000000000106c390_0, 0, 4;
L_000000000106c890 .part v000000000106d010_0, 0, 4;
L_000000000106c6b0 .part v000000000106c390_0, 4, 1;
L_000000000106d3d0 .part v000000000106c390_0, 0, 4;
L_000000000106fb40 .part v000000000106d010_0, 4, 4;
L_0000000001070360 .concat8 [ 4 4 0 0], v0000000001000500_0, v0000000001000b40_0;
L_0000000001070400 .part v000000000106c390_0, 4, 1;
L_00000000010709a0 .part v000000000106c390_0, 0, 4;
L_0000000001070d60 .part v000000000106d010_0, 0, 4;
L_000000000106fbe0 .part v000000000106c390_0, 4, 1;
L_00000000010700e0 .part v000000000106c390_0, 0, 4;
L_000000000106faa0 .part v000000000106d010_0, 4, 4;
L_0000000001071620 .concat8 [ 4 4 0 0], v000000000106ced0_0, v000000000106cd90_0;
L_0000000001070540 .part v000000000106c390_0, 4, 1;
L_00000000010705e0 .functor MUXZ 8, L_0000000001071620, L_0000000001070360, L_0000000001070540, C4<>;
S_000000000100c9c0 .scope module, "rahign" "RAM" 2 55, 2 1 0, S_0000000001005bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wrt";
    .port_info 3 /INPUT 1 "rd";
    .port_info 4 /INPUT 1 "cs";
    .port_info 5 /INPUT 4 "addr";
    .port_info 6 /INPUT 4 "data_in";
    .port_info 7 /OUTPUT 4 "data_out";
v0000000001000e60_0 .net "addr", 3 0, L_000000000106d3d0;  1 drivers
v0000000001000960 .array "bram", 0 15, 3 0;
v0000000001000280_0 .net "clk", 0 0, v000000000106c430_0;  alias, 1 drivers
v00000000010008c0_0 .net "cs", 0 0, L_000000000106c6b0;  1 drivers
v0000000001000b40_0 .var "data", 3 0;
v0000000001000aa0_0 .net "data_in", 3 0, L_000000000106fb40;  1 drivers
v00000000010006e0_0 .net "data_out", 3 0, v0000000001000b40_0;  1 drivers
v0000000000ffff60_0 .var/i "i", 31 0;
v00000000010000a0_0 .net "rd", 0 0, v000000000106c570_0;  alias, 1 drivers
v0000000001000140_0 .net "rst", 0 0, v000000000106d150_0;  alias, 1 drivers
v00000000010001e0_0 .net "wrt", 0 0, v000000000106c610_0;  alias, 1 drivers
E_0000000001012b50 .event posedge, v0000000001000140_0, v0000000001000280_0;
S_000000000100cb50 .scope module, "ralow" "RAM" 2 54, 2 1 0, S_0000000001005bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wrt";
    .port_info 3 /INPUT 1 "rd";
    .port_info 4 /INPUT 1 "cs";
    .port_info 5 /INPUT 4 "addr";
    .port_info 6 /INPUT 4 "data_in";
    .port_info 7 /OUTPUT 4 "data_out";
v0000000001000a00_0 .net "addr", 3 0, L_000000000106ba30;  1 drivers
v0000000001000320 .array "bram", 0 15, 3 0;
v00000000010003c0_0 .net "clk", 0 0, v000000000106c430_0;  alias, 1 drivers
v0000000001000460_0 .net "cs", 0 0, L_000000000106d290;  1 drivers
v0000000001000500_0 .var "data", 3 0;
v00000000010005a0_0 .net "data_in", 3 0, L_000000000106c890;  1 drivers
v0000000001000780_0 .net "data_out", 3 0, v0000000001000500_0;  1 drivers
v000000000106d0b0_0 .var/i "i", 31 0;
v000000000106d5b0_0 .net "rd", 0 0, v000000000106c570_0;  alias, 1 drivers
v000000000106b990_0 .net "rst", 0 0, v000000000106d150_0;  alias, 1 drivers
v000000000106d510_0 .net "wrt", 0 0, v000000000106c610_0;  alias, 1 drivers
S_0000000001002e90 .scope module, "rbhigh" "RAM" 2 57, 2 1 0, S_0000000001005bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wrt";
    .port_info 3 /INPUT 1 "rd";
    .port_info 4 /INPUT 1 "cs";
    .port_info 5 /INPUT 4 "addr";
    .port_info 6 /INPUT 4 "data_in";
    .port_info 7 /OUTPUT 4 "data_out";
v000000000106d790_0 .net "addr", 3 0, L_00000000010700e0;  1 drivers
v000000000106bfd0 .array "bram", 0 15, 3 0;
v000000000106bd50_0 .net "clk", 0 0, v000000000106c430_0;  alias, 1 drivers
v000000000106bcb0_0 .net "cs", 0 0, L_0000000001003420;  1 drivers
v000000000106cd90_0 .var "data", 3 0;
v000000000106d330_0 .net "data_in", 3 0, L_000000000106faa0;  1 drivers
v000000000106d470_0 .net "data_out", 3 0, v000000000106cd90_0;  1 drivers
v000000000106c930_0 .var/i "i", 31 0;
v000000000106be90_0 .net "rd", 0 0, v000000000106c570_0;  alias, 1 drivers
v000000000106d1f0_0 .net "rst", 0 0, v000000000106d150_0;  alias, 1 drivers
v000000000106c2f0_0 .net "wrt", 0 0, v000000000106c610_0;  alias, 1 drivers
S_000000000106f8c0 .scope module, "rblow" "RAM" 2 56, 2 1 0, S_0000000001005bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wrt";
    .port_info 3 /INPUT 1 "rd";
    .port_info 4 /INPUT 1 "cs";
    .port_info 5 /INPUT 4 "addr";
    .port_info 6 /INPUT 4 "data_in";
    .port_info 7 /OUTPUT 4 "data_out";
v000000000106ccf0_0 .net "addr", 3 0, L_00000000010709a0;  1 drivers
v000000000106d650 .array "bram", 0 15, 3 0;
v000000000106c9d0_0 .net "clk", 0 0, v000000000106c430_0;  alias, 1 drivers
v000000000106cc50_0 .net "cs", 0 0, L_0000000000fffc90;  1 drivers
v000000000106ced0_0 .var "data", 3 0;
v000000000106bc10_0 .net "data_in", 3 0, L_0000000001070d60;  1 drivers
v000000000106ce30_0 .net "data_out", 3 0, v000000000106ced0_0;  1 drivers
v000000000106bdf0_0 .var/i "i", 31 0;
v000000000106c070_0 .net "rd", 0 0, v000000000106c570_0;  alias, 1 drivers
v000000000106ca70_0 .net "rst", 0 0, v000000000106d150_0;  alias, 1 drivers
v000000000106cb10_0 .net "wrt", 0 0, v000000000106c610_0;  alias, 1 drivers
    .scope S_000000000100cb50;
T_0 ;
    %wait E_0000000001012b50;
    %load/vec4 v000000000106b990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000106d0b0_0, 0, 32;
T_0.2 ;
    %load/vec4 v000000000106d0b0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v000000000106d0b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001000320, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000000000106d0b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000106d0b0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000106d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000010005a0_0;
    %load/vec4 v0000000001000a00_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001000320, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000000000106d5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0000000001000a00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000001000320, 4;
    %assign/vec4 v0000000001000500_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v0000000001000500_0, 0;
T_0.7 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000100c9c0;
T_1 ;
    %wait E_0000000001012b50;
    %load/vec4 v0000000001000140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000ffff60_0, 0, 32;
T_1.2 ;
    %load/vec4 v0000000000ffff60_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0000000000ffff60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001000960, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000000000ffff60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000000ffff60_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000010001e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000000001000aa0_0;
    %load/vec4 v0000000001000e60_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001000960, 0, 4;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v00000000010000a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000000001000e60_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000001000960, 4;
    %assign/vec4 v0000000001000b40_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v0000000001000b40_0, 0;
T_1.7 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000106f8c0;
T_2 ;
    %wait E_0000000001012b50;
    %load/vec4 v000000000106ca70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000106bdf0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000000000106bdf0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v000000000106bdf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000106d650, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000000000106bdf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000106bdf0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000000000106cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000000000106bc10_0;
    %load/vec4 v000000000106ccf0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000106d650, 0, 4;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000000000106c070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v000000000106ccf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000000000106d650, 4;
    %assign/vec4 v000000000106ced0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v000000000106ced0_0, 0;
T_2.7 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001002e90;
T_3 ;
    %wait E_0000000001012b50;
    %load/vec4 v000000000106d1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000106c930_0, 0, 32;
T_3.2 ;
    %load/vec4 v000000000106c930_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v000000000106c930_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000106bfd0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000000000106c930_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000000000106c930_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000106c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000000000106d330_0;
    %load/vec4 v000000000106d790_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000106bfd0, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000000000106be90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v000000000106d790_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000000000106bfd0, 4;
    %assign/vec4 v000000000106cd90_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v000000000106cd90_0, 0;
T_3.7 ;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001005a20;
T_4 ;
    %delay 50, 0;
    %load/vec4 v000000000106c430_0;
    %inv;
    %store/vec4 v000000000106c430_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001005a20;
T_5 ;
    %vpi_call 2 83 "$dumpfile", "Ex5_2.vcd" {0 0 0};
    %vpi_call 2 84 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001005bb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000106c430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000106d150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000106c570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000106c610_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000106c390_0, 0;
    %delay 10, 0;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000000000106c390_0, 0, 5;
    %delay 60, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000106d150_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106c570_0, 0, 1;
    %delay 120, 0;
    %pushi/vec4 29, 0, 5;
    %assign/vec4 v000000000106c390_0, 0;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000106c570_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v000000000106d010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000106c610_0, 0;
    %delay 200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000106c610_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000106c570_0, 0, 1;
    %delay 300, 0;
    %vpi_call 2 95 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Exper5_2.v";
