<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="26" Alu="22" Lut="13" T_Register="3720(26)" T_Alu="998(22)" T_Lut="8679(13)" T_Bsram="46(0)">
 <SubModule name="cpu_1" Register="638" Alu="63" Lut="2318" T_Register="1926(638)" T_Alu="223(63)" T_Lut="4035(2318)">
  <SubModule name="cpu_regs" Register="992" Alu="10" Lut="1061" T_Register="992(992)" T_Alu="10(10)" T_Lut="1061(1061)"/>
  <SubModule name="SignExtendSelector" Lut="47" T_Lut="47(47)"/>
  <SubModule name="csrFile" Register="296" Alu="12" Lut="376" T_Register="296(296)" T_Alu="12(12)" T_Lut="376(376)"/>
  <SubModule name="control_stall_id" Alu="10" Lut="8" T_Alu="10(10)" T_Lut="8(8)"/>
  <SubModule name="cpu_alu" Alu="84" Lut="118" T_Alu="84(84)" T_Lut="118(118)"/>
  <SubModule name="control_alu" Lut="12" T_Lut="12(12)"/>
  <SubModule name="control_bypass_ex" Alu="44" T_Alu="44(44)"/>
  <SubModule name="mem_write_selector" Lut="95" T_Lut="95(95)"/>
 </SubModule>
 <SubModule name="bu" Lut="352" T_Lut="352(352)"/>
 <SubModule name="clint_inst" Register="161" Alu="126" Lut="115" T_Register="161(161)" T_Alu="126(126)" T_Lut="115(115)"/>
 <SubModule name="mem" Register="79" Lut="185" Bsram="8" T_Register="79(79)" T_Lut="185(185)" T_Bsram="8(8)"/>
 <SubModule name="bm" Register="1" Lut="7" T_Register="241(1)" T_Lut="412(7)">
  <SubModule name="debounceDownL" Register="30" Lut="51" T_Register="30(30)" T_Lut="51(51)"/>
  <SubModule name="debounceUpL" Register="30" Lut="50" T_Register="30(30)" T_Lut="50(50)"/>
  <SubModule name="debounceLeftL" Register="30" Lut="51" T_Register="30(30)" T_Lut="51(51)"/>
  <SubModule name="debounceRightL" Register="30" Lut="52" T_Register="30(30)" T_Lut="52(52)"/>
  <SubModule name="debounceDownR" Register="30" Lut="50" T_Register="30(30)" T_Lut="50(50)"/>
  <SubModule name="debounceUpR" Register="30" Lut="50" T_Register="30(30)" T_Lut="50(50)"/>
  <SubModule name="debounceLeftR" Register="30" Lut="50" T_Register="30(30)" T_Lut="50(50)"/>
  <SubModule name="debounceRightR" Register="30" Lut="51" T_Register="30(30)" T_Lut="51(51)"/>
 </SubModule>
 <SubModule name="flashController" Register="91" Lut="323" T_Register="218(91)" T_Lut="530(323)">
  <SubModule name="navigator" Register="127" Lut="207" T_Register="127(127)" T_Lut="207(207)"/>
 </SubModule>
 <SubModule name="SecondStageRAM" T_Lut="10(0)" T_Bsram="4(0)">
  <SubModule name="bram_array[0].bram_inst" Lut="10" T_Lut="10(10)" T_Bsram="4(0)">
   <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
  </SubModule>
 </SubModule>
 <SubModule name="RAM" Register="6" Lut="167" T_Register="6(6)" T_Lut="204(167)" T_Bsram="24(0)">
  <SubModule name="bram_array[0].bram_inst" Lut="9" T_Lut="9(9)" T_Bsram="4(0)">
   <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
  </SubModule>
  <SubModule name="bram_array[1].bram_inst" Lut="4" T_Lut="4(4)" T_Bsram="4(0)">
   <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
  </SubModule>
  <SubModule name="bram_array[2].bram_inst" Lut="5" T_Lut="5(5)" T_Bsram="4(0)">
   <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
  </SubModule>
  <SubModule name="bram_array[3].bram_inst" Lut="8" T_Lut="8(8)" T_Bsram="4(0)">
   <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
  </SubModule>
  <SubModule name="bram_array[4].bram_inst" Lut="6" T_Lut="6(6)" T_Bsram="4(0)">
   <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
  </SubModule>
  <SubModule name="bram_array[5].bram_inst" Lut="5" T_Lut="5(5)" T_Bsram="4(0)">
   <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
  </SubModule>
 </SubModule>
 <SubModule name="slower_clock"/>
 <SubModule name="ppu_inst" Register="870" Alu="596" Lut="366" T_Register="870(870)" T_Alu="596(596)" T_Lut="366(366)" T_Bsram="10(0)">
  <SubModule name="text_Buffer" Bsram="2" T_Bsram="2(2)"/>
  <SubModule name="sprite_BRAM" Bsram="8" T_Bsram="8(8)"/>
 </SubModule>
 <SubModule name="D1" Register="28" Lut="2295" T_Register="28(28)" T_Lut="2295(2295)"/>
 <SubModule name="uart_controller" Register="42" Lut="61" T_Register="123(42)" T_Lut="143(61)">
  <SubModule name="uart_inst" Register="81" Lut="82" T_Register="81(81)" T_Lut="82(82)"/>
 </SubModule>
 <SubModule name="counter1mhz" Register="42" Alu="31" Lut="19" T_Register="42(42)" T_Alu="31(31)" T_Lut="19(19)"/>
</Module>
