Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 25165ac05ff74946babc5f19b45e8492 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot final_block_sim_behav xil_defaultlib.final_block_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.numarator
Compiling module xil_defaultlib.bin2bcd
Compiling module xil_defaultlib.final_block
Compiling module xil_defaultlib.final_block_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot final_block_sim_behav
