<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Siddesh Patil ‚Äî Portfolio</title>
  <link rel="stylesheet" href="style.css" />
  <style>
    .about-grid{display:grid;grid-template-columns:1fr 1fr;gap:2rem;align-items:center}
    .about-photo{display:flex;justify-content:center;align-items:center;height:100%}
    .profile-img{max-width:280px;width:100%;height:auto;border-radius:12px;box-shadow:0 8px 24px rgba(0,0,0,.25);padding-left:16px;border-left:16px solid transparent}
    @media (max-width:800px){.about-grid{grid-template-columns:1fr}}
    .page-subtitle small{opacity:.8}
    .achievements{margin:0.5rem 0 0 1rem}
    .achievements li{margin:0.25rem 0}
    .tech-tag,.skill-chip,.tag{display:inline-block;margin:.2rem .3rem;padding:.2rem .5rem;border-radius:999px;background:#eef;font-size:.85rem}
    .timeline{display:grid;gap:1.25rem}
    .timeline-item{display:grid;grid-template-columns:140px 1fr;gap:1rem}
    .timeline-date{font-weight:600}
    @media (max-width:700px){.timeline-item{grid-template-columns:1fr}}
  </style>
</head>
<body>
  <header class="navbar">
    <div class="nav-container">
      <h1 class="logo">Siddesh<span class="accent">.</span></h1>
      <nav class="nav-menu" aria-label="Section navigation">
        <a class="nav-link" href="#about">About</a>
        <a class="nav-link" href="#experience">Experience</a>
        <a class="nav-link" href="#projects">Projects</a>
        <a class="nav-link" href="#education">Education</a>
        <a class="nav-link" href="#skills">Skills</a>
        <a class="nav-link" href="#contact">Contact</a>
      </nav>
    </div>
  </header>

  <main class="main-content">
    <section id="about" class="section">
      <div class="page-header">
        <h2 class="page-title">About Me</h2>
        <p class="page-subtitle">Semiconductor Design Verification & Validation | DSP Silicon | RISC‚ÄëV</p>
      </div>
      <div class="about-grid">
        <div class="about-photo">
          <img src="IMG_20240928_183821_470.jpg" alt="Siddesh Patil profile photo" class="profile-img" />
        </div>
        <div class="about-text">
          <p>I‚Äôm a Design Verification and Silicon Validation engineer focused on how architecture decisions translate into measurable performance on real silicon.</p>
          <p>Experience across RISC‚ÄëV core/SoC DV, DSP subsystem bring‚Äëup and validation, and accelerator RTL design and performance research.</p>
        </div>
      </div>
    </section>

    <section id="experience" class="section">
      <div class="page-header">
        <h2 class="page-title">Professional Experience</h2>
        <p class="page-subtitle">Semiconductor design, DV, and silicon validation</p>
      </div>
      <div class="timeline">
        <article class="timeline-item">
          <div class="timeline-date">June 2025 ‚Äì Sept 2025</div>
          <div class="timeline-content">
            <h3 class="job-title">DSP Silicon Validation Intern</h3>
            <h4 class="company">Qualcomm ‚Äî Austin, TX</h4>
            <p class="job-description">Low-level bring‚Äëup and validation of DSP SoC blocks; assembly‚Äëlevel test vectors, lab workflows, and HW/SW debug.</p>
            <ul class="achievements">
              <li>Developed assembly test vectors and lab tests using the T‚Äë32 debugger for low‚Äëlevel validation.</li>
              <li>Automated QDSP validation flows with Python; configured HW/SW setups for silicon validation.</li>
              <li>Analyzed failures, debugged DSP issues, and documented results to accelerate validation cycles.</li>
            </ul>
            <div class="tech-stack"><span class="tech-tag">DSP</span><span class="tech-tag">Assembly</span><span class="tech-tag">T‚Äë32</span><span class="tech-tag">Python</span><span class="tech-tag">Lab bring‚Äëup</span></div>
          </div>
        </article>
        <article class="timeline-item">
          <div class="timeline-date">Dec 2022 ‚Äì June 2024</div>
          <div class="timeline-content">
            <h3 class="job-title">Design Verification Intern</h3>
            <h4 class="company">Vyoma Systems ‚Äî SHAKTI Group, IIT Madras ‚Äî India</h4>
            <p class="job-description">RISC‚ÄëV SoC verification with coverage‚Äëdriven methodology and automated test generation.</p>
            <ul class="achievements">
              <li>Created performance verification plans; generated 100+ tests for RV64IMAFDC extensions.</li>
              <li>Automated generation and coverage for 140+ RV instructions with MicroTESK.</li>
              <li>Owned DV environment setup and regressions; debugged failures using open‚Äësource simulators, waveform viewers, and Python/Ruby.</li>
            </ul>
            <div class="tech-stack"><span class="tech-tag">RISC‚ÄëV</span><span class="tech-tag">Coverage DV</span><span class="tech-tag">MicroTESK</span><span class="tech-tag">Python</span><span class="tech-tag">Ruby</span></div>
          </div>
        </article>
        <article class="timeline-item">
          <div class="timeline-date">June 2023 ‚Äì Sept 2023</div>
          <div class="timeline-content">
            <h3 class="job-title">Performance Verification Research Intern</h3>
            <h4 class="company">CASL ‚Äî University of Maryland ‚Äî College Park, MD</h4>
            <p class="job-description">RTL design, modeling, and verification for a sparse‚Äëmatrix accelerator (ALRESCHA) with kernel‚Äëlevel optimizations.</p>
            <ul class="achievements">
              <li>Designed RTL in Verilog; built and simulated 15+ verification test cases.</li>
              <li>Implemented Sym‚ÄëGS and GeM‚ÄëV kernels; optimized sparse matrix multiplication paths.</li>
              <li>Achieved 20% throughput increase using GPU architecture principles for sparse acceleration.</li>
            </ul>
            <div class="tech-stack"><span class="tech-tag">Verilog</span><span class="tech-tag">RTL</span><span class="tech-tag">Accelerators</span><span class="tech-tag">HPC</span></div>
          </div>
        </article>
      </div>
    </section>

    <section id="projects" class="section">
      <div class="page-header">
        <h2 class="page-title">Projects</h2>
        <p class="page-subtitle">DV environments, tools, and silicon‚Äëadjacent projects</p>
      </div>
      <div class="projects-grid">
        <article class="project-card">
          <header class="project-header">
            <h3 class="project-title">RISC‚ÄëV ISA Compliance & Randomized DV</h3>
            <div class="project-tags"><span class="tag">RISC‚ÄëV</span><span class="tag">UVM‚Äëlite</span><span class="tag">Coverage</span><span class="tag">Python</span></div>
          </header>
          <div class="project-content">Lightweight DV environment for RV64 core features with randomized stimulus, functional coverage points, and automated regressions.
            <ul class="project-features"><li>Instruction streams via Python generators; scoreboard and reference checks.</li><li>Branch/CSR/FP coverage closure; nightly regressions with triage reports.</li></ul>
          </div>
        </article>
        <article class="project-card">
          <header class="project-header">
            <h3 class="project-title">DSP Subsystem Bring‚Äëup Toolkit</h3>
            <div class="project-tags"><span class="tag">DSP</span><span class="tag">Assembly</span><span class="tag">T‚Äë32</span><span class="tag">Python</span></div>
          </header>
          <div class="project-content">Scripts and procedures to initialize clocks/resets, load images, and run targeted diagnostics for lab workflows.
            <ul class="project-features"><li>Deterministic test vectors and log capture for reproducible silicon triage.</li><li>Golden logs and diff‚Äëbased failure analysis.</li></ul>
          </div>
        </article>
        <article class="project-card">
          <header class="project-header">
            <h3 class="project-title">Sparse Matrix Accelerator Modeling</h3>
            <div class="project-tags"><span class="tag">Verilog</span><span class="tag">HPC</span><span class="tag">Performance</span></div>
          </header>
          <div class="project-content">Modeled Sym‚ÄëGS/GeM‚ÄëV kernels and measured throughput/latency across variants; informed RTL choices.</div>
        </article>
      </div>
    </section>

    <section id="education" class="section">
      <div class="page-header">
        <h2 class="page-title">Education</h2>
        <p class="page-subtitle">Academic foundations</p>
      </div>
      <div class="education-timeline">
        <article class="education-item">
          <div class="education-date"><span class="date-badge">M.S. (In Progress)</span></div>
          <div class="education-details">
            <h3 class="degree-title">M.S., Electrical & Computer Engineering</h3>
            <h4 class="school-name">Portland State University</h4>
            <p class="page-subtitle"><small>Focus: Computer Architecture; Design Verification & Validation</small></p>
          </div>
        </article>
        <article class="education-item">
          <div class="education-date"><span class="date-badge">2020 ‚Äì 2024</span></div>
          <div class="education-details">
            <h3 class="degree-title">B.E., Computer Engineering</h3>
            <h4 class="school-name">Mumbai University</h4>
          </div>
        </article>
      </div>
    </section>

    <section id="skills" class="section">
      <div class="page-header">
        <h2 class="page-title">Skills</h2>
        <p class="page-subtitle">Technologies and tools</p>
      </div>
      <div class="skills-grid-simple">
        <div class="skill-chip">RISC‚ÄëV</div>
        <div class="skill-chip">Design Verification</div>
        <div class="skill-chip">Coverage & Randomization</div>
        <div class="skill-chip">Verilog/RTL</div>
        <div class="skill-chip">DSP</div>
        <div class="skill-chip">Python</div>
        <div class="skill-chip">Lab Bring‚Äëup</div>
        <div class="skill-chip">Debug & Waveforms</div>
        <div class="skill-chip">Scripting (Python, Ruby)</div>
      </div>
    </section>

    <section id="contact" class="section">
      <div class="page-header">
        <h2 class="page-title">Get In Touch</h2>
        <p class="page-subtitle">Let‚Äôs connect on semiconductor design, DV, or silicon validation</p>
      </div>
      <div class="contact-grid">
        <div class="contact-methods">
          <div class="contact-item"><div class="contact-icon">üìß</div><div class="contact-details">Email<br/>siddesh1patil@gmail.com</div></div>
          <div class="contact-item"><div class="contact-icon">üìç</div><div class="contact-details">Location<br/>Portland, OR, USA</div></div>
          <div class="contact-item"><div class="contact-icon">üíº</div><div class="contact-details">LinkedIn<br/>linkedin.com/in/siddesh-patil-497b50206/</div></div>
          <div class="social-icons">
            <a class="social-link" href="https://github.com/Sidshx" target="_blank" rel="noopener">GitHub</a>
            <a class="social-link" href="https://www.linkedin.com/in/siddesh-patil-497b50206/" target="_blank" rel="noopener">LinkedIn</a>
            <a class="social-link" href="mailto:siddesh1patil@gmail.com" target="_blank" rel="noopener">Email</a>
          </div>
        </div>
        <form class="message-form" onsubmit="event.preventDefault();">
          <div class="form-group"><label for="name">Name *</label><input id="name" name="name" type="text" required /></div>
          <div class="form-group"><label for="email">Email *</label><input id="email" name="email" type="email" required /></div>
          <div class="form-group"><label for="subject">Subject *</label><input id="subject" name="subject" type="text" required /></div>
          <div class="form-group"><label for="message">Message *</label><textarea id="message" name="message" rows="6" required></textarea></div>
          <button class="btn btn-primary" type="submit">Send Message</button>
        </form>
      </div>

      <div class="availability">
        <div class="status-card">
          <div class="status-indicator available"></div>
          <div class="status-info">
            Available for New Opportunities
            <ul class="status-details">
              <li>Open to full-time roles</li>
              <li>Available for internships</li>
              <li>Interested in collaborations</li>
              <li>Always learning new technologies</li>
            </ul>
          </div>
        </div>
      </div>

      <div class="response-grid">
        <div class="response-item"><div class="response-icon">‚ö°</div>Quick Response<br/>Typically within 24 hours on business days.</div>
        <div class="response-item"><div class="response-icon">üí¨</div>Detailed Discussion<br/>Understanding needs before proposing solutions.</div>
        <div class="response-item"><div class="response-icon">üéØ</div>Professional Approach<br/>Focused, reliable and detail‚Äëoriented.</div>
      </div>
    </section>
  </main>

  <footer class="footer">¬© 2025 Siddesh Patil. All rights reserved.</footer>

  <script>
    const links = document.querySelectorAll('.nav-link');
    const sections = [...document.querySelectorAll('section')];
    const setActive = () => {
      const y = window.scrollY + 100;
      let activeId = sections[0]?.id;
      for (const s of sections) {
        const top = s.offsetTop; const bottom = top + s.offsetHeight;
        if (y >= top && y < bottom) activeId = s.id;
      }
      links.forEach(a => a.classList.toggle('active', a.getAttribute('href') === '#' + activeId));
    };
    window.addEventListener('scroll', setActive);
    window.addEventListener('load', setActive);
  </script>
</body>
</html>
