<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/Counter_3_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/Data_path.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/Display.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/GPIO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/HexTo8SEG.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/LEDP2S_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/MIO_BUS_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/MUX2T1_64.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/MUX2T1_8.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/Multi_8CH32.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/P2S_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/PIO_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/SAnti_jitter_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/SCPU_ctrl.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/SEnter_2_32_IO.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/SSeg_map.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/Scansync.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/Seg7_Dev.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/Seg_map.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/asus/Desktop/Computer_Organization/Lab/Lab3&amp;4/Project_File/Lab4/OexpExp04_IP2SCPU/clk_div.v&quot; into library work</arg>
</msg>

</messages>

