// Seed: 116261254
module module_0 (
    input supply0 id_0,
    output wire id_1,
    input tri1 id_2
);
  reg id_4;
  reg id_5;
  id_6(
      1, 1'b0, id_2, 1'b0, 1
  );
  wire id_7;
  always #1 begin
    id_5 <= id_4;
    id_4 <= 1;
  end
  wire id_8;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    input supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    input supply1 id_5,
    output wor id_6,
    output wire id_7,
    input wire id_8,
    input tri1 id_9,
    output tri0 id_10,
    input supply0 id_11,
    input tri id_12,
    output supply1 id_13,
    output wire id_14,
    input tri1 id_15,
    input uwire id_16,
    output wand id_17,
    output tri id_18,
    output supply0 id_19,
    output uwire id_20,
    output tri id_21,
    input tri1 id_22,
    input wor id_23,
    output uwire id_24
);
  wire id_26, id_27;
  module_0(
      id_16, id_0, id_9
  );
endmodule
