// Seed: 739635055
module module_0 (
    input  tri   id_0,
    input  wire  id_1,
    input  uwire id_2,
    input  tri   id_3,
    output wand  id_4,
    input  wire  id_5,
    input  tri1  id_6,
    input  tri0  id_7,
    input  wor   id_8,
    output wor   id_9,
    output tri   id_10,
    input  uwire id_11
);
  assign id_4  = id_8;
  assign id_10 = 1;
endmodule
macromodule module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input tri0 id_2
    , id_7,
    output uwire id_3,
    output tri id_4,
    output tri0 id_5
);
  always id_7 = 1;
  module_0(
      id_1, id_1, id_1, id_2, id_5, id_2, id_1, id_1, id_2, id_5, id_3, id_2
  );
  wire id_8;
endmodule : id_9
