\hypertarget{struct_f_l_a_s_h___type_def}{}\doxysection{FLASH\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_l_a_s_h___type_def}\index{FLASH\_TypeDef@{FLASH\_TypeDef}}


FLASH Registers.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}{ACR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a17d6fcde53db4cb932b3fbfe08235b31}{PDKEYR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}{KEYR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}{OPTKEYR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a2047fe7777581ea1c15e1047ba614808}{ECCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a4d89e8d1cfbb7fbf9420d583dbf982f8}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ac52493cbf73d2f638b0c984521f9bdd8}{OPTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a5559e6adaf4d43646db1746bc64f02b2}{PCROP1\+SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a50f569c214e5b2de1c6a99da00d45f1d}{PCROP1\+ER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a8a0d38bac123e6fb3f7e06ea3e5e4559}{WRP1\+AR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a20330dd7caa16b78a64194880b7cf199}{WRP1\+BR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a08114d1dfeb121e4c0837f1fbfece92a}{RESERVED2}} \mbox{[}15\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a6717067882166c7aff545978728acaf8}{SEC1R}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FLASH Registers. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}\label{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ACR@{ACR}}
\index{ACR@{ACR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ACR}{ACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+ACR}

FLASH access control register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}\label{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!CR@{CR}}
\index{CR@{CR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+CR}

FLASH control register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a2047fe7777581ea1c15e1047ba614808}\label{struct_f_l_a_s_h___type_def_a2047fe7777581ea1c15e1047ba614808}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ECCR@{ECCR}}
\index{ECCR@{ECCR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR}{ECCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+ECCR}

FLASH ECC register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}\label{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!KEYR@{KEYR}}
\index{KEYR@{KEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR}{KEYR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+KEYR}

FLASH key register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}\label{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTKEYR@{OPTKEYR}}
\index{OPTKEYR@{OPTKEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTKEYR}{OPTKEYR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+OPTKEYR}

FLASH option key register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_ac52493cbf73d2f638b0c984521f9bdd8}\label{struct_f_l_a_s_h___type_def_ac52493cbf73d2f638b0c984521f9bdd8}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTR@{OPTR}}
\index{OPTR@{OPTR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTR}{OPTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+OPTR}

FLASH option register, Address offset\+: 0x20 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a50f569c214e5b2de1c6a99da00d45f1d}\label{struct_f_l_a_s_h___type_def_a50f569c214e5b2de1c6a99da00d45f1d}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP1ER@{PCROP1ER}}
\index{PCROP1ER@{PCROP1ER}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCROP1ER}{PCROP1ER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+PCROP1\+ER}

FLASH bank1 PCROP end address register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a5559e6adaf4d43646db1746bc64f02b2}\label{struct_f_l_a_s_h___type_def_a5559e6adaf4d43646db1746bc64f02b2}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP1SR@{PCROP1SR}}
\index{PCROP1SR@{PCROP1SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCROP1SR}{PCROP1SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+PCROP1\+SR}

FLASH bank1 PCROP start address register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a17d6fcde53db4cb932b3fbfe08235b31}\label{struct_f_l_a_s_h___type_def_a17d6fcde53db4cb932b3fbfe08235b31}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PDKEYR@{PDKEYR}}
\index{PDKEYR@{PDKEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDKEYR}{PDKEYR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+PDKEYR}

FLASH power down key register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a4d89e8d1cfbb7fbf9420d583dbf982f8}\label{struct_f_l_a_s_h___type_def_a4d89e8d1cfbb7fbf9420d583dbf982f8}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved1, Address offset\+: 0x1C \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a08114d1dfeb121e4c0837f1fbfece92a}\label{struct_f_l_a_s_h___type_def_a08114d1dfeb121e4c0837f1fbfece92a}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+RESERVED2\mbox{[}15\mbox{]}}

Reserved2, Address offset\+: 0x34 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a6717067882166c7aff545978728acaf8}\label{struct_f_l_a_s_h___type_def_a6717067882166c7aff545978728acaf8}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SEC1R@{SEC1R}}
\index{SEC1R@{SEC1R}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SEC1R}{SEC1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+SEC1R}

FLASH Securable memory register bank1, Address offset\+: 0x70 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}\label{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SR@{SR}}
\index{SR@{SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+SR}

FLASH status register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a8a0d38bac123e6fb3f7e06ea3e5e4559}\label{struct_f_l_a_s_h___type_def_a8a0d38bac123e6fb3f7e06ea3e5e4559}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP1AR@{WRP1AR}}
\index{WRP1AR@{WRP1AR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP1AR}{WRP1AR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+WRP1\+AR}

FLASH bank1 WRP area A address register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a20330dd7caa16b78a64194880b7cf199}\label{struct_f_l_a_s_h___type_def_a20330dd7caa16b78a64194880b7cf199}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP1BR@{WRP1BR}}
\index{WRP1BR@{WRP1BR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP1BR}{WRP1BR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+WRP1\+BR}

FLASH bank1 WRP area B address register, Address offset\+: 0x30 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
