No errors were found while analyzing the state machine design.
See below for details:

Verified that at least two input port names are defined.
Verified that at least two states are defined.
Verified that at least two conditional statements are defined.
Verified that all input port names are unique.
Verified that all state names are unique.
Verified that a reset state exists.
Verified that a reset input port exists.
Verified that all current state and next state values are valid.
Verified that all conditional statements are syntactically correct.
Verified that only one reset state exists.
