`timescale 1ns / 1ps
module alu_16bit_tb;
reg [15:0] A, B;
reg [3:0] Sel;
wire [15:0] ALU_Out;
wire CarryOut;
alu_16bit dut (.A(A),.B(B),.Sel(Sel),.ALU_Out(ALU_Out),.CarryOut(CarryOut));

initial begin
    A = 16'd25;
    B = 16'd10;

    Sel = 4'b0000; #10; // ADD
    Sel = 4'b0001; #10; // SUB
    Sel = 4'b0010; #10; // AND
    Sel = 4'b0011; #10; // OR
    Sel = 4'b0100; #10; // XOR
    Sel = 4'b0101; #10; // NOT
    Sel = 4'b0110; #10; // INC
    Sel = 4'b0111; #10; // DEC
    Sel = 4'b1000; #10; // SHL
    Sel = 4'b1001; #10; // SHR
    Sel = 4'b1010; #10; // MUL
    Sel = 4'b1101; #10; // NAND
    Sel = 4'b1110; #10; // NOR
    Sel = 4'b1111; #10; // XNOR

    #10 $stop;
end

endmodule
