<html>
<head>
<title>IP Core Generation Report for filter_low_pass_simulink</title>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<style type="text/css">
table {
	width: 100%;
	border: 1px solid black;
}

div {
	line-heigh: 90%;
}

h2.title {
	color: #000066;
	font-weight: bold;
}

h3.sectionHeading {
	color: #000066;
	font-weight: bold;
}

td.distinctCellColor {
	background-color: #eeeeff;
}

td.summaryTableSndColOddRow {
	background-color: #eeeeff;
	text-align: right;
}

td.summaryTableSndColEvenRow {
	text-align: right;
}

thead.reportTableHeader {
	background-color: #eeeeee;
	font-weight: bold;
}

</style>

</head>
<body>
<h2 class="title">IP Core Generation Report for filter_low_pass_simulink</h2>
<div>
<h3 class="sectionHeading">Summary</h3>
<table>
<tbody>
<tr>
<td class="distinctCellColor">IP core name
</td>
<td class="summaryTableSndColOddRow">filter_lo_ip
</td>
</tr>
<tr>
<td>IP core version
</td>
<td class="summaryTableSndColEvenRow">1.0
</td>
</tr>
<tr>
<td class="distinctCellColor">IP core folder
</td>
<td class="summaryTableSndColOddRow"><a href="matlab:uiopen('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\*.*')">C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0</a>
</td>
</tr>
<tr>
<td>Target platform
</td>
<td class="summaryTableSndColEvenRow">Altera Cyclone V SoC development kit - Rev.C
</td>
</tr>
<tr>
<td class="distinctCellColor">Target tool
</td>
<td class="summaryTableSndColOddRow">Altera QUARTUS II
</td>
</tr>
<tr>
<td>Target language
</td>
<td class="summaryTableSndColEvenRow">VHDL
</td>
</tr>
<tr>
<td class="distinctCellColor">Reference Design
</td>
<td class="summaryTableSndColOddRow">Default system
</td>
</tr>
<tr>
<td>Model
</td>
<td class="summaryTableSndColEvenRow"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('filter_low_pass_simulink')">filter_low_pass_simulink</a>
</td>
</tr>
<tr>
<td class="distinctCellColor">Model version
</td>
<td class="summaryTableSndColOddRow">1.13
</td>
</tr>
<tr>
<td>HDL Coder version
</td>
<td class="summaryTableSndColEvenRow">25.1
</td>
</tr>
<tr>
<td class="distinctCellColor">IP core generated on
</td>
<td class="summaryTableSndColOddRow">15-Sep-2025 17:09:13
</td>
</tr>
<tr>
<td>IP core generated for
</td>
<td class="summaryTableSndColEvenRow"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('filter_low_pass_simulink')">filter_low_pass_simulink</a>
</td>
</tr>
</tbody>
</table>
</div>
<div>
<h3 class="sectionHeading">Target Interface Configuration</h3>
You chose the following target interface configuration for 
<a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('filter_low_pass_simulink')">filter_low_pass_simulink</a>
:
<br/><br/>
Processor/FPGA synchronization mode: 
<b>Free running</b>
<br/><br/>
Target platform interface table:
<br/>
<table>
<thead class="reportTableHeader">
<tr>
<td>Port Name
</td>
<td>Port Type
</td>
<td>Data Type
</td>
<td>Target Platform Interfaces
</td>
<td>Interface Mapping
</td>
<td>Interface Options
</td>
</tr>
</thead>
<tbody>
<tr>
<td><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('filter_low_pass_simulink:42')">In1</a>
</td>
<td>Inport
</td>
<td>single
</td>
<td>External Port
</td>
<td>
</td>
<td>
</td>
</tr>
<tr>
<td class="distinctCellColor"><a class="code2model" id="code2model" href="matlab:Simulink.ID.hilite('filter_low_pass_simulink:43')">Out1</a>
</td>
<td class="distinctCellColor">Outport
</td>
<td class="distinctCellColor">single
</td>
<td class="distinctCellColor">External Port
</td>
<td class="distinctCellColor">
</td>
<td class="distinctCellColor">
</td>
</tr>
</tbody>
</table>
</div>
<div>
<h3 class="sectionHeading">Register Address Mapping</h3>
The following AXI4-Lite bus accessible registers were generated for this IP core:
<br/><br/>
<table>
<thead class="reportTableHeader">
<tr>
<td>Register Name
</td>
<td>Address Offset
</td>
<td>Description
</td>
</tr>
</thead>
<tbody>
<tr>
<td>IPCore_Reset
</td>
<td>0x0
</td>
<td>write 0x1 to bit 0 to reset IP core
</td>
</tr>
<tr>
<td class="distinctCellColor">IPCore_Enable
</td>
<td class="distinctCellColor">0x4
</td>
<td class="distinctCellColor">enabled (by default) when bit 0 is 0x1
</td>
</tr>
<tr>
<td>IPCore_Timestamp
</td>
<td>0x8
</td>
<td>contains unique IP timestamp (yymmddHHMM): 2509151709
</td>
</tr>
</tbody>
</table>
<br/>
Following are the AXI4 slave Base address and Master address space specified in the reference design:
<b>Default system.</b>
<br/>
AXI4 Slave Base Address:
<b>0x0000</b>
<br/>
AXI4 Slave Master connection:
<b>hps_0.h2f_axi_master</b>
<br/>
Use the AXI4 Slave Base Address plus Address offset to access the IP Core registers shown in Register Address Mapping table
<br/><br/>
The AXI4 slave write register readback is OFF for the IP core.
<br/>
The register address mapping is also in the following C header file for you to use when programming the processor:
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\include\filter_lo_ip_addr.h')">include\filter_lo_ip_addr.h</a>
<br/>
The IP core name is appended to the register names to avoid name conflicts.
</div>
<div>
<h3 class="sectionHeading">IP Core User Guide</h3>
<b>Theory of Operation</b>
<br/><br/>
This IP core is designed to be connected to an embedded processor with an 
<b>AXI4-Lite interface. </b>
The processor acts as master, and the IP core acts as slave. By accessing the generated registers via the AXI4-Lite interface, the processor can control the IP core, and read and write data from and to the IP core. 
<br/><br/>
For example, to reset the IP core, write 0x1 to the bit 0 of IPCore_Reset register. To enable or disable the IP core, write 0x1 or 0x0 to the IPCore_Enable register. To access the data ports of the MATLAB/Simulink algorithm, read or write to the associated data registers.
<br/><br/>
<img src="doc_arch_axi4_lite.jpg"/>
<br/><br/>
This IP core also support the 
<b>External Port </b>
interface. To connect the external ports to the FPGA external IO pins, add FPGA pin assignment constraints in the Altera Qsys environment.
<br/><br/>
The "Register Interface Read Pipeline" was specified as 0 for the IP core. The default read delay for the AXI4 register inteface is one clock cycle. 
Depending on the selected "Register Interface Read Pipeline" value and IO connected to the AXI4 interface, register pipelining is introduced in the read adress decoder logic.
For this model readable AXI4 slave registers are 1 and read delay for each AXI4 register is n = 1 clock cycles. The following diagram depicts the read functionality of the AXI4 registers.
<br/><br/>
<img src="doc_arch_axi4_Pipeline_Register.jpg"/>
<br/><br/>
<br/><br/>
<b>Processor/FPGA Synchronization</b>
<br/><br/>
The 
<b>Free running </b>
mode means there is no explicit synchronization between embedded processor software execution (SW) and the IP core (HW). SW and HW runs independently. The data written from the processor to IP core takes effect immediately, and the data read from the IP core is the latest data available on the IP core output ports. 
<br/><br/>
<img src="free_running.jpg"/>
<br/><br/>
<b>Altera Qsys Environment Integration</b>
<br/><br/>
This IP Core is generated for the Altera Qsys environment. The following steps are an example showing how to integrate the generated IP core into Altera Qsys environment:
<br/><br/>
1. Copy the IP core folder into the "ip" folder in your Altera Qsys project folder. If there is no folder named "ip", create one. This step adds the IP core into the Qsys project user library.
<br/>
2. In the Qsys project, find the IP core in the user library and add the IP core to the design.
<br/>
3. Connect the AXI4-Lite port of the IP core to the embedded processor's AXI master port.
<br/>
4. Connect the clock and reset ports of the IP core to the global clock and reset signals.
<br/>
5. Assign a base address for the IP core.
<br/>
6. Connect external ports and add FPGA pin assignment constraints.
<br/>
7. Generate FPGA bitstream and download the bitstream to target device.
<br/><br/>
If you are targeting Intel SoC hardware supported by HDL Coder Support Package for Intel FPGA and SoC Devices, you can select the board you are using in the Target platform option in the Set Target > Set Target Device and Synthesis Tool task. You can then use Embedded System Integration tasks in HDL Workflow Advisor to help you integrate the generated IP core into Altera Qsys environment.
</div>
<div>
<h3 class="sectionHeading">IP Core File List</h3>
The IP core folder is located at:
<br/>
<a href="matlab:uiopen('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\*.*')">C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0</a>
<br/>
Following files are generated under this folder:
<br/><br/>
<b>IP core definition files</b>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\filter_lo_ip_hw.tcl')">filter_lo_ip_hw.tcl</a>
<br/><br/>
<b>IP core report</b>
<br/>
<a href="matlab:web('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\doc\filter_low_pass_simulink_ip_core_report.html')">doc\filter_low_pass_simulink_ip_core_report.html</a>
<br/><br/>
<b>IP core HDL source files</b>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\hdl\filter_lo_ip_src_filter_low_pass_simulink_pkg.vhd')">hdl\filter_lo_ip_src_filter_low_pass_simulink_pkg.vhd</a>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\hdl\filter_lo_ip_src_nfp_gain_pow2_single.vhd')">hdl\filter_lo_ip_src_nfp_gain_pow2_single.vhd</a>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\hdl\filter_lo_ip_src_nfp_add_single.vhd')">hdl\filter_lo_ip_src_nfp_add_single.vhd</a>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\hdl\filter_lo_ip_src_Discrete_FIR_Filter1.vhd')">hdl\filter_lo_ip_src_Discrete_FIR_Filter1.vhd</a>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\hdl\filter_lo_ip_src_filter_low_pass_simulink.vhd')">hdl\filter_lo_ip_src_filter_low_pass_simulink.vhd</a>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\hdl\filter_lo_ip_reset_sync.vhd')">hdl\filter_lo_ip_reset_sync.vhd</a>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\hdl\filter_lo_ip_dut.vhd')">hdl\filter_lo_ip_dut.vhd</a>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\hdl\filter_lo_ip_addr_decoder.vhd')">hdl\filter_lo_ip_addr_decoder.vhd</a>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\hdl\filter_lo_ip_axi_lite_module.vhd')">hdl\filter_lo_ip_axi_lite_module.vhd</a>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\hdl\filter_lo_ip_axi_lite.vhd')">hdl\filter_lo_ip_axi_lite.vhd</a>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\hdl\filter_lo_ip.vhd')">hdl\filter_lo_ip.vhd</a>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\hdl\dspba_library_package.vhd')">hdl\dspba_library_package.vhd</a>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\hdl\dspba_library.vhd')">hdl\dspba_library.vhd</a>
<br/>
<br/>
<b>IP core C header file</b>
<br/>
<a href="matlab:edit('C:\curso_HDL_Vanderlei\Advanced-Digital-System-Development-Using-MATLAB-C-and-VHDL\1_LINGUAGENS_HDL_E_VHDL\6_EXEMPLO_FILTRO_FIR_HDL_CODER\ipcore\filter_lo_ip_v1_0\include\filter_lo_ip_addr.h')">include\filter_lo_ip_addr.h</a>
</div>
</body>
</html>