// tb.v
// Testbench for parameterized LUT

module tb;

    // DEPTH = 8 requires 3 address bits
    reg [2:0] t_sel;
    wire [7:0] t_dout;

    // Instantiate LUT with parameter override
    lut #(
        .WIDTH(8),
        .DEPTH(8)
    ) U1 (
        .sel(t_sel),
        .dout(t_dout)
    );

    // Waveform dump configuration (DO NOT CHANGE)
    string vcd_file;

    initial begin
        if ($value$plusargs("vcd=%s", vcd_file)) begin
            $dumpfile(vcd_file);
            $dumpvars(0, U1);
        end
    end

    // Test every valid address
    initial begin
        t_sel = 0;
        #5;

        t_sel = 1;
        #5;

        t_sel = 2;
        #5;

        t_sel = 3;
        #5;

        t_sel = 4;
        #5;

        t_sel = 5;
        #5;

        t_sel = 6;
        #5;

        t_sel = 7;
        #5;

        $finish;
    end

    initial
        $monitor($time, " sel=%d | dout=%d", t_sel, t_dout);

endmodule
