$date
	Fri Jan 30 16:21:54 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_gpio_reg $end
$var wire 32 ! data_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # data_in [31:0] $end
$var reg 1 $ en $end
$var reg 1 % wr $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 32 & data_in [31:0] $end
$var wire 1 $ en $end
$var wire 1 % wr $end
$var reg 32 ' data_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
0%
1$
b0 #
0"
bx !
$end
#5000
1"
#10000
0"
b10100101101001011010010110100101 #
b10100101101001011010010110100101 &
1%
#15000
b10100101101001011010010110100101 !
b10100101101001011010010110100101 '
1"
#20000
0"
0%
#25000
1"
#30000
0"
b10010001101000101011001111000 #
b10010001101000101011001111000 &
1%
#35000
b10010001101000101011001111000 !
b10010001101000101011001111000 '
1"
#40000
0"
b10100101101001011010010110100110 #
b10100101101001011010010110100110 &
0%
0$
#45000
1"
#50000
0"
#55000
1"
#60000
0"
