<profile>

<section name = "Vitis HLS Report for 'GenerateProof'" level="0">
<item name = "Date">Mon Nov 17 18:42:26 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.978 ns, 0 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">802306, 853372, 4.012 ms, 4.267 ms, 802307, 853373, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119">GenerateProof_Pipeline_INPUT_STREAM, 130, 130, 0.650 us, 0.650 us, 129, 129, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_VOLECommit_fu_129">VOLECommit, 28750, 79816, 0.144 ms, 0.399 ms, 28750, 79816, no</column>
<column name="grp_ProverCircuitEval_fu_144">ProverCircuitEval, 773154, 773154, 3.866 ms, 3.866 ms, 581145, 581145, dataflow</column>
<column name="grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163">GenerateProof_Pipeline_TRANSFER_STREAM, 258, 258, 1.290 us, 1.290 us, 257, 257, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 10, -</column>
<column name="FIFO">-, -, 260, 135, -</column>
<column name="Instance">1209, -, 657718, 1431618, 0</column>
<column name="Memory">2, -, 40, 2096, 64</column>
<column name="Multiplexer">-, -, 0, 463, -</column>
<column name="Register">-, -, 797, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">90, 0, 76, 332, 20</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">22, 0, 19, 83, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119">GenerateProof_Pipeline_INPUT_STREAM, 0, 0, 276, 381, 0</column>
<column name="grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163">GenerateProof_Pipeline_TRANSFER_STREAM, 0, 0, 12, 93, 0</column>
<column name="grp_ProverCircuitEval_fu_144">ProverCircuitEval, 9, 0, 95451, 584081, 0</column>
<column name="grp_VOLECommit_fu_129">VOLECommit, 1200, 0, 561943, 847023, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="V_U">V_RAM_2P_URAM_1R1W, 0, 20, 1048, 32, 193023, 128, 1, 24706944</column>
<column name="V_1_U">V_RAM_2P_URAM_1R1W, 0, 20, 1048, 32, 193023, 128, 1, 24706944</column>
<column name="u_U">u_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 193023, 1, 1, 193023</column>
<column name="u_1_U">u_RAM_2P_BRAM_1R1W, 1, 0, 0, 0, 193023, 1, 1, 193023</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="path_strm_fifo_U">0, 260, 0, -, 2, 128, 256</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_proof_strm_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_ProverCircuitEval_fu_144_d_strm_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="grp_ProverCircuitEval_fu_144_proof_strm_TREADY">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state15">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_grp_ProverCircuitEval_fu_144_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="V_1_address1">14, 3, 18, 54</column>
<column name="V_1_ce0">9, 2, 1, 2</column>
<column name="V_1_ce1">14, 3, 1, 3</column>
<column name="V_1_d1">14, 3, 128, 384</column>
<column name="V_1_we1">14, 3, 1, 3</column>
<column name="V_address1">14, 3, 18, 54</column>
<column name="V_ce0">9, 2, 1, 2</column>
<column name="V_ce1">14, 3, 1, 3</column>
<column name="V_d1">14, 3, 128, 384</column>
<column name="V_we1">14, 3, 1, 3</column>
<column name="ap_NS_fsm">65, 16, 1, 16</column>
<column name="circuit_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="d_strm_TDATA_int_regslice">9, 2, 8, 16</column>
<column name="iv_strm_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="path_strm_read">9, 2, 1, 2</column>
<column name="path_strm_write">9, 2, 1, 2</column>
<column name="proof_strm_TDATA_blk_n">9, 2, 1, 2</column>
<column name="proof_strm_TDATA_int_regslice">37, 7, 128, 896</column>
<column name="proof_strm_TDATA_reg">9, 2, 128, 256</column>
<column name="proof_strm_TVALID_int_regslice">20, 4, 1, 4</column>
<column name="root_strm_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="u_1_address1">14, 3, 18, 54</column>
<column name="u_1_ce0">9, 2, 1, 2</column>
<column name="u_1_ce1">14, 3, 1, 3</column>
<column name="u_1_d1">14, 3, 1, 3</column>
<column name="u_1_we1">14, 3, 1, 3</column>
<column name="u_address1">14, 3, 18, 54</column>
<column name="u_ce0">9, 2, 1, 2</column>
<column name="u_ce1">14, 3, 1, 3</column>
<column name="u_d1">14, 3, 1, 3</column>
<column name="u_we1">14, 3, 1, 3</column>
<column name="witness_TREADY_int_regslice">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a0_tilde_fu_104">128, 0, 128, 0</column>
<column name="a1_tilde_fu_108">128, 0, 128, 0</column>
<column name="ap_CS_fsm">15, 0, 15, 0</column>
<column name="ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_done">1, 0, 1, 0</column>
<column name="ap_sync_reg_grp_ProverCircuitEval_fu_144_ap_ready">1, 0, 1, 0</column>
<column name="ch1_reg_242">128, 0, 128, 0</column>
<column name="d_strm_TDATA_reg">8, 0, 8, 0</column>
<column name="grp_GenerateProof_Pipeline_INPUT_STREAM_fu_119_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_GenerateProof_Pipeline_TRANSFER_STREAM_fu_163_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ProverCircuitEval_fu_144_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_VOLECommit_fu_129_ap_start_reg">1, 0, 1, 0</column>
<column name="p_s_reg_252">128, 0, 128, 0</column>
<column name="proof_strm_TDATA_reg">128, 0, 128, 0</column>
<column name="trunc_ln40_reg_247">128, 0, 128, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, GenerateProof, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, GenerateProof, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, GenerateProof, return value</column>
<column name="root_strm_TDATA">in, 8, axis, root_strm, pointer</column>
<column name="root_strm_TVALID">in, 1, axis, root_strm, pointer</column>
<column name="root_strm_TREADY">out, 1, axis, root_strm, pointer</column>
<column name="iv_strm_TDATA">in, 8, axis, iv_strm, pointer</column>
<column name="iv_strm_TVALID">in, 1, axis, iv_strm, pointer</column>
<column name="iv_strm_TREADY">out, 1, axis, iv_strm, pointer</column>
<column name="witness_TDATA">in, 8, axis, witness, pointer</column>
<column name="witness_TVALID">in, 1, axis, witness, pointer</column>
<column name="witness_TREADY">out, 1, axis, witness, pointer</column>
<column name="circuit_TDATA">in, 128, axis, circuit, pointer</column>
<column name="circuit_TVALID">in, 1, axis, circuit, pointer</column>
<column name="circuit_TREADY">out, 1, axis, circuit, pointer</column>
<column name="d_strm_TDATA">out, 8, axis, d_strm, pointer</column>
<column name="d_strm_TVALID">out, 1, axis, d_strm, pointer</column>
<column name="d_strm_TREADY">in, 1, axis, d_strm, pointer</column>
<column name="proof_strm_TDATA">out, 128, axis, proof_strm, pointer</column>
<column name="proof_strm_TVALID">out, 1, axis, proof_strm, pointer</column>
<column name="proof_strm_TREADY">in, 1, axis, proof_strm, pointer</column>
</table>
</item>
</section>
</profile>
