
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032431                       # Number of seconds simulated
sim_ticks                                 32431183500                       # Number of ticks simulated
final_tick                               3228122891000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 216369                       # Simulator instruction rate (inst/s)
host_op_rate                                   226731                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               18867179                       # Simulator tick rate (ticks/s)
host_mem_usage                                 981608                       # Number of bytes of host memory used
host_seconds                                  1718.92                       # Real time elapsed on the host
sim_insts                                   371921107                       # Number of instructions simulated
sim_ops                                     389733101                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker        10176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker         2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst        49280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       245632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker         6912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       108800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       278656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker         9984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       358016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1218560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker         4160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        51392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       192384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.dtb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.itb.walker          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst        11776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       126848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.dtb.walker        14016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.itb.walker        10752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       151104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data       558528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.dtb.walker         6592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.itb.walker         5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       124416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       546368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.dtb.walker         4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.itb.walker         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst        75840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data       206784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher     17052096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21446528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        49280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       108800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       358016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst        11776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       151104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       124416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst        75840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        931264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      7124736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::realview.ide        12288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7137024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker          159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker           45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker          108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         4354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker          156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         5594                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        19040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker           65                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         3006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.dtb.walker           44                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.itb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst          184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         1982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.dtb.walker          219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.itb.walker          168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst         2361                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         8727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.dtb.walker          103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.itb.walker           80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         1944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         8537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.dtb.walker           68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.itb.walker           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst         1185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data         3231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher       266439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              335102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        111324                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::realview.ide          192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111516                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker       313772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        88803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      1519525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      7573945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker       213128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker        96697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3354796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      8592224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker       307852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker        94724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     11039252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     37573714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker       128272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        49335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1584648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      5932068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.dtb.walker        86830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.itb.walker        19734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst       363107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data      3911297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.dtb.walker       432177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.itb.walker       331533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      4659219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data     17221943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.dtb.walker       203261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.itb.walker       157873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst      3836308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     16846995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.dtb.walker       134192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.itb.walker        76963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      2338490                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data      6376086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher     525793208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst              9867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data              7894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst              1973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data              7894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst              7894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data              5920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             661293412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1519525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3354796                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     11039252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1584648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst       363107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      4659219                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst      3836308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      2338490                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst         9867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst         1973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst         7894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         28715079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       219687820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::realview.ide        378895                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            220066714                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       219687820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker       313772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        88803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1519525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      7573945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker       213128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker        96697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3354796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      8592224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker       307852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker        94724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     11039252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     37573714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker       128272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        49335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1584648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      5932068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.dtb.walker        86830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.itb.walker        19734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst       363107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data      3911297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.dtb.walker       432177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.itb.walker       331533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      4659219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data     17221943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.dtb.walker       203261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.itb.walker       157873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst      3836308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     16846995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.dtb.walker       134192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.itb.walker        76963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      2338490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data      6376086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide        378895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    525793208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst             9867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data             7894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst             1973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data             7894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst             7894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data             5920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            881360127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      335081                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111516                       # Number of write requests accepted
system.mem_ctrls.readBursts                    335081                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111516                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               21416768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   28416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7135296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21445184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7137024                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    444                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        13401                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             25968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             26904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             21708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            19130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6736                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   32431026500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                335081                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111516                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  118326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   76549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   37184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   19084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   12191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    7802                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2095                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1298                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    444                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       178150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.268358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.460550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   199.701574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       108543     60.93%     60.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        38734     21.74%     82.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11859      6.66%     89.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6355      3.57%     92.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4173      2.34%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1971      1.11%     96.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1132      0.64%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          815      0.46%     97.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4568      2.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       178150                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.419831                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.388518                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    243.450204                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         6635     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6636                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.800633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.749661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.383139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4523     68.16%     68.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              124      1.87%     70.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1351     20.36%     90.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              382      5.76%     96.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              129      1.94%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               51      0.77%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               36      0.54%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      0.23%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.17%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.05%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.05%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6636                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  11926023530                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             18200467280                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1673185000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35638.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54388.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       660.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       220.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    661.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    220.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   234404                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33569                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                30.10                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      72618.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    60.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     1109279300                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF      1082900000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT     30237825700                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.actEnergy::0               752514840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.actEnergy::1               594291600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.preEnergy::0               410598375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.preEnergy::1               324266250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.readEnergy::0             1455534600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.readEnergy::1             1154595000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.writeEnergy::0             389992320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.writeEnergy::1             332456400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.refreshEnergy::0          2118152400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.refreshEnergy::1          2118152400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.actBackEnergy::0         20412863370                       # Energy for active background per rank (pJ)
system.mem_ctrls.actBackEnergy::1         19655482140                       # Energy for active background per rank (pJ)
system.mem_ctrls.preBackEnergy::0          1551974250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.preBackEnergy::1          2216343750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.totalEnergy::0           27091630155                       # Total energy per rank (pJ)
system.mem_ctrls.totalEnergy::1           26395587540                       # Total energy per rank (pJ)
system.mem_ctrls.averagePower::0           835.388143                       # Core power per rank (mW)
system.mem_ctrls.averagePower::1           813.925213                       # Core power per rank (mW)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            1250153                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1250153                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               584                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              584                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           293537                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           494654                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq          193                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           21603                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11208                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          32811                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           189937                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          189937                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46008                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       169359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side         6643                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        19581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        89990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       101629                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side         8436                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        19734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       674754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       518990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side        18607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side        86411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16966                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        44079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side         1233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side         8615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         8750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        33363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side          984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side         7673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       154612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       181474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side         7477                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        25166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side       239518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side       335979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb.walker.dma::system.l2.cpu_side        13175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb.walker.dma::system.l2.cpu_side        35339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        90880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side       103774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb.walker.dma::system.l2.cpu_side         8658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side        20818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3098675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1472256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      6765155                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side        13144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side        34704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2879680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side      3227980                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side         8424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        26540                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     21591744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     18895900                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side        26644                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       132676                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       542912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1513552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side         2136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side        16624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       280000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1092648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side         1460                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side        14480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      4947200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side      6700136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side        14332                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        46640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      7664576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     12163656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb.walker.dma::system.l2.cpu_side        17224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb.walker.dma::system.l2.cpu_side        53032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      2908160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side      3398504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb.walker.dma::system.l2.cpu_side         8888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side        28296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96489303                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          636686                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2265649                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean           47.218414                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.413170                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               1770799     78.16%     78.16% # Request fanout histogram
system.tol2bus.snoop_fanout::48                494850     21.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             48                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2265649                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1182914276                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          34638018                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          92955971                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3372973                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          10939712                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          67878720                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          70718742                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           6342981                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          13129965                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy        507159849                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.6                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        324426750                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy         11958984                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy         53280702                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy         12875520                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy         30156234                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy           703497                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          4473983                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          6608622                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         24010886                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy           621242                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          4063985                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy        116499951                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        110812977                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer32.occupancy          3926484                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.occupancy         13550972                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer36.occupancy        180176502                       # Layer occupancy (ticks)
system.tol2bus.respLayer36.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer37.occupancy        206006713                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer38.occupancy          8888476                       # Layer occupancy (ticks)
system.tol2bus.respLayer38.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer39.occupancy         22121680                       # Layer occupancy (ticks)
system.tol2bus.respLayer39.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer42.occupancy         68490425                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer43.occupancy         67791601                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer44.occupancy          6447484                       # Layer occupancy (ticks)
system.tol2bus.respLayer44.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.occupancy         13769218                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.membus.trans_dist::ReadReq              328290                       # Transaction distribution
system.membus.trans_dist::ReadResp             328290                       # Transaction distribution
system.membus.trans_dist::WriteReq                584                       # Transaction distribution
system.membus.trans_dist::WriteResp               584                       # Transaction distribution
system.membus.trans_dist::Writeback            111324                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq          192                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp          192                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23187                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          10903                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           13401                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10850                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7368                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         2000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       832501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       834775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 835162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        12288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          251                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         4000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     28571264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     28575515                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                28587803                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            24174                       # Total snoops (count)
system.membus.snoop_fanout::samples            484194                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  484194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              484194                       # Request fanout histogram
system.membus.reqLayer0.occupancy              272997                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1700491                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          1428341545                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy             225244                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         3106762038                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              9.6                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       16413760                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      8977024                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       256285                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      7725764                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        7623460                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    98.675807                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        3679937                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         1960                       # Number of incorrect RAS predictions.
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits            16831566                       # DTB read hits
system.switch_cpus0.dtb.read_misses              5886                       # DTB read misses
system.switch_cpus0.dtb.write_hits            9504440                       # DTB write hits
system.switch_cpus0.dtb.write_misses             7986                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries            3703                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults               15                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults           166                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses        16837452                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses        9512426                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                 26336006                       # DTB hits
system.switch_cpus0.dtb.misses                  13872                       # DTB misses
system.switch_cpus0.dtb.accesses             26349878                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.inst_hits            34884594                       # ITB inst hits
system.switch_cpus0.itb.inst_misses              2078                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries            1673                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults              273                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses        34886672                       # ITB inst accesses
system.switch_cpus0.itb.hits                 34884594                       # DTB hits
system.switch_cpus0.itb.misses                   2078                       # DTB misses
system.switch_cpus0.itb.accesses             34886672                       # DTB accesses
system.switch_cpus0.numCycles                63935225                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       586436                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             111361311                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           16413760                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11303397                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             62834387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         530208                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles             40467                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles          885                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        28739                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        24692                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         1238                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         34884092                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         5025                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes            422                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     63781948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.900569                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.059497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4943408      7.75%      7.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        24454738     38.34%     46.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         6384147     10.01%     56.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        27999655     43.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     63781948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.256725                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.741783                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         7151952                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     14248789                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         33434464                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      8687891                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        258847                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4196225                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6391                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     115343412                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts       842277                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        258847                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        12322802                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2287843                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1150877                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         36811281                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     10950293                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     114104616                       # Number of instructions processed by rename
system.switch_cpus0.rename.SquashedInsts       583916                       # Number of squashed instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      4585707                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1644504                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents         44961                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       1127168                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    134897843                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    530339783                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    149715302                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          578                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    126580054                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8317746                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        68891                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        63388                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         17955480                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     17091816                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9610078                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      3302357                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       562790                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         113541881                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        75113                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        109826393                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       351811                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5917713                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19290831                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3326                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     63781948                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.721904                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     0.974156                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      8032434     12.59%     12.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     15797176     24.77%     37.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     27532342     43.17%     80.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10715465     16.80%     97.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      1704517      2.67%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5           14      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     63781948                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       19660073     64.99%     64.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult        417918      1.38%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       6241605     20.63%     87.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      3930558     12.99%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            9      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     81093538     73.84%     73.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2317256      2.11%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           60      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     16884301     15.37%     91.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      9531229      8.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     109826393                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.717776                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           30250154                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.275436                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    314034994                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    119535606                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    109439670                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         1703                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          576                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          576                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140075411                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           1127                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3449366                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1085876                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          554                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1479                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       116418                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       164550                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        38446                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        258847                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         900970                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4962                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    113617885                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     17091816                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9610078                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        61010                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1300                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1066                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1479                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       184378                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       106804                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       291182                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    109681611                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     16836942                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       130909                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  891                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26347215                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        14906307                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           9510273                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.715511                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             109450752                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            109440246                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80056797                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        180884309                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.711736                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.442586                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts      5525015                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        71787                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       250028                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     62972642                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.709639                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.749506                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     13449126     21.36%     21.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23917152     37.98%     59.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     13146955     20.88%     80.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4853692      7.71%     87.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1959782      3.11%     91.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2069648      3.29%     94.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1638449      2.60%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       632413      1.00%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1305425      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     62972642                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     98046520                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     107660491                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              25499600                       # Number of memory references committed
system.switch_cpus0.commit.loads             16005940                       # Number of loads committed
system.switch_cpus0.commit.membars              10475                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          14695677                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               576                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        100747148                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      3369712                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu     79852462     74.17%     74.17% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      2308369      2.14%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc           60      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     16005940     14.87%     91.18% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite      9493660      8.82%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    107660491                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events      1305425                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           174782942                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          227180382                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3301                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 153277                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              927116                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts           98045923                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            107659894                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.652095                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.652095                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.533520                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.533520                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       134638155                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       83126986                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              576                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             160                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads        378950508                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        44659550                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads      152143789                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         71385                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups        7581764                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      5413564                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       261386                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      3038047                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        2869591                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    94.455122                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        1029777                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         2475                       # Number of incorrect RAS predictions.
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits             4474382                       # DTB read hits
system.switch_cpus1.dtb.read_misses              8350                       # DTB read misses
system.switch_cpus1.dtb.write_hits             998637                       # DTB write hits
system.switch_cpus1.dtb.write_misses             2390                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries            3031                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults               19                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults           332                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults              244                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses         4482732                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses        1001027                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                  5473019                       # DTB hits
system.switch_cpus1.dtb.misses                  10740                       # DTB misses
system.switch_cpus1.dtb.accesses              5483759                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            1                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.inst_hits            15049633                       # ITB inst hits
system.switch_cpus1.itb.inst_misses              3325                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries            1499                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults              468                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses        15052958                       # ITB inst accesses
system.switch_cpus1.itb.hits                 15049633                       # DTB hits
system.switch_cpus1.itb.misses                   3325                       # DTB misses
system.switch_cpus1.itb.accesses             15052958                       # DTB accesses
system.switch_cpus1.numCycles                29107664                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       891220                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              50769845                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            7581764                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      3899368                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27451456                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         553466                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             36185                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         3525                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        49769                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles       117587                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles         3408                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         15049047                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        10306                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes            453                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     28829883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.790849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.104911                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         3487426     12.10%     12.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        10781352     37.40%     49.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2834692      9.83%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        11726413     40.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     28829883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.260473                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.744209                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3308964                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6596655                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         15577797                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      3082268                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        264198                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1057361                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        12825                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      45809353                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       852145                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        264198                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         5604071                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1327476                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1516411                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         16338456                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3779270                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      44544231                       # Number of instructions processed by rename
system.switch_cpus1.rename.SquashedInsts       577684                       # Number of squashed instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       971644                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1312308                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          9370                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        182198                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands     59406155                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    205292001                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     58812510                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups         3631                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps     51364258                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8041885                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        68956                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        54534                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6133715                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      4900183                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      1078167                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       749449                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        80347                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          43979748                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        96836                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         40322320                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       331951                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5687119                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18320227                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         7217                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     28829883                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.398629                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     0.906769                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      5888046     20.42%     20.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8030519     27.85%     48.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12481742     43.29%     91.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2389988      8.29%     99.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        39587      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     28829883                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        9949532     88.39%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     88.39% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1000665      8.89%     97.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       305856      2.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass           31      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     34584429     85.77%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       163716      0.41%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          375      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     86.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      4542778     11.27%     97.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      1030991      2.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      40322320                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.385282                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           11256062                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.279152                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    121048024                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     49759208                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     40060895                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads        14510                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         5314                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses         3728                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      51568810                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses           9541                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       766340                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1073376                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          168                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          828                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        81457                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         4226                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        21776                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        264198                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         889753                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11038                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     44081879                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      4900183                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      1078167                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        53924                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          2575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         4211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          828                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       171590                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120377                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       291967                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     40170929                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      4488045                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       140662                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 5295                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             5507836                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         6028713                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           1019791                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.380081                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              40082005                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             40064623                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         31789606                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         78600549                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.376429                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404445                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts      5328001                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        89619                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       248851                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     28037226                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.367602                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.259883                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      7310489     26.07%     26.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      9594693     34.22%     60.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7706926     27.49%     87.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      1658854      5.92%     93.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       989910      3.53%     97.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       526856      1.88%     99.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        40798      0.15%     99.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       149662      0.53%     99.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        59038      0.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     28037226                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     37711572                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      38343753                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               4823516                       # Number of memory references committed
system.switch_cpus1.commit.loads              3826806                       # Number of loads committed
system.switch_cpus1.commit.membars              34672                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           5811758                       # Number of branches committed
system.switch_cpus1.commit.fp_insts              3728                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         34410050                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       714326                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     33356227     86.99%     86.99% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       163635      0.43%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc          375      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead      3826806      9.98%     97.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite       996710      2.60%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total     38343753                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        59038                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            71528635                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           88136166                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 277781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            35754677                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts           37708333                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             38340514                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.771916                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.771916                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.295478                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.295478                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        49098803                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       28554458                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads             2784                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes            1872                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads        133744113                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        25036867                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads       56511515                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         78751                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       11415813                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      8341018                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       559892                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      5824974                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        4466624                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    76.680583                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        1397108                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        12504                       # Number of incorrect RAS predictions.
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits             7935029                       # DTB read hits
system.switch_cpus2.dtb.read_misses             41485                       # DTB read misses
system.switch_cpus2.dtb.write_hits            3686882                       # DTB write hits
system.switch_cpus2.dtb.write_misses            10527                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries            3251                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults              215                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults           861                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults              789                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses         7976514                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses        3697409                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                 11621911                       # DTB hits
system.switch_cpus2.dtb.misses                  52012                       # DTB misses
system.switch_cpus2.dtb.accesses             11673923                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.inst_hits            20463119                       # ITB inst hits
system.switch_cpus2.itb.inst_misses              6277                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries            1864                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults             2634                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses        20469396                       # ITB inst accesses
system.switch_cpus2.itb.hits                 20463119                       # DTB hits
system.switch_cpus2.itb.misses                   6277                       # DTB misses
system.switch_cpus2.itb.accesses             20469396                       # DTB accesses
system.switch_cpus2.numCycles                49016970                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles      4950060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              69641333                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           11415813                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      5863732                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             42071638                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1233652                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles             79722                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         7890                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        93398                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       291557                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles        21041                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         20460305                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        86555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes           1452                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     48132132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.554448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.224627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        12691329     26.37%     26.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1        13518354     28.09%     54.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4466819      9.28%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3        17455630     36.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     48132132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.232895                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.420760                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         7362034                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     13755512                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         22680230                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      3819859                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        514496                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      1474369                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       104806                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      64683897                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts      2042558                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        514496                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        10800863                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        3229256                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      5395769                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23005928                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      5185819                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      62432125                       # Number of instructions processed by rename
system.switch_cpus2.rename.SquashedInsts       903070                       # Number of squashed instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1333850                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1292337                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         26466                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        963325                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     78049435                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    285686731                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     78936732                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         4734                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     65953541                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        12095843                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       258998                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       212232                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7867121                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      8714402                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4020082                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      1065694                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       784279                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          61105255                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       391386                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         56584467                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       504681                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      8629186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     25255767                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        36140                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     48132132                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.175607                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.010161                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16222678     33.70%     33.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     11855029     24.63%     58.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     15664046     32.54%     90.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      4160307      8.64%     99.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       229935      0.48%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5          137      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     48132132                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       11153350     73.55%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     73.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2447536     16.14%     89.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1564247     10.31%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          178      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     44348775     78.38%     78.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       162959      0.29%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          476      0.00%     78.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      8221326     14.53%     93.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      3850753      6.81%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      56584467                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.154385                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           15165139                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.268009                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    176957763                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     70128886                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     55726844                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        13121                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         5814                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         4928                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      71741839                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           7589                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       768241                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1802725                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1078                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         8972                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       378973                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        22151                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        70710                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        514496                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1412729                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        36375                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     61623589                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      8714402                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4020082                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       210256                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9176                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        15127                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         8972                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       267956                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       252395                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       520351                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     56053149                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      7986107                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       479428                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               126948                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            11763667                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         8481714                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           3777560                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.143546                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              55798859                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             55731772                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         39282026                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         89306307                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.136989                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.439857                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      8008336                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       355246                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       457562                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     46860554                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.127642                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.415271                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19634438     41.90%     41.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     13247891     28.27%     70.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8748538     18.67%     88.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      2268344      4.84%     93.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      1355552      2.89%     96.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       754524      1.61%     98.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       226801      0.48%     98.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       259448      0.55%     99.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       365018      0.78%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     46860554                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     49211270                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      52841913                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              10552786                       # Number of memory references committed
system.switch_cpus2.commit.loads              6911677                       # Number of loads committed
system.switch_cpus2.commit.membars             146202                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           8019847                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              4928                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         46973536                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       923772                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     42125976     79.72%     79.72% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       162675      0.31%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc          476      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.03% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      6911677     13.08%     93.11% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      3641109      6.89%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     52841913                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events       365018                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           106968275                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          122972773                       # The number of ROB writes
system.switch_cpus2.timesIdled                  34779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 884838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            15845371                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           49106312                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             52736955                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.998181                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.998181                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.001823                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.001823                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66699380                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       37870900                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             3546                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1568                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads        190732285                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        31617893                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads       95062658                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        294522                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups        6969301                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      5017312                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       231918                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      2629021                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        2619611                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    99.642072                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS         938734                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         1701                       # Number of incorrect RAS predictions.
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb           46                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits             3939359                       # DTB read hits
system.switch_cpus3.dtb.read_misses              2644                       # DTB read misses
system.switch_cpus3.dtb.write_hits             583697                       # DTB write hits
system.switch_cpus3.dtb.write_misses              448                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries             610                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults               11                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults            91                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults               39                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses         3942003                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses         584145                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                  4523056                       # DTB hits
system.switch_cpus3.dtb.misses                   3092                       # DTB misses
system.switch_cpus3.dtb.accesses              4526148                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.inst_hits            14034103                       # ITB inst hits
system.switch_cpus3.itb.inst_misses               393                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries             288                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults               96                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses        14034496                       # ITB inst accesses
system.switch_cpus3.itb.hits                 14034103                       # DTB hits
system.switch_cpus3.itb.misses                    393                       # DTB misses
system.switch_cpus3.itb.accesses             14034496                       # DTB accesses
system.switch_cpus3.numCycles                25410239                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       354821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              47657401                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            6969301                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      3558345                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             24648027                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         467242                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles              6599                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles         1040                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles         5310                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        29010                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles         1204                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         14033956                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         2460                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes            137                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     25279632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.893491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.042087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1685901      6.67%      6.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1        10158087     40.18%     46.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2598261     10.28%     57.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        10837383     42.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     25279632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.274271                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.875520                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2708179                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4916967                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         14504162                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      2919379                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        230944                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       951126                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2752                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      42782057                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts       741079                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        230944                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         4828699                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1136506                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       274524                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         15279682                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      3529276                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      41662307                       # Number of instructions processed by rename
system.switch_cpus3.rename.SquashedInsts       552312                       # Number of squashed instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       940623                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1305960                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          7239                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         80059                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands     56418597                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    192092677                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     55683505                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          549                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps     48727496                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         7691101                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         8581                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         6675                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          5746730                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      4338375                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       624864                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       668700                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        19329                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          41217942                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        11452                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         37572526                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       315710                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5407355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17683259                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1528                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     25279632                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.486277                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     0.853609                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3914519     15.48%     15.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      7283879     28.81%     44.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11966759     47.34%     91.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      2102771      8.32%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        11704      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     25279632                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        9717693     91.51%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     91.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        815403      7.68%     99.18% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        86687      0.82%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            7      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     32837575     87.40%     87.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       162070      0.43%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc           73      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.83% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3981437     10.60%     98.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       591364      1.57%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      37572526                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.478637                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           10619789                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.282648                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    111358261                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     46636336                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     37382004                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         1922                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          706                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          576                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      48191051                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           1257                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       735836                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1015823                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          295                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        42704                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1765                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         6026                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        230944                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         823886                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         6482                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     41229809                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      4338375                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       624864                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         6566                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1493                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         3042                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          295                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       164335                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       105569                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       269904                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     37457448                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3942689                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       111987                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  415                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             4530381                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         5603189                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            587692                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.474108                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              37388157                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             37382580                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         30447902                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         76477753                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.471162                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.398128                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts      5064209                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         9924                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       229241                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     24542970                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.458184                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.198376                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      5046474     20.56%     20.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      8844014     36.03%     56.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7507265     30.59%     87.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      1578322      6.43%     93.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       944345      3.85%     97.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       468179      1.91%     99.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        19511      0.08%     99.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       119559      0.49%     99.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15301      0.06%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     24542970                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     35626386                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      35788172                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               3904712                       # Number of memory references committed
system.switch_cpus3.commit.loads              3322552                       # Number of loads committed
system.switch_cpus3.commit.membars               3683                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           5413256                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               576                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         32181190                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       663300                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu     31721404     88.64%     88.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       161983      0.45%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc           73      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.09% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead      3322552      9.28%     98.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite       582160      1.63%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total     35788172                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15301                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            65368161                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           82441420                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 130607                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            39452102                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts           35626223                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             35788009                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.713245                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.713245                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.402042                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.402042                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        46223331                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       26844296                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              448                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             352                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads        124024529                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        24040650                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads       48977304                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          8277                       # number of misc regfile writes
system.switch_cpus4.branchPred.lookups        6972426                       # Number of BP lookups
system.switch_cpus4.branchPred.condPredicted      5024245                       # Number of conditional branches predicted
system.switch_cpus4.branchPred.condIncorrect       228756                       # Number of conditional branches incorrect
system.switch_cpus4.branchPred.BTBLookups      2663685                       # Number of BTB lookups
system.switch_cpus4.branchPred.BTBHits        2623150                       # Number of BTB hits
system.switch_cpus4.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.branchPred.BTBHitPct    98.478236                       # BTB Hit Percentage
system.switch_cpus4.branchPred.usedRAS         932795                       # Number of times the RAS was used to get a target.
system.switch_cpus4.branchPred.RASInCorrect         1510                       # Number of incorrect RAS predictions.
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb           46                       # Number of times complete TLB was flushed
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits             3945503                       # DTB read hits
system.switch_cpus4.dtb.read_misses              2273                       # DTB read misses
system.switch_cpus4.dtb.write_hits             541529                       # DTB write hits
system.switch_cpus4.dtb.write_misses              245                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries             548                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults            40                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults               14                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses         3947776                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses         541774                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                  4487032                       # DTB hits
system.switch_cpus4.dtb.misses                   2518                       # DTB misses
system.switch_cpus4.dtb.accesses              4489550                       # DTB accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus4.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus4.itb.inst_hits            14007884                       # ITB inst hits
system.switch_cpus4.itb.inst_misses               344                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries             254                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults              122                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses        14008228                       # ITB inst accesses
system.switch_cpus4.itb.hits                 14007884                       # DTB hits
system.switch_cpus4.itb.misses                    344                       # DTB misses
system.switch_cpus4.itb.accesses             14008228                       # DTB accesses
system.switch_cpus4.numCycles                25064405                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.fetch.icacheStallCycles       288299                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              47617542                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            6972426                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      3555945                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             24485429                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         459612                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.TlbCycles              5291                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus4.fetch.MiscStallCycles         1081                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.PendingTrapStallCycles         5070                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.PendingQuiesceStallCycles        11135                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles          638                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines         14007722                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes         1309                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.ItlbSquashes             94                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     25026749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     1.907875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.032116                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         1477722      5.90%      5.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1        10155871     40.58%     46.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2587436     10.34%     56.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3        10805720     43.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     25026749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.278180                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               1.899807                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2643733                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      4749708                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         14499694                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles      2905446                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        228167                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       954793                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1703                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      42707247                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts       728459                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        228167                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         4748901                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1105235                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       214506                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         15276942                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      3452997                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      41596453                       # Number of instructions processed by rename
system.switch_cpus4.rename.SquashedInsts       550280                       # Number of squashed instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents       917980                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents       1303633                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LQFullEvents          7976                       # Number of times rename has blocked due to LQ full
system.switch_cpus4.rename.SQFullEvents         14111                       # Number of times rename has blocked due to SQ full
system.switch_cpus4.rename.RenamedOperands     56440299                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    191703179                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     55528785                       # Number of integer rename lookups
system.switch_cpus4.rename.fp_rename_lookups          275                       # Number of floating rename lookups
system.switch_cpus4.rename.CommittedMaps     48780157                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         7660102                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         6137                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         4681                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          5714050                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      4344130                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       577595                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       674826                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        17219                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          41157140                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         8612                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         37516786                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       314306                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      5381219                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     17616873                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          921                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     25026749                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     1.499067                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     0.847059                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      3709840     14.82%     14.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      7248038     28.96%     43.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11947154     47.74%     91.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      2112428      8.44%     99.96% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4         9289      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     25026749                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu        9697270     91.97%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             1      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     91.97% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        797545      7.56%     99.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        49310      0.47%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            2      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     32823389     87.49%     87.49% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       161735      0.43%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           39      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     87.92% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      3985723     10.62%     98.54% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       545898      1.46%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      37516786                       # Type of FU issued
system.switch_cpus4.iq.rate                  1.496815                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt           10544126                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.281051                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    110917716                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     46546798                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     37334939                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads         1035                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes          386                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses          288                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      48060230                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses            680                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       754344                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1009889                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        38955                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         1670                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked         1019                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        228167                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         817002                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         4408                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     41166103                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      4344130                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       577595                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         4678                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1437                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1037                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       163166                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       104167                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       267333                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     37405628                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      3948604                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       108639                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  351                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             4491535                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         5616045                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            542931                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            1.492380                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              37340235                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             37335227                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         30460929                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         76455218                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              1.489572                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.398415                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitSquashedInsts      5040424                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         7691                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       227117                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     24294740                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     1.471574                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.199291                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      4839720     19.92%     19.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      8819371     36.30%     56.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      7493538     30.84%     87.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      1568901      6.46%     93.52% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       940165      3.87%     97.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       474751      1.95%     99.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        17152      0.07%     99.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       128102      0.53%     99.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        13040      0.05%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     24294740                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     35651662                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      35751511                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               3872881                       # Number of memory references committed
system.switch_cpus4.commit.loads              3334241                       # Number of loads committed
system.switch_cpus4.commit.membars               3258                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           5427809                       # Number of branches committed
system.switch_cpus4.commit.fp_insts               288                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         32122371                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       659472                       # Number of function calls committed.
system.switch_cpus4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntAlu     31716898     88.71%     88.71% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntMult       161693      0.45%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IntDiv            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatAdd            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCmp            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatCvt            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatMult            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatDiv            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::FloatSqrt            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAdd            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAddAcc            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdAlu            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCmp            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdCvt            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMisc            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMult            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdMultAcc            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShift            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdShiftAcc            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdSqrt            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAdd            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatAlu            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCmp            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatCvt            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatDiv            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMisc           39      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMult            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.17% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemRead      3334241      9.33%     98.49% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::MemWrite       538640      1.51%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus4.commit.op_class_0::total     35751511                       # Class of committed instruction
system.switch_cpus4.commit.bw_lim_events        13040                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            65066193                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           82315856                       # The number of ROB writes
system.switch_cpus4.timesIdled                    887                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                  37656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.quiesceCycles            39797936                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus4.committedInsts           35651544                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             35751393                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.cpi                      0.703038                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                0.703038                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      1.422397                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                1.422397                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        46088816                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       26807539                       # number of integer regfile writes
system.switch_cpus4.fp_regfile_reads              208                       # number of floating regfile reads
system.switch_cpus4.fp_regfile_writes             288                       # number of floating regfile writes
system.switch_cpus4.cc_regfile_reads        123895615                       # number of cc regfile reads
system.switch_cpus4.cc_regfile_writes        24124864                       # number of cc regfile writes
system.switch_cpus4.misc_regfile_reads       48763357                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          6237                       # number of misc regfile writes
system.switch_cpus5.branchPred.lookups        7500810                       # Number of BP lookups
system.switch_cpus5.branchPred.condPredicted      5369226                       # Number of conditional branches predicted
system.switch_cpus5.branchPred.condIncorrect       288206                       # Number of conditional branches incorrect
system.switch_cpus5.branchPred.BTBLookups      3614375                       # Number of BTB lookups
system.switch_cpus5.branchPred.BTBHits        2804025                       # Number of BTB hits
system.switch_cpus5.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.branchPred.BTBHitPct    77.579803                       # BTB Hit Percentage
system.switch_cpus5.branchPred.usedRAS        1030183                       # Number of times the RAS was used to get a target.
system.switch_cpus5.branchPred.RASInCorrect         3642                       # Number of incorrect RAS predictions.
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits             4433235                       # DTB read hits
system.switch_cpus5.dtb.read_misses             10001                       # DTB read misses
system.switch_cpus5.dtb.write_hits            1276456                       # DTB write hits
system.switch_cpus5.dtb.write_misses             2250                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries            3288                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults               28                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults           440                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults              541                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses         4443236                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses        1278706                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                  5709691                       # DTB hits
system.switch_cpus5.dtb.misses                  12251                       # DTB misses
system.switch_cpus5.dtb.accesses              5721942                       # DTB accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb            3                       # Number of times complete TLB was flushed
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.switch_cpus5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus5.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus5.itb.inst_hits            14951583                       # ITB inst hits
system.switch_cpus5.itb.inst_misses              2221                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries            1739                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults              514                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses        14953804                       # ITB inst accesses
system.switch_cpus5.itb.hits                 14951583                       # DTB hits
system.switch_cpus5.itb.misses                   2221                       # DTB misses
system.switch_cpus5.itb.accesses             14953804                       # DTB accesses
system.switch_cpus5.numCycles                29943736                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.fetch.icacheStallCycles      1325277                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              50555972                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            7500810                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      3834208                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27811488                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         602816                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.TlbCycles             41526                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus5.fetch.MiscStallCycles         5867                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.PendingTrapStallCycles        13710                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.PendingQuiesceStallCycles        58724                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles         5382                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         14950599                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        19007                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.ItlbSquashes            695                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     29563382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     1.755821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.128626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         4227670     14.30%     14.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1        10636565     35.98%     50.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2826004      9.56%     59.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3        11873143     40.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     29563382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.250497                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               1.688366                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         3664229                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6959467                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         15540901                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles      3120980                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        277804                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1005457                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        24149                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      45908497                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts       967214                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        277804                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         6036995                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1519328                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1301194                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         16262956                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      4165104                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      44601721                       # Number of instructions processed by rename
system.switch_cpus5.rename.SquashedInsts       607109                       # Number of squashed instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents      1033890                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents       1309455                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LQFullEvents         10708                       # Number of times rename has blocked due to LQ full
system.switch_cpus5.rename.SQFullEvents        569739                       # Number of times rename has blocked due to SQ full
system.switch_cpus5.rename.RenamedOperands     58921470                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    205921746                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     59372967                       # Number of integer rename lookups
system.switch_cpus5.rename.fp_rename_lookups         5910                       # Number of floating rename lookups
system.switch_cpus5.rename.CommittedMaps     50631777                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         8289634                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        55257                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        45391                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          6208291                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      4853749                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      1363115                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       689299                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        97673                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          44028429                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        77758                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         40295472                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       345885                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      5867394                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     18813028                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         8522                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     29563382                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     1.363020                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     0.917690                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      6558540     22.18%     22.18% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      8131075     27.50%     49.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12511895     42.32%     92.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      2306893      7.80%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        54967      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5           12      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     29563382                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu        9971620     85.89%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             1      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     85.89% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       1105508      9.52%     95.41% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       532708      4.59%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass           71      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     34315078     85.16%     85.16% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       163889      0.41%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            1      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift           28      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            1      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          558      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.57% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      4509149     11.19%     96.76% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      1306696      3.24%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      40295472                       # Type of FU issued
system.switch_cpus5.iq.rate                  1.345706                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt           11609837                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.288118                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    122092393                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     49969031                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     39966851                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads        17654                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes         6324                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses         5516                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      51893536                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses          11702                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       658378                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1121058                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          230                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1788                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        97110                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         7645                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked        59732                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        277804                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         900754                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         9821                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     44114054                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      4853749                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      1363115                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        43624                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1902                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         5364                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1788                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       177286                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       131249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       308535                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     40115618                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      4441488                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       167619                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                 7867                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             5733044                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         5891377                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           1291556                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            1.339700                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              39989871                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             39972367                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         31431450                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         78101811                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              1.334916                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.402442                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitSquashedInsts      5488581                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        69236                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       264602                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     28745602                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     1.328522                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.240506                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      7974519     27.74%     27.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      9606527     33.42%     61.16% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      7754281     26.98%     88.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      1702448      5.92%     94.06% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      1015121      3.53%     97.59% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       479794      1.67%     99.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        51041      0.18%     99.44% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        93949      0.33%     99.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        67922      0.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     28745602                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     37165990                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      38189152                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               4998695                       # Number of memory references committed
system.switch_cpus5.commit.loads              3732690                       # Number of loads committed
system.switch_cpus5.commit.membars              25086                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           5665602                       # Number of branches committed
system.switch_cpus5.commit.fp_insts              5488                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         34425720                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       714768                       # Number of function calls committed.
system.switch_cpus5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntAlu     33026313     86.48%     86.48% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntMult       163586      0.43%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IntDiv            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatAdd            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCmp            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatCvt            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatMult            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatDiv            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::FloatSqrt            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAdd            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAddAcc            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdAlu            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCmp            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdCvt            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMisc            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMult            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdMultAcc            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShift            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdShiftAcc            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdSqrt            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAdd            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatAlu            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCmp            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatCvt            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatDiv            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMisc          558      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMult            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.91% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemRead      3732690      9.77%     96.68% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::MemWrite      1266005      3.32%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus5.commit.op_class_0::total     38189152                       # Class of committed instruction
system.switch_cpus5.commit.bw_lim_events        67922                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            72263481                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           88173244                       # The number of ROB writes
system.switch_cpus5.timesIdled                  10202                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 380354                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.quiesceCycles            34918605                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus5.committedInsts           37160193                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             38183355                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.cpi                      0.805801                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                0.805801                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      1.241001                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                1.241001                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        49509569                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       28449765                       # number of integer regfile writes
system.switch_cpus5.fp_regfile_reads             5733                       # number of floating regfile reads
system.switch_cpus5.fp_regfile_writes             528                       # number of floating regfile writes
system.switch_cpus5.cc_regfile_reads        133253801                       # number of cc regfile reads
system.switch_cpus5.cc_regfile_writes        24505257                       # number of cc regfile writes
system.switch_cpus5.misc_regfile_reads       57230087                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         58208                       # number of misc regfile writes
system.switch_cpus6.branchPred.lookups        8302940                       # Number of BP lookups
system.switch_cpus6.branchPred.condPredicted      5875137                       # Number of conditional branches predicted
system.switch_cpus6.branchPred.condIncorrect       305615                       # Number of conditional branches incorrect
system.switch_cpus6.branchPred.BTBLookups      3401745                       # Number of BTB lookups
system.switch_cpus6.branchPred.BTBHits        3143727                       # Number of BTB hits
system.switch_cpus6.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.branchPred.BTBHitPct    92.415128                       # BTB Hit Percentage
system.switch_cpus6.branchPred.usedRAS        1152371                       # Number of times the RAS was used to get a target.
system.switch_cpus6.branchPred.RASInCorrect         4102                       # Number of incorrect RAS predictions.
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits             5397560                       # DTB read hits
system.switch_cpus6.dtb.read_misses             16390                       # DTB read misses
system.switch_cpus6.dtb.write_hits            2172831                       # DTB write hits
system.switch_cpus6.dtb.write_misses             4309                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries            6566                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                7                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults          1145                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults              904                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses         5413950                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses        2177140                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                  7570391                       # DTB hits
system.switch_cpus6.dtb.misses                  20699                       # DTB misses
system.switch_cpus6.dtb.accesses              7591090                       # DTB accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus6.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus6.itb.inst_hits            16515634                       # ITB inst hits
system.switch_cpus6.itb.inst_misses              4870                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries            2909                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults              854                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses        16520504                       # ITB inst accesses
system.switch_cpus6.itb.hits                 16515634                       # DTB hits
system.switch_cpus6.itb.misses                   4870                       # DTB misses
system.switch_cpus6.itb.accesses             16520504                       # DTB accesses
system.switch_cpus6.numCycles                35066252                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.fetch.icacheStallCycles      1944620                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              55190365                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            8302940                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      4296098                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             32139190                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         681156                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.TlbCycles             59509                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus6.fetch.MiscStallCycles         6746                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.PendingTrapStallCycles        58388                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.PendingQuiesceStallCycles       170356                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles         5376                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines         16514347                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        25728                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.ItlbSquashes            837                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     34724763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     1.662676                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.170469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         6637468     19.11%     19.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1        11706373     33.71%     52.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3113093      8.97%     61.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3        13267829     38.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     34724763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.236779                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               1.573888                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         4330434                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      9456212                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         17203389                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles      3424026                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        310697                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1175170                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        30399                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      50791379                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts      1036014                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        310697                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         6945765                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1602858                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3055907                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         17982617                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles      4826914                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      49329042                       # Number of instructions processed by rename
system.switch_cpus6.rename.SquashedInsts       616259                       # Number of squashed instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents      1087097                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents       1319488                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LQFullEvents         14462                       # Number of times rename has blocked due to LQ full
system.switch_cpus6.rename.SQFullEvents        990954                       # Number of times rename has blocked due to SQ full
system.switch_cpus6.rename.RenamedOperands     63639757                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    228220969                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     64711523                       # Number of integer rename lookups
system.switch_cpus6.rename.fp_rename_lookups         4352                       # Number of floating rename lookups
system.switch_cpus6.rename.CommittedMaps     55148767                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         8490937                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts       145700                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts       118911                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          6898017                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      5828613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      2310266                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       864925                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       362941                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          48606916                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded       209138                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         44948080                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       358860                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      6081191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     19338376                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved        18918                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     34724763                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     1.294410                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     0.953598                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      9051630     26.07%     26.07% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      9417636     27.12%     53.19% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13346702     38.44%     91.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      2798142      8.06%     99.68% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       110651      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5            2      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     34724763                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu       10256744     81.51%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             4      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     81.51% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       1430780     11.37%     92.88% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       896032      7.12%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass          192      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     37051840     82.43%     82.43% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       165912      0.37%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          609      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.80% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      5498614     12.23%     95.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      2230913      4.96%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      44948080                       # Type of FU issued
system.switch_cpus6.iq.rate                  1.281805                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt           12583560                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.279958                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    137546131                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     54894040                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     44546808                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads        17211                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes         6640                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses         4736                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      57520314                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses          11134                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       760909                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1162439                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          531                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3442                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       150431                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        11506                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked       100237                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        310697                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         954258                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        20204                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     48826392                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      5828613                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      2310266                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts       115771                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          3699                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents        11448                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3442                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       181803                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       139566                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       321369                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     44740550                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      5418035                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       186898                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                10338                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             7625158                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         6517287                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           2207123                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            1.275886                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              44584206                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             44551544                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         33678015                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         81715028                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              1.270496                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.412140                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitSquashedInsts      5698087                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls       190220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       275734                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     33856409                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     1.260444                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.320236                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     11003825     32.50%     32.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     10906646     32.21%     64.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8046292     23.77%     88.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      1808330      5.34%     93.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      1086769      3.21%     97.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       596133      1.76%     98.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        90687      0.27%     99.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       163791      0.48%     99.55% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       153936      0.45%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     33856409                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     40686340                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      42674108                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               6826009                       # Number of memory references committed
system.switch_cpus6.commit.loads              4666174                       # Number of loads committed
system.switch_cpus6.commit.membars              71580                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           6275734                       # Number of branches committed
system.switch_cpus6.commit.fp_insts              4736                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         38366846                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       786274                       # Number of function calls committed.
system.switch_cpus6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntAlu     35681825     83.61%     83.61% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntMult       165665      0.39%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IntDiv            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatAdd            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCmp            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatCvt            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatMult            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatDiv            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::FloatSqrt            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAdd            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAddAcc            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdAlu            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCmp            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdCvt            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMisc            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMult            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdMultAcc            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShift            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdShiftAcc            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdSqrt            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAdd            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatAlu            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCmp            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatCvt            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatDiv            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMisc          609      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMult            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemRead      4666174     10.93%     94.94% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::MemWrite      2159835      5.06%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus6.commit.op_class_0::total     42674108                       # Class of committed instruction
system.switch_cpus6.commit.bw_lim_events       153936                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            81822058                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           97612346                       # The number of ROB writes
system.switch_cpus6.timesIdled                  12160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 341489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.quiesceCycles            29796089                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus6.committedInsts           40679105                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             42666873                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.cpi                      0.862021                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                0.862021                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      1.160064                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                1.160064                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        54559641                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       31380513                       # number of integer regfile writes
system.switch_cpus6.fp_regfile_reads             3360                       # number of floating regfile reads
system.switch_cpus6.fp_regfile_writes            1904                       # number of floating regfile writes
system.switch_cpus6.cc_regfile_reads        150128970                       # number of cc regfile reads
system.switch_cpus6.cc_regfile_writes        26071404                       # number of cc regfile writes
system.switch_cpus6.misc_regfile_reads       68823877                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes        160092                       # number of misc regfile writes
system.switch_cpus7.branchPred.lookups        7631068                       # Number of BP lookups
system.switch_cpus7.branchPred.condPredicted      5448354                       # Number of conditional branches predicted
system.switch_cpus7.branchPred.condIncorrect       262535                       # Number of conditional branches incorrect
system.switch_cpus7.branchPred.BTBLookups      3029105                       # Number of BTB lookups
system.switch_cpus7.branchPred.BTBHits        2885261                       # Number of BTB hits
system.switch_cpus7.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.branchPred.BTBHitPct    95.251271                       # BTB Hit Percentage
system.switch_cpus7.branchPred.usedRAS        1045865                       # Number of times the RAS was used to get a target.
system.switch_cpus7.branchPred.RASInCorrect         2509                       # Number of incorrect RAS predictions.
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits             4500923                       # DTB read hits
system.switch_cpus7.dtb.read_misses              9327                       # DTB read misses
system.switch_cpus7.dtb.write_hits            1039209                       # DTB write hits
system.switch_cpus7.dtb.write_misses             1711                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries            3625                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                9                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults           268                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults              209                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses         4510250                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses        1040920                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                  5540132                       # DTB hits
system.switch_cpus7.dtb.misses                  11038                       # DTB misses
system.switch_cpus7.dtb.accesses              5551170                       # DTB accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus7.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus7.itb.inst_hits            15200274                       # ITB inst hits
system.switch_cpus7.itb.inst_misses              3413                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                 159                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva            2463                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries            1763                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults              508                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses        15203687                       # ITB inst accesses
system.switch_cpus7.itb.hits                 15200274                       # DTB hits
system.switch_cpus7.itb.misses                   3413                       # DTB misses
system.switch_cpus7.itb.accesses             15203687                       # DTB accesses
system.switch_cpus7.numCycles                29454673                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.fetch.icacheStallCycles       896882                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              51176550                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            7631068                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      3931126                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27835551                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         560766                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.TlbCycles             36996                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus7.fetch.MiscStallCycles         3658                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus7.fetch.PendingTrapStallCycles        44138                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.PendingQuiesceStallCycles       123626                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus7.fetch.IcacheWaitRetryStallCycles         3678                       # Number of stall cycles due to full MSHR
system.switch_cpus7.fetch.CacheLines         15199621                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        10413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.ItlbSquashes            461                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     29224912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     1.782538                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.108943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         3655409     12.51%     12.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1        10872180     37.20%     49.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2869631      9.82%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3        11827692     40.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     29224912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.259078                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               1.737468                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         3340859                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6860991                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         15641202                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles      3114226                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        267629                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1062377                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        12921                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      46131686                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts       861586                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        267629                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         5666351                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1315015                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1823184                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         16402897                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      3749831                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      44843289                       # Number of instructions processed by rename
system.switch_cpus7.rename.SquashedInsts       580113                       # Number of squashed instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents       964041                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents       1313939                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LQFullEvents         10768                       # Number of times rename has blocked due to LQ full
system.switch_cpus7.rename.SQFullEvents        116034                       # Number of times rename has blocked due to SQ full
system.switch_cpus7.rename.RenamedOperands     59599768                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    206703290                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     59151592                       # Number of integer rename lookups
system.switch_cpus7.rename.fp_rename_lookups         3198                       # Number of floating rename lookups
system.switch_cpus7.rename.CommittedMaps     51541399                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         8058324                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        83767                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        67262                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          6208994                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      4939599                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1120746                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       768211                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       118406                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          44243803                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded       124297                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         40595276                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       336346                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      5713477                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     18387430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         9279                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     29224912                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     1.389064                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     0.911772                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      6121546     20.95%     20.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      8115898     27.77%     48.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12531506     42.88%     91.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      2407483      8.24%     99.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        48478      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     29224912                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu        9994617     88.22%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             1      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     88.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       1036533      9.15%     97.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       298318      2.63%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass           66      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     34789929     85.70%     85.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       163449      0.40%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          341      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     86.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      4573293     11.27%     97.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1068198      2.63%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      40595276                       # Type of FU issued
system.switch_cpus7.iq.rate                  1.378229                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt           11329469                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.279083                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    122067206                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     50077349                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     40335706                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads        14071                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes         5394                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses         3472                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      51915606                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses           9073                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       744369                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1078523                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          209                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1170                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        91186                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         6048                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked         8701                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        267629                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         870341                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11221                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     44376231                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      4939599                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1120746                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        66596                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          2685                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         3879                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1170                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       172270                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       120998                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       293268                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     40441028                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      4516757                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       143214                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                 8131                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             5572805                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         6054697                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1056048                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            1.372992                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              40357849                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             40339178                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         31934330                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         78793338                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              1.369534                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.405292                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitSquashedInsts      5351273                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls       115018                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       249781                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     28427436                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     1.358264                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.269103                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      7598071     26.73%     26.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      9650045     33.95%     60.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      7717433     27.15%     87.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      1668933      5.87%     93.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      1006657      3.54%     97.23% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       518480      1.82%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        50890      0.18%     99.24% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       139528      0.49%     99.73% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        77399      0.27%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     28427436                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     37949371                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      38611966                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               4890625                       # Number of memory references committed
system.switch_cpus7.commit.loads              3861067                       # Number of loads committed
system.switch_cpus7.commit.membars              47645                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           5837404                       # Number of branches committed
system.switch_cpus7.commit.fp_insts              3472                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         34652840                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       725464                       # Number of function calls committed.
system.switch_cpus7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntAlu     33557599     86.91%     86.91% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntMult       163401      0.42%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IntDiv            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatAdd            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCmp            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatCvt            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatMult            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatDiv            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::FloatSqrt            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAdd            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAddAcc            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdAlu            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCmp            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdCvt            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMisc            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMult            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdMultAcc            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShift            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdShiftAcc            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdSqrt            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAdd            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatAlu            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCmp            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatCvt            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatDiv            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMisc          341      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMult            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemRead      3861067     10.00%     97.33% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::MemWrite      1029558      2.67%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus7.commit.op_class_0::total     38611966                       # Class of committed instruction
system.switch_cpus7.commit.bw_lim_events        77399                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            72178224                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           88723872                       # The number of ROB writes
system.switch_cpus7.timesIdled                   5834                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 229761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.quiesceCycles            35407668                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus7.committedInsts           37943443                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             38606038                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.cpi                      0.776278                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                0.776278                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      1.288198                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                1.288198                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        49403138                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       28729359                       # number of integer regfile writes
system.switch_cpus7.fp_regfile_reads             2244                       # number of floating regfile reads
system.switch_cpus7.fp_regfile_writes            2144                       # number of floating regfile writes
system.switch_cpus7.cc_regfile_reads        134695422                       # number of cc regfile reads
system.switch_cpus7.cc_regfile_writes        25030770                       # number of cc regfile writes
system.switch_cpus7.misc_regfile_reads       57210540                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         96453                       # number of misc regfile writes
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     3                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                      12288                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            3                       # Number of DMA write transactions.
system.l2.prefetcher.prefetcher.num_hwpf_identified      7013174                       # number of hwpf identified
system.l2.prefetcher.prefetcher.num_hwpf_already_in_mshr       329353                       # number of hwpf that were already in mshr
system.l2.prefetcher.prefetcher.num_hwpf_already_in_cache      6192049                       # number of hwpf that were already in the cache
system.l2.prefetcher.prefetcher.num_hwpf_already_in_prefetcher       105597                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit        15450                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.prefetcher.num_hwpf_issued       370725                       # number of hwpf issued
system.l2.prefetcher.prefetcher.num_hwpf_span_page       512562                       # number of hwpf spanning a virtual page
system.l2.prefetcher.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.tags.replacements                    312595                       # number of replacements
system.l2.tags.tagsinuse                 30847.990564                       # Cycle average of tags in use
system.l2.tags.total_refs                     1347138                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    345362                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.900655                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              3216750372000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    12191.476482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker     9.508087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     4.611972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    82.285815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   231.070396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker     3.947299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     1.300877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   124.295657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   234.590602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     3.825295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     0.436847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   495.201500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1600.455008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     4.028183                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     1.272621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    51.357443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   168.534212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     2.928355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.itb.walker     1.460325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst    13.199010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   128.868599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker     7.528346                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.itb.walker     6.686998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   176.768246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   505.967889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.dtb.walker     2.925942                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.itb.walker     0.648271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   184.946840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   443.129257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.dtb.walker     2.364008                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.itb.walker     0.776771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   112.573710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data   206.380035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher 13839.734435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst         0.607734                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.374747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.116280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.387551                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         1.030303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.data         0.388613                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.372054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000141                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.007052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000120                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.003793                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.007159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000117                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.015112                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.048842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.001567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.005143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.itb.walker     0.000045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.000403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.003933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000230                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.itb.walker     0.000204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.005395                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.015441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.dtb.walker     0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.itb.walker     0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.005644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.013523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.dtb.walker     0.000072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.itb.walker     0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.003435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.006298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.422355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.data        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.941406                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         24836                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023            59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7872                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          707                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         6899                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3        16408                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4          739                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1058                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.757935                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.001801                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.240234                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13517764                       # Number of tag accesses
system.l2.tags.data_accesses                 13517764                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.dtb.walker         8505                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker         3239                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.inst        22050                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        16209                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker         6525                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker         2055                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        42892                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        23848                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker        33009                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker         6612                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       329725                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       130004                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker         4087                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker          508                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         7528                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        13648                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.dtb.walker         3575                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.itb.walker          354                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst         4134                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        12415                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.dtb.walker        11439                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.itb.walker         3410                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst        74179                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        35484                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.dtb.walker        13152                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.itb.walker         4224                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst       117230                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        63824                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.dtb.walker         7004                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.itb.walker         2182                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst        43884                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        27738                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1074672                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           293537                       # number of Writeback hits
system.l2.Writeback_hits::total                293537                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          213                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          125                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          191                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data          277                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data          642                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data          322                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1810                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data           42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           42                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data          106                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data           46                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                305                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        37623                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         7894                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        45659                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         2153                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          388                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data        21648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data        42338                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data         5012                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                162715                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker         8505                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker         3239                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst        22050                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        53832                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker         6525                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker         2055                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        42892                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31742                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker        33009                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker         6612                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       329725                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       175663                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker         4087                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker          508                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         7528                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        15801                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.dtb.walker         3575                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.itb.walker          354                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         4134                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        12803                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.dtb.walker        11439                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.itb.walker         3410                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst        74179                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        57132                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.dtb.walker        13152                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.itb.walker         4224                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst       117230                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       106162                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.dtb.walker         7004                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.itb.walker         2182                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst        43884                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        32750                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1237387                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker         8505                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker         3239                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst        22050                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        53832                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker         6525                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker         2055                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        42892                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31742                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker        33009                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker         6612                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       329725                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       175663                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker         4087                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker          508                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         7528                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        15801                       # number of overall hits
system.l2.overall_hits::switch_cpus4.dtb.walker         3575                       # number of overall hits
system.l2.overall_hits::switch_cpus4.itb.walker          354                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         4134                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        12803                       # number of overall hits
system.l2.overall_hits::switch_cpus5.dtb.walker        11439                       # number of overall hits
system.l2.overall_hits::switch_cpus5.itb.walker         3410                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst        74179                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        57132                       # number of overall hits
system.l2.overall_hits::switch_cpus6.dtb.walker        13152                       # number of overall hits
system.l2.overall_hits::switch_cpus6.itb.walker         4224                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst       117230                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       106162                       # number of overall hits
system.l2.overall_hits::switch_cpus7.dtb.walker         7004                       # number of overall hits
system.l2.overall_hits::switch_cpus7.itb.walker         2182                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst        43884                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        32750                       # number of overall hits
system.l2.overall_hits::total                 1237387                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker          171                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker           47                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.inst          949                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2829                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker          110                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker           51                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         2103                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3724                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker          160                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker           49                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         7646                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        18225                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker           69                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          955                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2692                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.dtb.walker           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.itb.walker           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst          241                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1811                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.dtb.walker          221                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.itb.walker          173                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst         3121                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         7720                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.dtb.walker          106                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.itb.walker           82                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst         2528                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         6586                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.dtb.walker           70                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.itb.walker           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst         1552                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         2676                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.inst                 5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 66806                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          587                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1300                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         2855                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          104                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data           75                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data          519                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data         2349                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         1786                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9575                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           27                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data           85                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              432                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         3044                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          917                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2734                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          387                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data          211                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data         2045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         3706                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data         1151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu0.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14199                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker          171                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker           47                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst          949                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5873                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker          110                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2103                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4641                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker          160                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker           49                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         7646                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        20959                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker           69                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          955                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3079                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.dtb.walker           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.itb.walker           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst          241                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         2022                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.dtb.walker          221                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.itb.walker          173                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst         3121                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         9765                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.dtb.walker          106                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.itb.walker           82                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         2528                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        10292                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.dtb.walker           70                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.itb.walker           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst         1552                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         3827                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::total                  81005                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker          171                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker           47                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst          949                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5873                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker          110                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker           51                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2103                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4641                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker          160                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker           49                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         7646                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        20959                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker           69                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker           26                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          955                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3079                       # number of overall misses
system.l2.overall_misses::switch_cpus4.dtb.walker           45                       # number of overall misses
system.l2.overall_misses::switch_cpus4.itb.walker           11                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst          241                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         2022                       # number of overall misses
system.l2.overall_misses::switch_cpus5.dtb.walker          221                       # number of overall misses
system.l2.overall_misses::switch_cpus5.itb.walker          173                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst         3121                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         9765                       # number of overall misses
system.l2.overall_misses::switch_cpus6.dtb.walker          106                       # number of overall misses
system.l2.overall_misses::switch_cpus6.itb.walker           82                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         2528                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        10292                       # number of overall misses
system.l2.overall_misses::switch_cpus7.dtb.walker           70                       # number of overall misses
system.l2.overall_misses::switch_cpus7.itb.walker           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst         1552                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         3827                       # number of overall misses
system.l2.overall_misses::cpu0.inst                 5                       # number of overall misses
system.l2.overall_misses::cpu0.data                 4                       # number of overall misses
system.l2.overall_misses::cpu6.inst                 1                       # number of overall misses
system.l2.overall_misses::cpu6.data                 4                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 4                       # number of overall misses
system.l2.overall_misses::cpu7.data                 3                       # number of overall misses
system.l2.overall_misses::total                 81005                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker     15600744                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker      4612747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.inst     94310954                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    274249695                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker      9339497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker      4800499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    178602700                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    342453410                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker     12982750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker      3822250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    595963717                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1433340958                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker      6941749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker      2125250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     88686229                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    251576482                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.dtb.walker      3715250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.itb.walker       974750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst     25053240                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    164191485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.dtb.walker     19218500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.itb.walker     14831250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst    249007468                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    668651725                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.dtb.walker      8434749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.itb.walker      6399999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst    216765179                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    582272845                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.dtb.walker      6342745                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.itb.walker      4410493                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst    142533909                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    245097929                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5677311147                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       387996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1401933                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      1746890                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       423488                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus4.data       164992                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus5.data       846454                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus6.data      5317721                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus7.data      3947790                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     14237264                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       425476                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       103495                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data       381482                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        80498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus4.data        78499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus5.data       191488                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus6.data       495469                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus7.data       633966                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2390373                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    330440407                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     76950124                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    149440733                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     36310729                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data     20217740                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus5.data    136993947                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus6.data    240707939                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data     63830862                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1054892481                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker     15600744                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker      4612747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     94310954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    604690102                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker      9339497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker      4800499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    178602700                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    419403534                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker     12982750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker      3822250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    595963717                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1582781691                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker      6941749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker      2125250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     88686229                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    287887211                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.dtb.walker      3715250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.itb.walker       974750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst     25053240                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    184409225                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.dtb.walker     19218500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.itb.walker     14831250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst    249007468                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    805645672                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.dtb.walker      8434749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.itb.walker      6399999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst    216765179                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    822980784                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.dtb.walker      6342745                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.itb.walker      4410493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst    142533909                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    308928791                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6732203628                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker     15600744                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker      4612747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     94310954                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    604690102                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker      9339497                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker      4800499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    178602700                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    419403534                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker     12982750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker      3822250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    595963717                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1582781691                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker      6941749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker      2125250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     88686229                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    287887211                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.dtb.walker      3715250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.itb.walker       974750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst     25053240                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    184409225                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.dtb.walker     19218500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.itb.walker     14831250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst    249007468                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    805645672                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.dtb.walker      8434749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.itb.walker      6399999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst    216765179                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    822980784                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.dtb.walker      6342745                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.itb.walker      4410493                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst    142533909                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    308928791                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6732203628                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker         8676                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker         3286                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.inst        22999                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        19038                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker         6635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker         2106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        44995                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        27572                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker        33169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker         6661                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       337371                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       148229                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker         4156                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker          534                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         8483                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        16340                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.dtb.walker         3620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.itb.walker          365                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst         4375                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        14226                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.dtb.walker        11660                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.itb.walker         3583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst        77300                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        43204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.dtb.walker        13258                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.itb.walker         4306                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst       119758                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        70410                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.dtb.walker         7074                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.itb.walker         2222                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst        45436                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        30414                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.inst               5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst               1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data               3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst               4                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data               2                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1141478                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       293537                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            293537                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          800                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1425                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         3046                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          130                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data          796                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data         2991                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         2108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11385                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          113                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           57                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          107                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          230                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            737                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        40667                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         8811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        48393                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         2540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data        23693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data        46044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data         6163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            176914                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker         8676                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker         3286                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst        22999                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        59705                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker         6635                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker         2106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        44995                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        36383                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker        33169                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker         6661                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       337371                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       196622                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker         4156                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker          534                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         8483                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        18880                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.dtb.walker         3620                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.itb.walker          365                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         4375                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        14825                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.dtb.walker        11660                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.itb.walker         3583                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst        77300                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        66897                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.dtb.walker        13258                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.itb.walker         4306                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst       119758                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       116454                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.dtb.walker         7074                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.itb.walker         2222                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst        45436                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        36577                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1318392                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker         8676                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker         3286                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        22999                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        59705                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker         6635                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker         2106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        44995                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        36383                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker        33169                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker         6661                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       337371                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       196622                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker         4156                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker          534                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         8483                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        18880                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.dtb.walker         3620                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.itb.walker          365                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         4375                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        14825                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.dtb.walker        11660                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.itb.walker         3583                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst        77300                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        66897                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.dtb.walker        13258                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.itb.walker         4306                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst       119758                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       116454                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.dtb.walker         7074                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.itb.walker         2222                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst        45436                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        36577                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1318392                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.019710                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.014303                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.041263                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.148598                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.016579                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.024217                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.046739                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.135065                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.004824                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.007356                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.022663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.122952                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.016603                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.048689                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.112578                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.164749                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.dtb.walker     0.012431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.itb.walker     0.030137                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.055086                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.127302                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.dtb.walker     0.018954                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.itb.walker     0.048284                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.040375                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.178687                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.dtb.walker     0.007995                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.itb.walker     0.019043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.021109                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.093538                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.dtb.walker     0.009895                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.itb.walker     0.018002                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.034158                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.087986                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data              1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.058526                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.733750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.912281                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.937295                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.842697                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.652010                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.785356                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.847249                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.841019                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.628319                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.473684                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.607477                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.526316                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.539130                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.648855                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.586160                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.074852                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.104074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.056496                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.152362                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.352254                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.086312                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.080488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.186760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.080259                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.019710                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.014303                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.041263                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.098367                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.016579                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.024217                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.046739                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.127560                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.004824                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.007356                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.022663                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.106595                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.016603                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.048689                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.112578                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.163083                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.dtb.walker     0.012431                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.itb.walker     0.030137                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.055086                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.136391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.dtb.walker     0.018954                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.itb.walker     0.048284                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.040375                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.145971                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.dtb.walker     0.007995                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.itb.walker     0.019043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.021109                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.088378                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.dtb.walker     0.009895                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.itb.walker     0.018002                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.034158                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.104629                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061442                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.019710                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.014303                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.041263                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.098367                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.016579                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.024217                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.046739                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.127560                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.004824                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.007356                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.022663                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.106595                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.016603                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.048689                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.112578                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.163083                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.dtb.walker     0.012431                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.itb.walker     0.030137                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.055086                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.136391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.dtb.walker     0.018954                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.itb.walker     0.048284                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.040375                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.145971                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.dtb.walker     0.007995                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.itb.walker     0.019043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.021109                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.088378                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.dtb.walker     0.009895                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.itb.walker     0.018002                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.034158                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.104629                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061442                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 91232.421053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 98143.553191                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 99379.298209                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 96942.274655                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker 84904.518182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 94127.431373                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 84927.579648                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 91958.488185                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 81142.187500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 78005.102041                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 77944.509155                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 78646.966145                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 100605.057971                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 81740.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 92865.161257                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 93453.373700                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.dtb.walker 82561.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.itb.walker 88613.636364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 103955.352697                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 90663.437327                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.dtb.walker 86961.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.itb.walker 85729.768786                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 79784.513938                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 86612.917746                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.dtb.walker 79573.103774                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.itb.walker 78048.768293                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 85745.719541                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 88410.696174                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.dtb.walker 90610.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.itb.walker 110262.325000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 91838.858892                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 91591.154335                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84982.054711                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data   660.981261                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1078.410000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data   611.870403                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data         4072                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus4.data  2199.893333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus5.data  1630.932563                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus6.data  2263.823329                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus7.data  2210.408735                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1486.920522                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  5992.619718                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  3833.148148                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  5868.953846                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  8049.800000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus4.data  4361.055556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus5.data         5984                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus6.data  3995.717742                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus7.data  7458.423529                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5533.270833                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 108554.667214                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 83915.075245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 54660.107169                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93826.173127                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 95818.672986                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus5.data 66989.705134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus6.data 64950.873988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 55456.874023                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74293.434819                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 91232.421053                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 98143.553191                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 99379.298209                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 102961.025370                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker 84904.518182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 94127.431373                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 84927.579648                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 90369.216548                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 81142.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 78005.102041                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 77944.509155                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 75517.996612                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 100605.057971                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 81740.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 92865.161257                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 93500.230919                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.dtb.walker 82561.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.itb.walker 88613.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 103955.352697                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 91201.397132                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.dtb.walker 86961.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.itb.walker 85729.768786                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 79784.513938                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 82503.397030                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.dtb.walker 79573.103774                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.itb.walker 78048.768293                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 85745.719541                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 79963.154295                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.dtb.walker 90610.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.itb.walker 110262.325000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 91838.858892                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 80723.488633                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83108.494883                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 91232.421053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 98143.553191                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 99379.298209                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 102961.025370                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker 84904.518182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 94127.431373                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 84927.579648                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 90369.216548                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 81142.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 78005.102041                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 77944.509155                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 75517.996612                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 100605.057971                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 81740.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 92865.161257                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 93500.230919                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.dtb.walker 82561.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.itb.walker 88613.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 103955.352697                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 91201.397132                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.dtb.walker 86961.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.itb.walker 85729.768786                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 79784.513938                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 82503.397030                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.dtb.walker 79573.103774                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.itb.walker 78048.768293                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 85745.719541                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 79963.154295                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.dtb.walker 90610.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.itb.walker 110262.325000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 91838.858892                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 80723.488633                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83108.494883                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             177989                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             2746                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7940                       # number of cycles access was blocked
system.l2.blocked::no_targets                      21                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.416751                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   130.761905                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               111324                       # number of writebacks
system.l2.writebacks::total                    111324                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.dtb.walker           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          181                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           49                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          405                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           67                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         2071                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          481                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.dtb.walker            4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          154                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           25                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.dtb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.inst           58                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus4.data           33                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.itb.walker            5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.inst          770                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus5.data          111                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.dtb.walker            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.itb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.inst          592                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus6.data           88                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.dtb.walker            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.itb.walker            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.inst          370                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus7.data           59                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               5559                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data         1966                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data           94                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data          408                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data           34                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus4.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus5.data          299                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus6.data          577                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus7.data           67                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3446                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.dtb.walker           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          181                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         2015                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          405                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          161                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         2071                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          889                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.dtb.walker            4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          154                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.inst           58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus4.data           34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.itb.walker            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.inst          770                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus5.data          410                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.dtb.walker            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.itb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.inst          592                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus6.data          665                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.dtb.walker            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.inst          370                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus7.data          126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                9005                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.dtb.walker           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          181                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         2015                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          405                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          161                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         2071                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          889                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.dtb.walker            4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          154                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.inst           58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus4.data           34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.itb.walker            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.inst          770                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus5.data          410                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.dtb.walker            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.itb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.inst          592                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus6.data          665                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.dtb.walker            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.inst          370                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus7.data          126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               9005                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker          159                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          768                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2780                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker          108                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker           49                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1698                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3657                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker          156                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker           48                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         5575                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        17744                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker           65                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          801                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2667                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.dtb.walker           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.itb.walker           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst          183                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1778                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.dtb.walker          219                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.itb.walker          168                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst         2351                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         7609                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.dtb.walker          103                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.itb.walker           80                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst         1936                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         6498                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.dtb.walker           68                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.itb.walker           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst         1182                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         2617                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            61230                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher       370724                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         370724                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          587                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         1300                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         2855                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          104                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus4.data           75                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus5.data          519                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus6.data         2349                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus7.data         1786                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          9575                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           27                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           65                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus4.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus5.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus6.data          124                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus7.data           85                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          432                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1078                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         2326                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data          210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus5.data         1746                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus6.data         3129                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data         1084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10749                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker          159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          768                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker          108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker          156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker           48                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         5575                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        20070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker           65                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.dtb.walker           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.itb.walker           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst          183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.dtb.walker          219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.itb.walker          168                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst         2351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         9355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.dtb.walker          103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.itb.walker           80                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst         1936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         9627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.dtb.walker           68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.itb.walker           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst         1182                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         3701                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             71979                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker          159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          768                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker          108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker          156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker           48                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         5575                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        20070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker           65                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.dtb.walker           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.itb.walker           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst          183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.dtb.walker          219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.itb.walker          168                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst         2351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         9355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.dtb.walker          103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.itb.walker           80                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst         1936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         9627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.dtb.walker           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.itb.walker           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst         1182                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         3701                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       370724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           442703                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker     13416744                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker      4106997                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     75824971                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    246472449                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker      8263497                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      4279000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    134727485                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    306120172                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker     11385500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker      3374750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    417165245                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1252678231                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker      6092751                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker      1804500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     69018741                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    227162233                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.dtb.walker      3267000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.itb.walker       799750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst     19619994                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    146135491                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.dtb.walker     17179750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.itb.walker     13044250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst    177418501                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    596076987                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.dtb.walker      7447499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.itb.walker      5617249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst    158472969                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    520341876                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.dtb.walker      5610745                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.itb.walker      3989493                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst    102200198                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    217420941                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4776535959                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher  23324213278                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  23324213278                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      4644536                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     10570178                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     18227278                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       953333                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus4.data       717559                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus5.data      3701480                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus6.data     17262675                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus7.data     16329767                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     72406806                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       475065                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       215024                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       495559                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       120006                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus4.data       223513                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus5.data       244528                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus6.data       876616                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus7.data       634076                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3284387                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     85853518                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     64465590                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data     97591747                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     30298259                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data     18214754                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus5.data     89102280                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus6.data    161995236                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data     49210612                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    596731996                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker     13416744                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker      4106997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     75824971                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    332325967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker      8263497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      4279000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    134727485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    370585762                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker     11385500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker      3374750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    417165245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1350269978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker      6092751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker      1804500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     69018741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    257460492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.dtb.walker      3267000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.itb.walker       799750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst     19619994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    164350245                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.dtb.walker     17179750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.itb.walker     13044250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst    177418501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    685179267                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.dtb.walker      7447499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.itb.walker      5617249                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst    158472969                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    682337112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.dtb.walker      5610745                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.itb.walker      3989493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst    102200198                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    266631553                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5373267955                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker     13416744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker      4106997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     75824971                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    332325967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker      8263497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      4279000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    134727485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    370585762                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker     11385500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker      3374750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    417165245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1350269978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker      6092751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker      1804500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     69018741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    257460492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.dtb.walker      3267000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.itb.walker       799750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst     19619994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    164350245                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.dtb.walker     17179750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.itb.walker     13044250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst    177418501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    685179267                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.dtb.walker      7447499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.itb.walker      5617249                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst    158472969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    682337112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.dtb.walker      5610745                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.itb.walker      3989493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst    102200198                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    266631553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher  23324213278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28697481233                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data      6328000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      1187499                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data       998000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       370000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus4.data       457500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus5.data      1797002                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus6.data      2541001                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus7.data      1116000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     14795002                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     21567499                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1038749                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1264000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data       269000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus4.data       323001                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus5.data      1315002                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus6.data      2382498                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      1006500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     29166249                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     27895499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      2226248                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data      2262000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data       639000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus4.data       780501                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus5.data      3112004                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus6.data      4923499                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus7.data      2122500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     43961251                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.018326                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.013694                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.033393                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.146024                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.016277                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.023267                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.037738                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132635                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.004703                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.007206                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.016525                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.119707                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.015640                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.046816                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.094424                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.163219                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.dtb.walker     0.012155                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.itb.walker     0.027397                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.041829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.124982                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.dtb.walker     0.018782                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.itb.walker     0.046888                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.030414                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.176118                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.dtb.walker     0.007769                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.itb.walker     0.018579                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.016166                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.092288                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.dtb.walker     0.009613                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.itb.walker     0.017552                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.026015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.086046                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.053641                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.733750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.912281                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.937295                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus4.data     0.842697                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus5.data     0.652010                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus6.data     0.785356                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus7.data     0.847249                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.841019                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.628319                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.473684                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.607477                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.526316                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus4.data     0.642857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus5.data     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus6.data     0.539130                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus7.data     0.648855                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.586160                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.026508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.093406                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.048065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.138976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.350584                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.073693                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.067957                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.175888                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.060758                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.018326                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.013694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.033393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.064618                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.016277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.023267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.037738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.123134                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.004703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.007206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.016525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.102074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.015640                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.046816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.094424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.159958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.dtb.walker     0.012155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.itb.walker     0.027397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.041829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.134098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.dtb.walker     0.018782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.itb.walker     0.046888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.030414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.139842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.dtb.walker     0.007769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.itb.walker     0.018579                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.016166                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.082668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.dtb.walker     0.009613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.itb.walker     0.017552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.026015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.101184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054596                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.018326                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.013694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.033393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.064618                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.016277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.023267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.037738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.123134                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.004703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.007206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.016525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.102074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.015640                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.046816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.094424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.159958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.dtb.walker     0.012155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.itb.walker     0.027397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.041829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.134098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.dtb.walker     0.018782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.itb.walker     0.046888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.030414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.139842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.dtb.walker     0.007769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.itb.walker     0.018579                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.016166                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.082668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.dtb.walker     0.009613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.itb.walker     0.017552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.026015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.101184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.335790                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 84382.037736                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 91266.600000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 98730.430990                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88659.154317                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker 76513.861111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 87326.530612                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 79344.808598                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83708.004375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 72983.974359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 70307.291667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 74827.846637                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 70597.285336                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 93734.630769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker        72180                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 86165.719101                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 85175.190476                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.dtb.walker        74250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.itb.walker        79975                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 107213.081967                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 82190.939820                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.dtb.walker 78446.347032                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.itb.walker 77644.345238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 75465.121650                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 78338.413326                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.dtb.walker 72305.815534                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.itb.walker 70215.612500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 81855.872417                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 80077.235457                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.dtb.walker 82510.955882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.itb.walker 102294.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 86463.788494                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 83080.222010                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78009.733121                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 62915.304318                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 62915.304318                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  7912.327087                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  8130.906154                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  6384.335552                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data  9166.663462                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus4.data  9567.453333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  7131.946050                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  7348.946360                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  9143.206607                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total  7562.068512                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data  6691.056338                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data  7963.851852                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data  7623.984615                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 12000.600000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus4.data 12417.388889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus5.data  7641.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus6.data  7069.483871                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus7.data  7459.717647                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total  7602.747685                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 79641.482375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        78330                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 41956.898968                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 85830.762040                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 86736.923810                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 51032.233677                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 51772.207095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 45397.243542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 55515.117313                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 84382.037736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 91266.600000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 98730.430990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 86139.441939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker 76513.861111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 87326.530612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 79344.808598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 82720.036161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 72983.974359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 70307.291667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 74827.846637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 67278.025810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 93734.630769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker        72180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 86165.719101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 85251.818543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.dtb.walker        74250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.itb.walker        79975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 107213.081967                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 82671.149396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.dtb.walker 78446.347032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.itb.walker 77644.345238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 75465.121650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 73242.038161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.dtb.walker 72305.815534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.itb.walker 70215.612500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 81855.872417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 70877.439701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.dtb.walker 82510.955882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.itb.walker 102294.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 86463.788494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 72043.110781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74650.494658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 84382.037736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 91266.600000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 98730.430990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 86139.441939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker 76513.861111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 87326.530612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 79344.808598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 82720.036161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 72983.974359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 70307.291667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 74827.846637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 67278.025810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 93734.630769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker        72180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 86165.719101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 85251.818543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.dtb.walker        74250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.itb.walker        79975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 107213.081967                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 82671.149396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.dtb.walker 78446.347032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.itb.walker 77644.345238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 75465.121650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 73242.038161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.dtb.walker 72305.815534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.itb.walker 70215.612500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 81855.872417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 70877.439701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.dtb.walker 82510.955882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.itb.walker 102294.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 86463.788494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 72043.110781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 62915.304318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64823.326774                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.iobus.trans_dist::ReadReq                   35                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  35                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 297                       # Transaction distribution
system.iobus.trans_dist::WriteResp                297                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          274                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     664                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          222                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio           29                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          251                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12563                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               203000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               39000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1734976                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              169000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy              198756                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           2                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          8                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                      58                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       2                       # DTB read accesses
system.cpu0.dtb.write_accesses                      8                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                               10                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                           10                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                          11                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                      33                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                      11                       # ITB inst accesses
system.cpu0.itb.hits                               11                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                           11                       # DTB accesses
system.cpu0.numCycles                              20                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                         11                       # Number of instructions committed
system.cpu0.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          3                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                 34                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads                  60                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_store_insts                         8                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        20                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       10     50.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       2     10.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      8     40.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        20                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      15                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            22492                       # number of replacements
system.cpu0.icache.tags.tagsinuse          497.913917                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           34860459                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            23004                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1515.408581                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3214397470500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   497.907368                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.006549                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.972475                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000013                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.972488                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          399                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          113                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         69791178                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        69791178                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     34860453                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       34860459                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     34860453                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        34860459                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     34860453                       # number of overall hits
system.cpu0.icache.overall_hits::cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::total       34860459                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        23623                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu0.inst            5                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23628                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        23623                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu0.inst            5                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23628                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        23623                       # number of overall misses
system.cpu0.icache.overall_misses::cpu0.inst            5                       # number of overall misses
system.cpu0.icache.overall_misses::total        23628                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    295240187                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    295240187                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    295240187                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    295240187                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    295240187                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    295240187                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     34884076                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu0.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34884087                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     34884076                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu0.inst           11                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34884087                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     34884076                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst           11                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34884087                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000677                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.454545                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000677                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000677                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.454545                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000677                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000677                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.454545                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000677                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 12497.997164                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12495.352421                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 12497.997164                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12495.352421                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 12497.997164                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12495.352421                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        25788                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             1482                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    17.400810                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          624                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          624                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          624                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          624                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          624                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          624                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        22999                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        22999                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        22999                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        22999                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        22999                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        22999                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    247065183                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    247065183                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    247065183                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    247065183                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    247065183                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    247065183                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000659                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000659                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000659                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000659                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000659                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000659                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 10742.431541                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10742.431541                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 10742.431541                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 10742.431541                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 10742.431541                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 10742.431541                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements            58446                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1015.080873                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           22372126                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            59464                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           376.229752                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3195817128000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data  1014.856901                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.223973                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.991071                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000219                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991290                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1018                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          638                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          267                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         45470725                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        45470725                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     13179404                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       13179404                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      9172345                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data            6                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9172351                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data         5195                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         5195                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         6455                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6455                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         6258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         6258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     22351749                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu0.data            6                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        22351755                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     22356944                       # number of overall hits
system.cpu0.dcache.overall_hits::cpu0.data            6                       # number of overall hits
system.cpu0.dcache.overall_hits::total       22356950                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        24674                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        24676                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       309236                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data            2                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       309238                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data          504                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          504                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          371                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          371                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          495                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          495                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       333910                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu0.data            4                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        333914                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       334414                       # number of overall misses
system.cpu0.dcache.overall_misses::cpu0.data            4                       # number of overall misses
system.cpu0.dcache.overall_misses::total       334418                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    551450489                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    551450489                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   4711180801                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4711180801                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      9664250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9664250                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      3528564                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3528564                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5262631290                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5262631290                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5262631290                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5262631290                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     13204078                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     13204080                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      9481581                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9481589                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data         5699                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         5699                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         6826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         6753                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6753                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     22685659                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22685669                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     22691358                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22691368                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.001869                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001869                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.032614                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032615                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.088437                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.088437                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.054351                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.054351                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.073301                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073301                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.014719                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.400000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014719                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.014738                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.400000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014738                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 22349.456472                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 22347.645040                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 15234.904089                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15234.805558                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 26049.191375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 26049.191375                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  7128.412121                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7128.412121                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 15760.627984                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15760.439185                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 15736.874922                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 15736.686692                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       791805                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          37560                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    21.081070                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        45986                       # number of writebacks
system.cpu0.dcache.writebacks::total            45986                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5198                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5198                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       267440                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       267440                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          252                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          252                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       272638                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       272638                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       272638                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       272638                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        19476                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        19476                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        41796                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        41796                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data          467                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          467                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          119                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          119                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          495                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          495                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        61272                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        61272                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        61739                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        61739                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    367423676                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    367423676                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    625328419                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    625328419                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data     27432001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     27432001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      3424999                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3424999                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      2537436                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2537436                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    992752095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    992752095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1020184096                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1020184096                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data      6887999                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      6887999                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     22665999                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     22665999                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     29553998                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     29553998                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.001475                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001475                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.004408                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.004408                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.081944                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.081944                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.017433                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017433                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.073301                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.073301                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002701                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002701                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002721                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002721                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 18865.458821                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18865.458821                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 14961.441741                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 14961.441741                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 58740.901499                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 58740.901499                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 28781.504202                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28781.504202                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5126.133333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5126.133333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16202.377840                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16202.377840                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16524.143507                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16524.143507                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      60                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            44483                       # number of replacements
system.cpu1.icache.tags.tagsinuse          510.365351                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15002529                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            44995                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           333.426581                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     3197722646500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   510.365351                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.996807                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996807                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30143049                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30143049                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15002529                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15002529                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15002529                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15002529                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15002529                       # number of overall hits
system.cpu1.icache.overall_hits::total       15002529                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        46498                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        46498                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        46498                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         46498                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        46498                       # number of overall misses
system.cpu1.icache.overall_misses::total        46498                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    574236508                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    574236508                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    574236508                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    574236508                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    574236508                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    574236508                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15049027                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15049027                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15049027                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15049027                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15049027                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15049027                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.003090                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003090                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.003090                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003090                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.003090                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003090                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 12349.703385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 12349.703385                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 12349.703385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 12349.703385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 12349.703385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 12349.703385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        57099                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             4121                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    13.855618                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         1503                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1503                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         1503                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1503                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         1503                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1503                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        44995                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        44995                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        44995                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        44995                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        44995                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        44995                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    472621885                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    472621885                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    472621885                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    472621885                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    472621885                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    472621885                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.002990                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002990                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.002990                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002990                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.002990                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002990                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 10503.875653                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10503.875653                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 10503.875653                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 10503.875653                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 10503.875653                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 10503.875653                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.tags.replacements            34627                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          833.365732                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            4553533                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            35645                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           127.746753                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3216067717500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   833.365732                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.813834                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.813834                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1018                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          652                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          9376603                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         9376603                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      3620242                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3620242                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       896045                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        896045                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data         7925                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         7925                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        14388                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        14388                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        13316                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        13316                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      4516287                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4516287                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      4524212                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4524212                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        39152                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        39152                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        65414                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        65414                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data         6461                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         6461                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          975                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          975                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1727                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1727                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       104566                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        104566                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       111027                       # number of overall misses
system.cpu1.dcache.overall_misses::total       111027                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    736276209                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    736276209                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    864008948                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    864008948                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     18292745                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     18292745                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      7614024                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      7614024                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1600285157                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1600285157                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1600285157                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1600285157                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      3659394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3659394                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       961459                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       961459                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        14386                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        14386                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15363                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15043                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15043                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      4620853                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4620853                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      4635239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4635239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010699                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010699                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.068036                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.068036                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.449117                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.449117                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.063464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.063464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.114804                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.114804                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022629                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022629                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.023953                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023953                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 18805.583597                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18805.583597                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 13208.318525                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 13208.318525                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 18761.789744                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18761.789744                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  4408.815287                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4408.815287                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 15304.067833                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 15304.067833                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 14413.477415                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 14413.477415                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       134863                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7718                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    17.473827                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14046                       # number of writebacks
system.cpu1.dcache.writebacks::total            14046                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        10043                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        10043                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        53576                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        53576                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          590                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          590                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        63619                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        63619                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        63619                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        63619                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        29109                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        29109                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        11838                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11838                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data         6394                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         6394                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          385                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          385                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         1727                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1727                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40947                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40947                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47341                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47341                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    430427236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    430427236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    166267005                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    166267005                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data    104987270                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    104987270                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      8905250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      8905250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data      4159976                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4159976                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    596694241                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    596694241                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    701681511                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    701681511                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data      2399500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      2399500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      1598500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      1598500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      3998000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3998000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007955                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007955                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.012313                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.012313                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.444460                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.444460                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.025060                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.025060                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.114804                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.114804                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.008861                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.008861                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.010213                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010213                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14786.740733                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14786.740733                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 14045.193867                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14045.193867                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 16419.654363                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 16419.654363                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 23130.519481                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23130.519481                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  2408.787493                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2408.787493                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14572.355508                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14572.355508                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14821.856551                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14821.856551                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     147                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements           336855                       # number of replacements
system.cpu2.icache.tags.tagsinuse          508.970383                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           20110950                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           337367                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            59.611491                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3195958406500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   508.970383                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.994083                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.994083                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         41257591                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        41257591                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     20110950                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       20110950                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     20110950                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        20110950                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     20110950                       # number of overall hits
system.cpu2.icache.overall_hits::total       20110950                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       349154                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       349154                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       349154                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        349154                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       349154                       # number of overall misses
system.cpu2.icache.overall_misses::total       349154                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   3400575541                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   3400575541                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   3400575541                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   3400575541                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   3400575541                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   3400575541                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     20460104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     20460104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     20460104                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     20460104                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     20460104                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     20460104                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.017065                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.017065                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.017065                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.017065                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.017065                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.017065                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst  9739.471812                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  9739.471812                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst  9739.471812                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  9739.471812                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst  9739.471812                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  9739.471812                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       301176                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs            31898                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs     9.441846                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        11771                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        11771                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        11771                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        11771                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        11771                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        11771                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       337383                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       337383                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       337383                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       337383                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       337383                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       337383                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   2758742419                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   2758742419                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   2758742419                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   2758742419                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   2758742419                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   2758742419                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.016490                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.016490                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.016490                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.016490                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.016490                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.016490                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst  8176.886266                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  8176.886266                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst  8176.886266                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  8176.886266                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst  8176.886266                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  8176.886266                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.tags.replacements           207148                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          995.980106                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10003610                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           208172                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            48.054541                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3196076777000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   995.980106                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.972637                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.972637                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          629                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         21533712                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        21533712                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      6705938                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        6705938                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3117899                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3117899                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data        38501                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total        38501                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        66312                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        66312                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        65166                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        65166                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      9823837                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         9823837                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      9862338                       # number of overall hits
system.cpu2.dcache.overall_hits::total        9862338                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       271643                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       271643                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       366365                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       366365                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data        23627                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        23627                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         2740                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2740                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         2835                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2835                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       638008                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        638008                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       661635                       # number of overall misses
system.cpu2.dcache.overall_misses::total       661635                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4390677585                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4390677585                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   3311466342                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3311466342                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     46737997                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     46737997                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     12588058                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     12588058                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7702143927                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7702143927                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7702143927                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7702143927                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      6977581                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6977581                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3484264                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3484264                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data        62128                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        62128                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        69052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        69052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        68001                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        68001                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     10461845                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10461845                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     10523973                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10523973                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038931                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038931                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.105148                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.105148                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.380296                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.380296                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.039680                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.039680                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.041691                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.041691                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.060984                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.060984                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.062869                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.062869                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 16163.411481                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 16163.411481                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data  9038.708234                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  9038.708234                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 17057.663139                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17057.663139                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4440.232099                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4440.232099                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 12072.174529                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 12072.174529                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 11641.076919                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 11641.076919                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       481489                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          41661                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            6                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    11.557308                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        98618                       # number of writebacks
system.cpu2.dcache.writebacks::total            98618                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       138939                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       138939                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       304978                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       304978                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         1769                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1769                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       443917                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       443917                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       443917                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       443917                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       132704                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       132704                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data        61387                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        61387                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data        22425                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        22425                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          971                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          971                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         2835                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2835                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       194091                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       194091                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       216516                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       216516                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1797517305                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1797517305                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    540403965                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    540403965                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data    576860249                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total    576860249                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     24532250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     24532250                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data      6916942                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6916942                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2337921270                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2337921270                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2914781519                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2914781519                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      1545000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      1545000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1894000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1894000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data      3439000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      3439000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.019019                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.019019                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.017618                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.017618                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.360948                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.360948                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.014062                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.014062                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.041691                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.041691                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.018552                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.018552                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.020574                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.020574                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13545.313668                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13545.313668                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data  8803.231384                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  8803.231384                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 25723.979889                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 25723.979889                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 25264.933059                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25264.933059                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  2439.838448                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2439.838448                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 12045.490363                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 12045.490363                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13462.199186                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13462.199186                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries           32                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             7971                       # number of replacements
system.cpu3.icache.tags.tagsinuse          402.261453                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           14025010                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             8483                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1653.307792                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     3219871567500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   402.261453                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.785667                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.785667                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         28076375                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        28076375                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     14025010                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14025010                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     14025010                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14025010                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     14025010                       # number of overall hits
system.cpu3.icache.overall_hits::total       14025010                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         8936                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         8936                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         8936                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          8936                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         8936                       # number of overall misses
system.cpu3.icache.overall_misses::total         8936                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    170490214                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    170490214                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    170490214                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    170490214                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    170490214                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    170490214                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     14033946                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14033946                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     14033946                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14033946                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     14033946                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14033946                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000637                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000637                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000637                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000637                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000637                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000637                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 19079.030215                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19079.030215                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 19079.030215                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19079.030215                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 19079.030215                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19079.030215                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        26515                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs             1013                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    26.174729                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          453                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          453                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          453                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          453                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          453                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          453                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         8483                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         8483                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         8483                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         8483                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         8483                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         8483                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    144233689                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    144233689                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    144233689                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    144233689                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    144233689                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    144233689                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000604                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000604                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000604                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000604                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000604                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000604                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 17002.674643                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17002.674643                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 17002.674643                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17002.674643                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 17002.674643                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17002.674643                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.tags.replacements            17651                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          625.054723                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3736007                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            18675                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           200.053922                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3216151115000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   625.054723                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.610405                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.610405                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          635                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          280                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          7571825                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         7571825                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      3173217                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3173217                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       557750                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        557750                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data         1374                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total         1374                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1503                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1503                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1499                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1499                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      3730967                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3730967                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      3732341                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3732341                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19518                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19518                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        18767                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        18767                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data         1840                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total         1840                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          344                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          344                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          256                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          256                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        38285                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         38285                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        40125                       # number of overall misses
system.cpu3.dcache.overall_misses::total        40125                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    459517863                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    459517863                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    298075784                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    298075784                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     12201250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     12201250                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data      1267006                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1267006                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    757593647                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    757593647                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    757593647                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    757593647                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      3192735                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3192735                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       576517                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       576517                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data         3214                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         3214                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1755                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1755                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      3769252                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3769252                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      3772466                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3772466                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006113                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006113                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.032552                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.032552                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.572495                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.572495                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.186248                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.186248                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.145869                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.145869                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.010157                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.010157                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.010636                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.010636                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 23543.286351                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 23543.286351                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 15882.974583                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 15882.974583                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 35468.750000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35468.750000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  4949.242188                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4949.242188                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 19788.262949                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 19788.262949                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 18880.838555                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 18880.838555                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        64764                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2446                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    26.477514                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         4767                       # number of writebacks
system.cpu3.dcache.writebacks::total             4767                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4227                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4227                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        15904                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        15904                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          168                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          168                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        20131                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        20131                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        20131                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        20131                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        15291                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        15291                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         2863                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         2863                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data         1624                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total         1624                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          176                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          176                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data          256                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          256                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        18154                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        18154                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        19778                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        19778                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    264729102                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    264729102                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     54881165                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     54881165                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data     83725504                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total     83725504                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      6458500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      6458500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       754994                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       754994                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    319610267                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    319610267                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    403335771                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    403335771                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       562500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       562500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data       398500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       398500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data       961000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       961000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004789                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004789                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.004966                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004966                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.505289                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.505289                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.095290                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.095290                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.145869                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.145869                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004816                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004816                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.005243                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.005243                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17312.739651                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17312.739651                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 19169.111072                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 19169.111072                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 51555.113300                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 51555.113300                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 36696.022727                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36696.022727                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  2949.195312                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2949.195312                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17605.501102                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17605.501102                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 20393.152543                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 20393.152543                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            2                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      43                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements             3863                       # number of replacements
system.cpu4.icache.tags.tagsinuse          333.719214                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           14003127                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             4375                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          3200.714743                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     3220087460000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   333.719214                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.651795                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.651795                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         28019815                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        28019815                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     14003127                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       14003127                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     14003127                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        14003127                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     14003127                       # number of overall hits
system.cpu4.icache.overall_hits::total       14003127                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         4593                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4593                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         4593                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4593                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         4593                       # number of overall misses
system.cpu4.icache.overall_misses::total         4593                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     67165838                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     67165838                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     67165838                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     67165838                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     67165838                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     67165838                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     14007720                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     14007720                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     14007720                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     14007720                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     14007720                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     14007720                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000328                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000328                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000328                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000328                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000328                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000328                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 14623.522317                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 14623.522317                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 14623.522317                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 14623.522317                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 14623.522317                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 14623.522317                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs        10222                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs              556                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs    18.384892                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst          218                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total          218                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst          218                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total          218                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst          218                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total          218                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst         4375                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total         4375                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst         4375                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total         4375                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst         4375                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total         4375                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     56733101                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     56733101                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     56733101                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     56733101                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     56733101                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     56733101                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000312                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000312                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000312                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000312                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000312                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000312                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 12967.565943                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 12967.565943                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 12967.565943                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 12967.565943                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 12967.565943                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 12967.565943                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.tags.replacements            14008                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          511.138927                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            3706129                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            15032                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           246.549295                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     3216108334500                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   511.138927                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.499159                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.499159                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          639                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          279                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses          7467793                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses         7467793                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      3170554                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        3170554                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       532290                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        532290                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus4.data          423                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          423                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1198                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1198                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1128                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1128                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      3702844                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         3702844                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      3703267                       # number of overall hits
system.cpu4.dcache.overall_hits::total        3703267                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        15840                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        15840                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         3674                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3674                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus4.data          574                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          574                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          182                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          182                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          197                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          197                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        19514                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         19514                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        20088                       # number of overall misses
system.cpu4.dcache.overall_misses::total        20088                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    299249728                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    299249728                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     86371269                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     86371269                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::switch_cpus4.data      7046248                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total      7046248                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::switch_cpus4.data      1203013                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total      1203013                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    385620997                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    385620997                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    385620997                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    385620997                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      3186394                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      3186394                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       535964                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       535964                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus4.data          997                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          997                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1380                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1325                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1325                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      3722358                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      3722358                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      3723355                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      3723355                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.004971                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.004971                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.006855                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.006855                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus4.data     0.575727                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.575727                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.131884                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.131884                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.148679                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.148679                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005242                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005242                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005395                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005395                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 18892.028283                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 18892.028283                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 23508.783070                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 23508.783070                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::switch_cpus4.data 38715.648352                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 38715.648352                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::switch_cpus4.data  6106.664975                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  6106.664975                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 19761.248181                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 19761.248181                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 19196.584877                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 19196.584877                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        11561                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets            378                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    30.584656                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2245                       # number of writebacks
system.cpu4.dcache.writebacks::total             2245                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1515                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1515                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         2782                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         2782                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::switch_cpus4.data           73                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total           73                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         4297                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         4297                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         4297                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         4297                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        14325                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        14325                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          892                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          892                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus4.data          569                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          569                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::switch_cpus4.data          109                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total          109                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::switch_cpus4.data          197                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total          197                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        15217                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        15217                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        15786                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        15786                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    225971679                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    225971679                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     26029945                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     26029945                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus4.data     27398253                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total     27398253                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus4.data      5952000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total      5952000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::switch_cpus4.data       808987                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total       808987                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    252001624                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    252001624                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    279399877                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    279399877                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus4.data       992000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total       992000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus4.data       486999                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total       486999                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus4.data      1478999                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      1478999                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004496                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004496                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.001664                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.001664                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus4.data     0.570712                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.570712                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus4.data     0.078986                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.078986                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::switch_cpus4.data     0.148679                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.148679                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.004088                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.004088                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.004240                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.004240                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 15774.637277                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 15774.637277                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 29181.552691                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 29181.552691                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus4.data 48151.586995                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 48151.586995                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus4.data 54605.504587                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54605.504587                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus4.data  4106.532995                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  4106.532995                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 16560.532562                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 16560.532562                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 17699.219372                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 17699.219372                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     131                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements            76791                       # number of replacements
system.cpu5.icache.tags.tagsinuse          498.681847                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           14870382                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            77300                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           192.372342                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     3197527758500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   498.681847                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.973988                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.973988                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         29978418                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        29978418                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     14870388                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       14870388                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     14870388                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        14870388                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     14870388                       # number of overall hits
system.cpu5.icache.overall_hits::total       14870388                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst        80165                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        80165                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst        80165                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         80165                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst        80165                       # number of overall misses
system.cpu5.icache.overall_misses::total        80165                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst    902313577                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    902313577                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst    902313577                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    902313577                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst    902313577                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    902313577                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     14950553                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     14950553                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     14950553                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     14950553                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     14950553                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     14950553                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.005362                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.005362                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.005362                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.005362                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.005362                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.005362                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 11255.704821                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 11255.704821                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 11255.704821                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 11255.704821                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 11255.704821                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 11255.704821                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs        86168                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs             7544                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs    11.422057                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst         2853                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total         2853                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst         2853                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total         2853                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst         2853                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total         2853                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst        77312                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        77312                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst        77312                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        77312                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst        77312                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        77312                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst    742159766                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    742159766                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst    742159766                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    742159766                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst    742159766                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    742159766                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.005171                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.005171                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.005171                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.005171                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.005171                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.005171                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst  9599.541675                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total  9599.541675                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst  9599.541675                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total  9599.541675                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst  9599.541675                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total  9599.541675                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.tags.replacements            66294                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          936.116943                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            4725325                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            67317                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            70.195122                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     3201148683000                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   936.116943                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.914177                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.914177                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          663                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          249                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         10031222                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        10031222                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      3625686                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        3625686                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      1054383                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       1054383                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus5.data        14864                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        14864                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        12525                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        12525                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        12283                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        12283                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      4680069                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         4680069                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      4694933                       # number of overall hits
system.cpu5.dcache.overall_hits::total        4694933                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        58051                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        58051                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       183342                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       183342                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus5.data        15441                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total        15441                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         1652                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1652                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data         1505                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total         1505                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       241393                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        241393                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       256834                       # number of overall misses
system.cpu5.dcache.overall_misses::total       256834                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1482593191                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1482593191                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data   2184142523                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   2184142523                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::switch_cpus5.data     23934744                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total     23934744                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::switch_cpus5.data      6625028                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      6625028                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   3666735714                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   3666735714                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   3666735714                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   3666735714                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      3683737                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      3683737                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      1237725                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      1237725                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus5.data        30305                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        30305                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        14177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        14177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        13788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        13788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      4921462                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      4921462                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      4951767                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      4951767                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015759                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015759                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.148128                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.148128                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus5.data     0.509520                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.509520                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.116527                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.116527                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.109153                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.109153                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.049049                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.049049                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.051867                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.051867                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 25539.494427                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 25539.494427                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 11912.941514                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 11912.941514                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::switch_cpus5.data 14488.343826                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 14488.343826                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::switch_cpus5.data  4402.011960                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  4402.011960                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 15189.900759                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 15189.900759                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 14276.675650                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 14276.675650                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets       457406                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets          23177                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    19.735341                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        37781                       # number of writebacks
system.cpu5.dcache.writebacks::total            37781                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        24680                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        24680                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data       156585                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total       156585                       # number of WriteReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::switch_cpus5.data         1268                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total         1268                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       181265                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       181265                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       181265                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       181265                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        33371                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        33371                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data        26757                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total        26757                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus5.data        13541                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total        13541                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::switch_cpus5.data          384                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total          384                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::switch_cpus5.data         1505                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total         1505                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        60128                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        60128                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        73669                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        73669                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    561538245                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    561538245                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data    314593534                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total    314593534                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus5.data    377144023                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total    377144023                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus5.data      9642500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total      9642500                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::switch_cpus5.data      3614972                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      3614972                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    876131779                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    876131779                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   1253275802                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   1253275802                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus5.data      2788998                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      2788998                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus5.data      1975998                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      1975998                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus5.data      4764996                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      4764996                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.009059                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.009059                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.021618                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.021618                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus5.data     0.446824                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.446824                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus5.data     0.027086                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.027086                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::switch_cpus5.data     0.109153                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.109153                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.012218                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.012218                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.014877                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.014877                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 16827.132690                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 16827.132690                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 11757.429233                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 11757.429233                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus5.data 27852.006720                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 27852.006720                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus5.data 25110.677083                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25110.677083                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus5.data  2401.974751                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  2401.974751                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 14571.111279                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 14571.111279                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 17012.254843                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 17012.254843                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                          10                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          8                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                      48                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                      10                       # DTB read accesses
system.cpu6.dtb.write_accesses                      8                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                               18                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                           18                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           8                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                      26                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       8                       # ITB inst accesses
system.cpu6.itb.hits                                8                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            8                       # DTB accesses
system.cpu6.numCycles                              24                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          8                       # Number of instructions committed
system.cpu6.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                          22                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                 46                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                  72                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                  3                       # number of times the CC registers were written
system.cpu6.num_mem_refs                           18                       # number of memory refs
system.cpu6.num_load_insts                         10                       # Number of load instructions
system.cpu6.num_store_insts                         8                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                        24                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.Branches                                2                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                        6     25.00%     25.00% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     25.00% # Class of executed instruction
system.cpu6.op_class::MemRead                      10     41.67%     66.67% # Class of executed instruction
system.cpu6.op_class::MemWrite                      8     33.33%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                        24                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     384                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements           119247                       # number of replacements
system.cpu6.icache.tags.tagsinuse          510.771014                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           16391237                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           119759                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           136.868519                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     3196582622000                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   510.768282                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::cpu6.inst     0.002732                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.997594                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.000005                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.997600                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         33148411                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        33148411                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     16391230                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::cpu6.inst            7                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       16391237                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     16391230                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::cpu6.inst            7                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        16391237                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     16391230                       # number of overall hits
system.cpu6.icache.overall_hits::cpu6.inst            7                       # number of overall hits
system.cpu6.icache.overall_hits::total       16391237                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst       123088                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::cpu6.inst            1                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       123089                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst       123088                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::cpu6.inst            1                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        123089                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst       123088                       # number of overall misses
system.cpu6.icache.overall_misses::cpu6.inst            1                       # number of overall misses
system.cpu6.icache.overall_misses::total       123089                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst   1219275572                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total   1219275572                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst   1219275572                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total   1219275572                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst   1219275572                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total   1219275572                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     16514318                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::cpu6.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     16514326                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     16514318                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::cpu6.inst            8                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     16514326                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     16514318                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst            8                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     16514326                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.007453                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.125000                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.007453                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.007453                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.125000                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.007453                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.007453                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.125000                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.007453                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst  9905.722507                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total  9905.642031                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst  9905.722507                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total  9905.642031                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst  9905.722507                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total  9905.642031                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs        90311                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs             9015                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs    10.017859                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst         3330                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total         3330                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst         3330                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total         3330                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst         3330                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total         3330                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst       119758                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total       119758                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst       119758                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total       119758                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst       119758                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total       119758                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst    994932156                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    994932156                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst    994932156                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    994932156                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst    994932156                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    994932156                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.007252                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.007252                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.007252                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.007252                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.007252                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.007252                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst  8307.855475                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total  8307.855475                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst  8307.855475                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total  8307.855475                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst  8307.855475                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total  8307.855475                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.tags.replacements           118979                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          880.889171                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            6219395                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           119988                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            51.833475                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     3207738418500                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   880.883581                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::cpu6.data     0.005590                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.860238                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.000005                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.860243                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024         1009                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          635                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          262                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         13507759                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        13507759                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      4376834                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::cpu6.data            7                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        4376841                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1728567                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data            7                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1728574                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus6.data        32915                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total        32915                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        33982                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        33982                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        33856                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        33856                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      6105401                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::cpu6.data           14                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         6105415                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      6138316                       # number of overall hits
system.cpu6.dcache.overall_hits::cpu6.data           14                       # number of overall hits
system.cpu6.dcache.overall_hits::total        6138330                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        80736                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::cpu6.data            1                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        80737                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       360797                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data            1                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       360798                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus6.data        33356                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            2                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total        33358                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data         3295                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         3295                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data         2778                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total         2778                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       441533                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::cpu6.data            2                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        441535                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       474889                       # number of overall misses
system.cpu6.dcache.overall_misses::cpu6.data            4                       # number of overall misses
system.cpu6.dcache.overall_misses::total       474893                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   1511742459                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   1511742459                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   4087614619                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   4087614619                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::switch_cpus6.data     37526756                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total     37526756                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::switch_cpus6.data     13653115                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total     13653115                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   5599357078                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   5599357078                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   5599357078                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   5599357078                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      4457570                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::cpu6.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      4457578                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      2089364                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      2089372                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus6.data        66271                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total        66273                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        37277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        37277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        36634                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        36634                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      6546934                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::cpu6.data           16                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      6546950                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      6613205                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data           18                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      6613223                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.018112                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.125000                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.018112                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.172683                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.125000                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.172683                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus6.data     0.503327                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data            1                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.503342                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.088392                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.088392                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.075831                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.075831                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.067441                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.125000                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.067441                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.071809                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.222222                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.071810                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 18724.515198                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 18724.283278                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 11329.403013                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 11329.371612                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::switch_cpus6.data 11389.000303                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 11389.000303                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::switch_cpus6.data  4914.728222                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  4914.728222                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 12681.627597                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 12681.570154                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 11790.875506                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 11790.776192                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs          399                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets       673914                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets          41833                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    36.272727                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    16.109626                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        73580                       # number of writebacks
system.cpu6.dcache.writebacks::total            73580                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        27784                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        27784                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data       305725                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total       305725                       # number of WriteReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::switch_cpus6.data         2746                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total         2746                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       333509                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       333509                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       333509                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       333509                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        52952                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        52952                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data        55072                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total        55072                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus6.data        30783                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total        30783                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::switch_cpus6.data          549                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total          549                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::switch_cpus6.data         2778                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total         2778                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data       108024                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total       108024                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data       138807                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total       138807                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    652506816                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    652506816                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data    616618028                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total    616618028                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus6.data    444687288                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total    444687288                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus6.data      6727751                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total      6727751                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::switch_cpus6.data      8095885                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total      8095885                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1269124844                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1269124844                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1713812132                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1713812132                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus6.data      4262999                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      4262999                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus6.data      3546500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.WriteReq_mshr_uncacheable_latency::total      3546500                       # number of WriteReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus6.data      7809499                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      7809499                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.011879                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011879                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.026358                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.026358                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus6.data     0.464502                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.464488                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus6.data     0.014728                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.014728                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::switch_cpus6.data     0.075831                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.075831                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.016500                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.016500                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.020989                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.020989                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 12322.609458                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 12322.609458                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 11196.579532                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 11196.579532                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus6.data 14445.872332                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 14445.872332                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus6.data 12254.555556                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12254.555556                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus6.data  2914.285457                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total  2914.285457                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 11748.545175                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 11748.545175                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 12346.726981                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 12346.726981                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus6.data          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                          12                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          2                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                      49                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                      12                       # DTB read accesses
system.cpu7.dtb.write_accesses                      2                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                               14                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                           14                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                          12                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           2                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                      27                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                      12                       # ITB inst accesses
system.cpu7.itb.hits                               12                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                           12                       # DTB accesses
system.cpu7.numCycles                              26                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                         12                       # Number of instructions committed
system.cpu7.committedOps                           26                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          3                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                          24                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                 39                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                26                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads                  78                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes                  3                       # number of times the CC registers were written
system.cpu7.num_mem_refs                           13                       # number of memory refs
system.cpu7.num_load_insts                         11                       # Number of load instructions
system.cpu7.num_store_insts                         2                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                        26                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.Branches                                5                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                       13     50.00%     50.00% # Class of executed instruction
system.cpu7.op_class::IntMult                       0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     50.00% # Class of executed instruction
system.cpu7.op_class::MemRead                      11     42.31%     92.31% # Class of executed instruction
system.cpu7.op_class::MemWrite                      2      7.69%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                        26                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      94                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements            44928                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.108218                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           15152620                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            45440                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           333.464349                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     3202222543500                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   511.099926                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::cpu7.inst     0.008292                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.998242                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.000016                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.998258                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          491                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           21                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses         30444682                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses        30444682                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     15152612                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::cpu7.inst            8                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       15152620                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     15152612                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::cpu7.inst            8                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        15152620                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     15152612                       # number of overall hits
system.cpu7.icache.overall_hits::cpu7.inst            8                       # number of overall hits
system.cpu7.icache.overall_hits::total       15152620                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        46997                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::cpu7.inst            4                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        47001                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        46997                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::cpu7.inst            4                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         47001                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        46997                       # number of overall misses
system.cpu7.icache.overall_misses::cpu7.inst            4                       # number of overall misses
system.cpu7.icache.overall_misses::total        47001                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst    541922902                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    541922902                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst    541922902                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    541922902                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst    541922902                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    541922902                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     15199609                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::cpu7.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     15199621                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     15199609                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::cpu7.inst           12                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     15199621                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     15199609                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst           12                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     15199621                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.003092                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.333333                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.003092                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.003092                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.333333                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.003092                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.003092                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.333333                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.003092                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 11531.010533                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 11530.029191                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 11531.010533                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 11530.029191                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 11531.010533                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 11530.029191                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs        54045                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs             4316                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs    12.522011                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst         1561                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total         1561                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst         1561                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total         1561                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst         1561                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total         1561                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst        45436                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        45436                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst        45436                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        45436                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst        45436                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        45436                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst    445495627                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    445495627                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst    445495627                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    445495627                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst    445495627                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    445495627                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.002989                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.002989                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.002989                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.002989                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.002989                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.002989                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst  9804.904195                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total  9804.904195                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst  9804.904195                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total  9804.904195                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst  9804.904195                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total  9804.904195                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.tags.replacements            33865                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          884.954612                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            4672848                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            34886                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           133.946225                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     3216350151500                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   884.854227                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::cpu7.data     0.100385                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.864115                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.000098                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.864213                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          641                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          269                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          9560680                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         9560680                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3669436                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::cpu7.data           10                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3669446                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       947361                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data            1                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        947362                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus7.data         9085                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total         9085                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        20675                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        20675                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        19920                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        19920                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      4616797                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::cpu7.data           11                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4616808                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      4625882                       # number of overall hits
system.cpu7.dcache.overall_hits::cpu7.data           11                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4625893                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        40225                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::cpu7.data            2                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        40227                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data        44905                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data            1                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        44906                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus7.data         4704                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total         4704                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data         1034                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         1034                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         1416                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1416                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        85130                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::cpu7.data            3                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         85133                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        89834                       # number of overall misses
system.cpu7.dcache.overall_misses::cpu7.data            3                       # number of overall misses
system.cpu7.dcache.overall_misses::total        89837                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    624976106                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    624976106                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    577090050                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    577090050                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::switch_cpus7.data     14246498                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total     14246498                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::switch_cpus7.data      7280076                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total      7280076                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::switch_cpus7.data         4500                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total         4500                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1202066156                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1202066156                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1202066156                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1202066156                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3709661                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::cpu7.data           12                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3709673                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       992266                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       992268                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus7.data        13789                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total        13789                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        21709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        21709                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        21336                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        21336                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      4701927                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::cpu7.data           14                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4701941                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      4715716                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data           14                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4715730                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010843                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.166667                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010844                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.045255                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.500000                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.045256                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus7.data     0.341141                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.341141                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.047630                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.047630                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.066367                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.066367                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.018105                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.214286                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.018106                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.019050                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.214286                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.019050                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 15537.006986                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 15536.234519                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 12851.353969                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 12851.067786                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::switch_cpus7.data 13778.044487                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 13778.044487                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::switch_cpus7.data  5141.296610                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  5141.296610                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 14120.358933                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 14119.861346                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 13380.971080                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 13380.524238                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        69659                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets           4391                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs     3.666667                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    15.864040                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        16514                       # number of writebacks
system.cpu7.dcache.writebacks::total            16514                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         9273                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         9273                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data        34110                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total        34110                       # number of WriteReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::switch_cpus7.data          706                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total          706                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        43383                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        43383                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        43383                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        43383                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        30952                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        30952                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data        10795                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total        10795                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus7.data         4701                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total         4701                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::switch_cpus7.data          328                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total          328                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::switch_cpus7.data         1416                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total         1416                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        41747                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        41747                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        46448                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        46448                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    405554803                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    405554803                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data    143993644                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total    143993644                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus7.data     53724509                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total     53724509                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus7.data      6486249                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total      6486249                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::switch_cpus7.data      4449924                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total      4449924                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus7.data         2500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total         2500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    549548447                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    549548447                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    603272956                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    603272956                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus7.data      2012000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      2012000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus7.data      1497000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total      1497000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus7.data      3509000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      3509000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008344                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008344                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.010879                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.010879                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus7.data     0.340924                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.340924                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus7.data     0.015109                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.015109                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::switch_cpus7.data     0.066367                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.066367                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.008879                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.008879                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.009850                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.009850                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 13102.701053                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 13102.701053                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 13338.920241                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 13338.920241                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus7.data 11428.315039                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total 11428.315039                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus7.data 19775.149390                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19775.149390                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus7.data  3142.601695                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total  3142.601695                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus7.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 13163.782954                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 13163.782954                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 12988.136324                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 12988.136324                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.iocache.tags.replacements                  179                       # number of replacements
system.iocache.tags.tagsinuse                6.747163                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  195                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3214446878000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide     6.747163                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.421698                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.421698                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide          192                       # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total          192                       # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.demand_misses::realview.ide            3                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 3                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide            3                       # number of overall misses
system.iocache.overall_misses::total                3                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide       328000                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       328000                       # number of ReadReq miss cycles
system.iocache.demand_miss_latency::realview.ide       328000                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       328000                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide       328000                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       328000                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide          192                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total          192                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide            3                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               3                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide            3                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              3                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 109333.333333                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 109333.333333                       # average ReadReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 109333.333333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 109333.333333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 109333.333333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 109333.333333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                        192                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.ReadReq_mshr_misses::realview.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide          192                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total          192                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide            3                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide            3                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide       172000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       172000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide     20707732                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total     20707732                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide       172000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       172000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide       172000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       172000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 57333.333333                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 57333.333333                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 107852.770833                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 107852.770833                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 57333.333333                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 57333.333333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 57333.333333                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 57333.333333                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
