#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "G:\Iverilog\lib\ivl\system.vpi";
:vpi_module "G:\Iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "G:\Iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "G:\Iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "G:\Iverilog\lib\ivl\va_math.vpi";
S_000001acd36130e0 .scope module, "tb" "tb" 2 6;
 .timescale -9 -12;
L_000001acd365ca00 .functor AND 1, v000001acd37abe20_0, v000001acd37abc40_0, C4<1>, C4<1>;
L_000001acd365cca0 .functor NOT 1, v000001acd37ab420_0, C4<0>, C4<0>, C4<0>;
v000001acd37ab9c0_0 .net "AN", 7 0, v000001acd36538d0_0;  1 drivers
v000001acd37ac320_0 .var "blink", 0 0;
v000001acd37ab560_0 .var "brake_btn", 0 0;
v000001acd37abc40_0 .var "btnl_debounced", 0 0;
v000001acd37abe20_0 .var "btnu_debounced", 0 0;
v000001acd37abf60_0 .var "clk_disp", 0 0;
v000001acd37ab1a0_0 .var "clk_main", 0 0;
v000001acd37ab740_0 .net "emergency_active", 0 0, v000001acd37ab420_0;  1 drivers
v000001acd37ac0a0_0 .net "emergency_btn", 0 0, L_000001acd365ca00;  1 drivers
v000001acd37acaa0_0 .var "four_way_sw", 0 0;
v000001acd37ac000_0 .net "leds_fsm", 4 0, v000001acd37abd80_0;  1 drivers
v000001acd37ab7e0_0 .var "left_sw", 0 0;
v000001acd37ac460_0 .net "minutes", 3 0, v000001acd37abce0_0;  1 drivers
v000001acd37ac500_0 .var "reverse_sw", 0 0;
v000001acd37ac140_0 .var "right_sw", 0 0;
v000001acd37ac640_0 .var "rst_disp", 0 0;
v000001acd37ac1e0_0 .var "rst_fsm", 0 0;
v000001acd37ab2e0_0 .net "seconds", 5 0, v000001acd37abb00_0;  1 drivers
v000001acd37acb40_0 .net "segments", 6 0, v000001acd37abba0_0;  1 drivers
S_000001acd3615290 .scope module, "dut_display" "seven_seg_driver" 2 101, 3 196 0, S_000001acd36130e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_1kHz";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 4 "minutes";
    .port_info 4 /INPUT 6 "seconds";
    .port_info 5 /OUTPUT 8 "AN";
    .port_info 6 /OUTPUT 7 "segments";
v000001acd36538d0_0 .var "AN", 7 0;
v000001acd3652e30_0 .net *"_ivl_0", 31 0, L_000001acd37b1b70;  1 drivers
v000001acd3652ed0_0 .net *"_ivl_10", 31 0, L_000001acd380b060;  1 drivers
L_000001acd37b20e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001acd3653d30_0 .net *"_ivl_13", 27 0, L_000001acd37b20e8;  1 drivers
L_000001acd37b2130 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001acd3653dd0_0 .net/2u *"_ivl_14", 31 0, L_000001acd37b2130;  1 drivers
v000001acd3653f10_0 .net *"_ivl_16", 31 0, L_000001acd380b9c0;  1 drivers
v000001acd3653fb0_0 .net *"_ivl_20", 31 0, L_000001acd380a2a0;  1 drivers
L_000001acd37b2178 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001acd3652930_0 .net *"_ivl_23", 25 0, L_000001acd37b2178;  1 drivers
L_000001acd37b21c0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001acd3654050_0 .net/2u *"_ivl_24", 31 0, L_000001acd37b21c0;  1 drivers
v000001acd3653970_0 .net *"_ivl_26", 31 0, L_000001acd380a340;  1 drivers
L_000001acd37b2058 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001acd3653ab0_0 .net *"_ivl_3", 27 0, L_000001acd37b2058;  1 drivers
v000001acd3654410_0 .net *"_ivl_30", 31 0, L_000001acd380b380;  1 drivers
L_000001acd37b2208 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001acd3652750_0 .net *"_ivl_33", 25 0, L_000001acd37b2208;  1 drivers
L_000001acd37b2250 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001acd36527f0_0 .net/2u *"_ivl_34", 31 0, L_000001acd37b2250;  1 drivers
v000001acd36529d0_0 .net *"_ivl_36", 31 0, L_000001acd380b2e0;  1 drivers
L_000001acd37b20a0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001acd3604bb0_0 .net/2u *"_ivl_4", 31 0, L_000001acd37b20a0;  1 drivers
v000001acd3604cf0_0 .net *"_ivl_6", 31 0, L_000001acd37b1c10;  1 drivers
v000001acd36050b0_0 .net "clk_1kHz", 0 0, v000001acd37abf60_0;  1 drivers
v000001acd3604d90_0 .var "digit_sel", 1 0;
v000001acd3604ed0_0 .var "digit_value", 3 0;
v000001acd36042f0_0 .net "enable", 0 0, v000001acd37ab420_0;  alias, 1 drivers
v000001acd3604610_0 .net "min_tens", 3 0, L_000001acd37b1d50;  1 drivers
v000001acd3604250_0 .net "min_units", 3 0, L_000001acd380b100;  1 drivers
v000001acd3604390_0 .net "minutes", 3 0, v000001acd37abce0_0;  alias, 1 drivers
v000001acd36044d0_0 .var "minutes_reg", 3 0;
v000001acd3604570_0 .net "rst", 0 0, v000001acd37ac640_0;  1 drivers
v000001acd36046b0_0 .net "sec_tens", 3 0, L_000001acd380a480;  1 drivers
v000001acd3604750_0 .net "sec_units", 3 0, L_000001acd380ac00;  1 drivers
v000001acd36047f0_0 .net "seconds", 5 0, v000001acd37abb00_0;  alias, 1 drivers
v000001acd3604890_0 .var "seconds_reg", 5 0;
v000001acd37abba0_0 .var "segments", 6 0;
E_000001acd361f850 .event posedge, v000001acd36050b0_0;
L_000001acd37b1b70 .concat [ 4 28 0 0], v000001acd36044d0_0, L_000001acd37b2058;
L_000001acd37b1c10 .arith/div 32, L_000001acd37b1b70, L_000001acd37b20a0;
L_000001acd37b1d50 .part L_000001acd37b1c10, 0, 4;
L_000001acd380b060 .concat [ 4 28 0 0], v000001acd36044d0_0, L_000001acd37b20e8;
L_000001acd380b9c0 .arith/mod 32, L_000001acd380b060, L_000001acd37b2130;
L_000001acd380b100 .part L_000001acd380b9c0, 0, 4;
L_000001acd380a2a0 .concat [ 6 26 0 0], v000001acd3604890_0, L_000001acd37b2178;
L_000001acd380a340 .arith/div 32, L_000001acd380a2a0, L_000001acd37b21c0;
L_000001acd380a480 .part L_000001acd380a340, 0, 4;
L_000001acd380b380 .concat [ 6 26 0 0], v000001acd3604890_0, L_000001acd37b2208;
L_000001acd380b2e0 .arith/mod 32, L_000001acd380b380, L_000001acd37b2250;
L_000001acd380ac00 .part L_000001acd380b2e0, 0, 4;
S_000001acd363a4e0 .scope module, "dut_fsm" "fsm" 2 70, 3 72 0, S_000001acd36130e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "brake_btn";
    .port_info 3 /INPUT 1 "emergency_btn";
    .port_info 4 /INPUT 1 "reverse_sw";
    .port_info 5 /INPUT 1 "left_sw";
    .port_info 6 /INPUT 1 "right_sw";
    .port_info 7 /INPUT 1 "four_way_sw";
    .port_info 8 /INPUT 1 "blink";
    .port_info 9 /OUTPUT 5 "leds";
    .port_info 10 /OUTPUT 1 "emergency_active";
P_000001acd365b8e0 .param/l "EMERGENCY" 1 3 89, C4<000>;
P_000001acd365b918 .param/l "FOUR_WAY" 1 3 92, C4<011>;
P_000001acd365b950 .param/l "LEFT_TURN" 1 3 90, C4<001>;
P_000001acd365b988 .param/l "NORMAL" 1 3 93, C4<100>;
P_000001acd365b9c0 .param/l "RIGHT_TURN" 1 3 91, C4<010>;
v000001acd37ab100_0 .net "blink", 0 0, v000001acd37ac320_0;  1 drivers
v000001acd37ac280_0 .net "brake_btn", 0 0, v000001acd37ab560_0;  1 drivers
v000001acd37ace60_0 .net "clk", 0 0, v000001acd37ab1a0_0;  1 drivers
v000001acd37ab920_0 .var "current_state", 2 0;
v000001acd37ab420_0 .var "emergency_active", 0 0;
v000001acd37acf00_0 .net "emergency_btn", 0 0, L_000001acd365ca00;  alias, 1 drivers
v000001acd37ac5a0_0 .net "four_way_sw", 0 0, v000001acd37acaa0_0;  1 drivers
v000001acd37abd80_0 .var "leds", 4 0;
v000001acd37ab880_0 .net "left_sw", 0 0, v000001acd37ab7e0_0;  1 drivers
v000001acd37abec0_0 .var "next_state", 2 0;
v000001acd37ab600_0 .net "reverse_sw", 0 0, v000001acd37ac500_0;  1 drivers
v000001acd37ab6a0_0 .net "right_sw", 0 0, v000001acd37ac140_0;  1 drivers
v000001acd37ac8c0_0 .net "rst", 0 0, v000001acd37ac1e0_0;  1 drivers
v000001acd37ac6e0_0 .var "turn_leds", 1 0;
E_000001acd361edd0/0 .event anyedge, v000001acd37ab920_0, v000001acd37ab100_0, v000001acd37ac6e0_0, v000001acd37ab600_0;
E_000001acd361edd0/1 .event anyedge, v000001acd37ac280_0;
E_000001acd361edd0 .event/or E_000001acd361edd0/0, E_000001acd361edd0/1;
E_000001acd361f190/0 .event anyedge, v000001acd37ab920_0, v000001acd37acf00_0, v000001acd37ac5a0_0, v000001acd37ab880_0;
E_000001acd361f190/1 .event anyedge, v000001acd37ab6a0_0;
E_000001acd361f190 .event/or E_000001acd361f190/0, E_000001acd361f190/1;
E_000001acd361f410 .event posedge, v000001acd37ace60_0;
S_000001acd36440a0 .scope module, "dut_timer" "emergency_timer" 2 89, 3 168 0, S_000001acd36130e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_as";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "minutes";
    .port_info 4 /OUTPUT 6 "seconds";
v000001acd37ab4c0_0 .net "clk", 0 0, v000001acd37ac320_0;  alias, 1 drivers
v000001acd37ac3c0_0 .net "enable", 0 0, v000001acd37ab420_0;  alias, 1 drivers
v000001acd37abce0_0 .var "minutes", 3 0;
v000001acd37acdc0_0 .net "reset_as", 0 0, L_000001acd365cca0;  1 drivers
v000001acd37aba60_0 .var "reset_sync", 0 0;
v000001acd37abb00_0 .var "seconds", 5 0;
E_000001acd361f350 .event posedge, v000001acd37ab100_0;
S_000001acd3618020 .scope module, "top" "top" 3 262;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK100MHZ";
    .port_info 1 /INPUT 1 "BTNC";
    .port_info 2 /INPUT 1 "BTNU";
    .port_info 3 /INPUT 1 "BTNL";
    .port_info 4 /INPUT 16 "swt";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 16 "led";
    .port_info 7 /OUTPUT 8 "AN";
    .port_info 8 /OUTPUT 7 "segments";
L_000001acd365c760 .functor AND 1, v000001acd37ad070_0, v000001acd37ae510_0, C4<1>, C4<1>;
L_000001acd365d170 .functor NOT 1, v000001acd37b15d0_0, C4<0>, C4<0>, C4<0>;
L_000001acd365d250 .functor OR 1, L_000001acd380b560, L_000001acd380a840, C4<0>, C4<0>;
v000001acd37b08b0_0 .net "AN", 7 0, v000001acd37adcf0_0;  1 drivers
o000001acd3754fc8 .functor BUFZ 1, C4<z>; HiZ drive
v000001acd37b09f0_0 .net "BTNC", 0 0, o000001acd3754fc8;  0 drivers
o000001acd3755118 .functor BUFZ 1, C4<z>; HiZ drive
v000001acd37b1f30_0 .net "BTNL", 0 0, o000001acd3755118;  0 drivers
o000001acd37553b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001acd37b17b0_0 .net "BTNU", 0 0, o000001acd37553b8;  0 drivers
o000001acd3754de8 .functor BUFZ 1, C4<z>; HiZ drive
v000001acd37b1990_0 .net "CLK100MHZ", 0 0, o000001acd3754de8;  0 drivers
v000001acd37b03b0_0 .net *"_ivl_15", 0 0, L_000001acd380b1a0;  1 drivers
v000001acd37b0630_0 .net *"_ivl_19", 0 0, L_000001acd380bb00;  1 drivers
v000001acd37b12b0_0 .net *"_ivl_23", 0 0, L_000001acd380b560;  1 drivers
v000001acd37b0450_0 .net *"_ivl_25", 0 0, L_000001acd380a840;  1 drivers
v000001acd37b1350_0 .net *"_ivl_26", 0 0, L_000001acd365d250;  1 drivers
v000001acd37b0090_0 .net *"_ivl_31", 0 0, L_000001acd380a8e0;  1 drivers
v000001acd37b0b30_0 .net *"_ivl_35", 0 0, L_000001acd380b740;  1 drivers
v000001acd37b06d0_0 .net *"_ivl_39", 0 0, L_000001acd380a200;  1 drivers
L_000001acd37b24d8 .functor BUFT 1, C4<zzzz>, C4<0>, C4<0>, C4<0>;
v000001acd37b0270_0 .net *"_ivl_42", 3 0, L_000001acd37b24d8;  1 drivers
o000001acd3756258 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
; Elide local net with no drivers, v000001acd37b0a90_0 name=_ivl_44
v000001acd37b0bd0_0 .net "brake_debounced", 0 0, v000001acd37ab240_0;  1 drivers
v000001acd37b13f0_0 .net "btnl_debounced", 0 0, v000001acd37ae510_0;  1 drivers
v000001acd37b0d10_0 .net "btnu_debounced", 0 0, v000001acd37ad070_0;  1 drivers
v000001acd37b1670_0 .net "clk_1Hz", 0 0, v000001acd37ac820_0;  1 drivers
v000001acd37b1850_0 .net "clk_1kHz", 0 0, v000001acd37ac960_0;  1 drivers
v000001acd37b1710_0 .net "emergency_active", 0 0, v000001acd37b15d0_0;  1 drivers
v000001acd37b0db0_0 .net "emergency_btn", 0 0, L_000001acd365c760;  1 drivers
v000001acd37b0e50_0 .net "led", 15 0, L_000001acd380a980;  1 drivers
v000001acd37b10d0_0 .net "leds_fsm", 4 0, v000001acd37b1170_0;  1 drivers
v000001acd37b1a30_0 .net "minutes", 3 0, v000001acd37b01d0_0;  1 drivers
v000001acd37b0f90_0 .net "reverse_debounced", 0 0, v000001acd37ad250_0;  1 drivers
o000001acd3754ed8 .functor BUFZ 1, C4<z>; HiZ drive
v000001acd37b1030_0 .net "rst", 0 0, o000001acd3754ed8;  0 drivers
v000001acd37b1cb0_0 .net "seconds", 5 0, v000001acd37b1530_0;  1 drivers
v000001acd37b18f0_0 .net "segments", 6 0, v000001acd37adf70_0;  1 drivers
o000001acd37562b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001acd37b1ad0_0 .net "swt", 15 0, o000001acd37562b8;  0 drivers
L_000001acd380bec0 .part o000001acd37562b8, 8, 1;
L_000001acd380ab60 .part o000001acd37562b8, 15, 1;
L_000001acd380bf60 .part o000001acd37562b8, 0, 1;
L_000001acd380a520 .part o000001acd37562b8, 7, 1;
L_000001acd380b1a0 .part v000001acd37b1170_0, 2, 1;
L_000001acd380bb00 .part v000001acd37b1170_0, 3, 1;
L_000001acd380b560 .part v000001acd37b1170_0, 2, 1;
L_000001acd380a840 .part v000001acd37b1170_0, 3, 1;
L_000001acd380a8e0 .part v000001acd37b1170_0, 0, 1;
L_000001acd380b740 .part v000001acd37b1170_0, 1, 1;
L_000001acd380a200 .part v000001acd37b1170_0, 4, 1;
LS_000001acd380a980_0_0 .concat [ 1 1 4 1], L_000001acd380b1a0, L_000001acd380a8e0, L_000001acd37b24d8, L_000001acd380a200;
LS_000001acd380a980_0_4 .concat [ 1 6 1 1], L_000001acd365d250, o000001acd3756258, L_000001acd380b740, L_000001acd380bb00;
L_000001acd380a980 .concat [ 7 9 0 0], LS_000001acd380a980_0_0, LS_000001acd380a980_0_4;
S_000001acd3636c80 .scope module, "clk_div" "clock_divider" 3 280, 3 30 0, S_000001acd3618020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "clk_1Hz";
    .port_info 3 /OUTPUT 1 "clk_1kHz";
v000001acd37ac780_0 .net "clk", 0 0, o000001acd3754de8;  alias, 0 drivers
v000001acd37ac820_0 .var "clk_1Hz", 0 0;
v000001acd37ac960_0 .var "clk_1kHz", 0 0;
v000001acd37aca00_0 .var "counter_1Hz", 26 0;
v000001acd37acbe0_0 .var "counter_1kHz", 16 0;
v000001acd37ab060_0 .net "rst", 0 0, o000001acd3754ed8;  alias, 0 drivers
E_000001acd361f510 .event posedge, v000001acd37ac780_0;
S_000001acd3609300 .scope module, "deb_brake" "debouncer" 3 283, 3 4 0, S_000001acd3618020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "btn_in";
    .port_info 3 /OUTPUT 1 "btn_out";
v000001acd37acc80_0 .net "btn_in", 0 0, o000001acd3754fc8;  alias, 0 drivers
v000001acd37ab240_0 .var "btn_out", 0 0;
v000001acd37acd20_0 .net "clk", 0 0, o000001acd3754de8;  alias, 0 drivers
v000001acd37ab380_0 .var "counter", 20 0;
v000001acd37ad4d0_0 .net "rst", 0 0, o000001acd3754ed8;  alias, 0 drivers
S_000001acd3611660 .scope module, "deb_l" "debouncer" 3 286, 3 4 0, S_000001acd3618020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "btn_in";
    .port_info 3 /OUTPUT 1 "btn_out";
v000001acd37aee70_0 .net "btn_in", 0 0, o000001acd3755118;  alias, 0 drivers
v000001acd37ae510_0 .var "btn_out", 0 0;
v000001acd37ae650_0 .net "clk", 0 0, o000001acd3754de8;  alias, 0 drivers
v000001acd37ad610_0 .var "counter", 20 0;
v000001acd37ae5b0_0 .net "rst", 0 0, o000001acd3754ed8;  alias, 0 drivers
S_000001acd36470c0 .scope module, "deb_reverse" "debouncer" 3 284, 3 4 0, S_000001acd3618020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "btn_in";
    .port_info 3 /OUTPUT 1 "btn_out";
v000001acd37ae6f0_0 .net "btn_in", 0 0, L_000001acd380bec0;  1 drivers
v000001acd37ad250_0 .var "btn_out", 0 0;
v000001acd37ad570_0 .net "clk", 0 0, o000001acd3754de8;  alias, 0 drivers
v000001acd37ad2f0_0 .var "counter", 20 0;
v000001acd37aeab0_0 .net "rst", 0 0, o000001acd3754ed8;  alias, 0 drivers
S_000001acd3646260 .scope module, "deb_u" "debouncer" 3 285, 3 4 0, S_000001acd3618020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "btn_in";
    .port_info 3 /OUTPUT 1 "btn_out";
v000001acd37adbb0_0 .net "btn_in", 0 0, o000001acd37553b8;  alias, 0 drivers
v000001acd37ad070_0 .var "btn_out", 0 0;
v000001acd37aebf0_0 .net "clk", 0 0, o000001acd3754de8;  alias, 0 drivers
v000001acd37aec90_0 .var "counter", 20 0;
v000001acd37adc50_0 .net "rst", 0 0, o000001acd3754ed8;  alias, 0 drivers
S_000001acd362b0e0 .scope module, "display" "seven_seg_driver" 3 309, 3 196 0, S_000001acd3618020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_1kHz";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 4 "minutes";
    .port_info 4 /INPUT 6 "seconds";
    .port_info 5 /OUTPUT 8 "AN";
    .port_info 6 /OUTPUT 7 "segments";
v000001acd37adcf0_0 .var "AN", 7 0;
v000001acd37aef10_0 .net *"_ivl_0", 31 0, L_000001acd380a5c0;  1 drivers
v000001acd37ae790_0 .net *"_ivl_10", 31 0, L_000001acd380a3e0;  1 drivers
L_000001acd37b2328 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001acd37ae830_0 .net *"_ivl_13", 27 0, L_000001acd37b2328;  1 drivers
L_000001acd37b2370 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001acd37ae8d0_0 .net/2u *"_ivl_14", 31 0, L_000001acd37b2370;  1 drivers
v000001acd37ae3d0_0 .net *"_ivl_16", 31 0, L_000001acd380b7e0;  1 drivers
v000001acd37ad110_0 .net *"_ivl_20", 31 0, L_000001acd380aca0;  1 drivers
L_000001acd37b23b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001acd37ad1b0_0 .net *"_ivl_23", 25 0, L_000001acd37b23b8;  1 drivers
L_000001acd37b2400 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001acd37ae970_0 .net/2u *"_ivl_24", 31 0, L_000001acd37b2400;  1 drivers
v000001acd37add90_0 .net *"_ivl_26", 31 0, L_000001acd380b600;  1 drivers
L_000001acd37b2298 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001acd37aeb50_0 .net *"_ivl_3", 27 0, L_000001acd37b2298;  1 drivers
v000001acd37ad390_0 .net *"_ivl_30", 31 0, L_000001acd380a700;  1 drivers
L_000001acd37b2448 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001acd37ade30_0 .net *"_ivl_33", 25 0, L_000001acd37b2448;  1 drivers
L_000001acd37b2490 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001acd37ad750_0 .net/2u *"_ivl_34", 31 0, L_000001acd37b2490;  1 drivers
v000001acd37ae010_0 .net *"_ivl_36", 31 0, L_000001acd380b880;  1 drivers
L_000001acd37b22e0 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v000001acd37ad430_0 .net/2u *"_ivl_4", 31 0, L_000001acd37b22e0;  1 drivers
v000001acd37ada70_0 .net *"_ivl_6", 31 0, L_000001acd380a0c0;  1 drivers
v000001acd37aded0_0 .net "clk_1kHz", 0 0, v000001acd37ac960_0;  alias, 1 drivers
v000001acd37aed30_0 .var "digit_sel", 1 0;
v000001acd37ad6b0_0 .var "digit_value", 3 0;
v000001acd37ad9d0_0 .net "enable", 0 0, v000001acd37b15d0_0;  alias, 1 drivers
v000001acd37ad7f0_0 .net "min_tens", 3 0, L_000001acd380a660;  1 drivers
v000001acd37ae0b0_0 .net "min_units", 3 0, L_000001acd380ad40;  1 drivers
v000001acd37ae150_0 .net "minutes", 3 0, v000001acd37b01d0_0;  alias, 1 drivers
v000001acd37ae330_0 .var "minutes_reg", 3 0;
v000001acd37aea10_0 .net "rst", 0 0, o000001acd3754ed8;  alias, 0 drivers
v000001acd37ad890_0 .net "sec_tens", 3 0, L_000001acd380a160;  1 drivers
v000001acd37ad930_0 .net "sec_units", 3 0, L_000001acd380a7a0;  1 drivers
v000001acd37aedd0_0 .net "seconds", 5 0, v000001acd37b1530_0;  alias, 1 drivers
v000001acd37adb10_0 .var "seconds_reg", 5 0;
v000001acd37adf70_0 .var "segments", 6 0;
E_000001acd3620090 .event posedge, v000001acd37ac960_0;
L_000001acd380a5c0 .concat [ 4 28 0 0], v000001acd37ae330_0, L_000001acd37b2298;
L_000001acd380a0c0 .arith/div 32, L_000001acd380a5c0, L_000001acd37b22e0;
L_000001acd380a660 .part L_000001acd380a0c0, 0, 4;
L_000001acd380a3e0 .concat [ 4 28 0 0], v000001acd37ae330_0, L_000001acd37b2328;
L_000001acd380b7e0 .arith/mod 32, L_000001acd380a3e0, L_000001acd37b2370;
L_000001acd380ad40 .part L_000001acd380b7e0, 0, 4;
L_000001acd380aca0 .concat [ 6 26 0 0], v000001acd37adb10_0, L_000001acd37b23b8;
L_000001acd380b600 .arith/div 32, L_000001acd380aca0, L_000001acd37b2400;
L_000001acd380a160 .part L_000001acd380b600, 0, 4;
L_000001acd380a700 .concat [ 6 26 0 0], v000001acd37adb10_0, L_000001acd37b2448;
L_000001acd380b880 .arith/mod 32, L_000001acd380a700, L_000001acd37b2490;
L_000001acd380a7a0 .part L_000001acd380b880, 0, 4;
S_000001acd3632b60 .scope module, "fsm_inst" "fsm" 3 291, 3 72 0, S_000001acd3618020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "brake_btn";
    .port_info 3 /INPUT 1 "emergency_btn";
    .port_info 4 /INPUT 1 "reverse_sw";
    .port_info 5 /INPUT 1 "left_sw";
    .port_info 6 /INPUT 1 "right_sw";
    .port_info 7 /INPUT 1 "four_way_sw";
    .port_info 8 /INPUT 1 "blink";
    .port_info 9 /OUTPUT 5 "leds";
    .port_info 10 /OUTPUT 1 "emergency_active";
P_000001acd365bfa0 .param/l "EMERGENCY" 1 3 89, C4<000>;
P_000001acd365bfd8 .param/l "FOUR_WAY" 1 3 92, C4<011>;
P_000001acd365c010 .param/l "LEFT_TURN" 1 3 90, C4<001>;
P_000001acd365c048 .param/l "NORMAL" 1 3 93, C4<100>;
P_000001acd365c080 .param/l "RIGHT_TURN" 1 3 91, C4<010>;
v000001acd37ae1f0_0 .net "blink", 0 0, v000001acd37ac820_0;  alias, 1 drivers
v000001acd37ae290_0 .net "brake_btn", 0 0, v000001acd37ab240_0;  alias, 1 drivers
v000001acd37ae470_0 .net "clk", 0 0, o000001acd3754de8;  alias, 0 drivers
v000001acd37b0810_0 .var "current_state", 2 0;
v000001acd37b15d0_0 .var "emergency_active", 0 0;
v000001acd37b0310_0 .net "emergency_btn", 0 0, L_000001acd365c760;  alias, 1 drivers
v000001acd37b1210_0 .net "four_way_sw", 0 0, L_000001acd380a520;  1 drivers
v000001acd37b1170_0 .var "leds", 4 0;
v000001acd37b1df0_0 .net "left_sw", 0 0, L_000001acd380ab60;  1 drivers
v000001acd37b1490_0 .var "next_state", 2 0;
v000001acd37b0770_0 .net "reverse_sw", 0 0, v000001acd37ad250_0;  alias, 1 drivers
v000001acd37b0c70_0 .net "right_sw", 0 0, L_000001acd380bf60;  1 drivers
v000001acd37b04f0_0 .net "rst", 0 0, o000001acd3754ed8;  alias, 0 drivers
v000001acd37b1e90_0 .var "turn_leds", 1 0;
E_000001acd361fd90/0 .event anyedge, v000001acd37b0810_0, v000001acd37ac820_0, v000001acd37b1e90_0, v000001acd37ad250_0;
E_000001acd361fd90/1 .event anyedge, v000001acd37ab240_0;
E_000001acd361fd90 .event/or E_000001acd361fd90/0, E_000001acd361fd90/1;
E_000001acd3621090/0 .event anyedge, v000001acd37b0810_0, v000001acd37b0310_0, v000001acd37b1210_0, v000001acd37b1df0_0;
E_000001acd3621090/1 .event anyedge, v000001acd37b0c70_0;
E_000001acd3621090 .event/or E_000001acd3621090/0, E_000001acd3621090/1;
S_000001acd3626770 .scope module, "timer" "emergency_timer" 3 306, 3 168 0, S_000001acd3618020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_as";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /OUTPUT 4 "minutes";
    .port_info 4 /OUTPUT 6 "seconds";
v000001acd37b0590_0 .net "clk", 0 0, v000001acd37ac820_0;  alias, 1 drivers
v000001acd37b0950_0 .net "enable", 0 0, v000001acd37b15d0_0;  alias, 1 drivers
v000001acd37b01d0_0 .var "minutes", 3 0;
v000001acd37b0130_0 .net "reset_as", 0 0, L_000001acd365d170;  1 drivers
v000001acd37b0ef0_0 .var "reset_sync", 0 0;
v000001acd37b1530_0 .var "seconds", 5 0;
E_000001acd36216d0 .event posedge, v000001acd37ac820_0;
    .scope S_000001acd363a4e0;
T_0 ;
    %wait E_000001acd361f410;
    %load/vec4 v000001acd37ac8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001acd37ab920_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001acd37abec0_0;
    %assign/vec4 v000001acd37ab920_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001acd363a4e0;
T_1 ;
    %wait E_000001acd361f190;
    %load/vec4 v000001acd37ab920_0;
    %store/vec4 v000001acd37abec0_0, 0, 3;
    %load/vec4 v000001acd37acf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001acd37ab920_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_1.2, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v000001acd37abec0_0, 0, 3;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001acd37ab920_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000001acd37ab920_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.6 ;
    %load/vec4 v000001acd37ac5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001acd37abec0_0, 0, 3;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v000001acd37ab880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001acd37abec0_0, 0, 3;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v000001acd37ab6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001acd37abec0_0, 0, 3;
T_1.15 ;
T_1.14 ;
T_1.12 ;
    %jmp T_1.10;
T_1.7 ;
    %load/vec4 v000001acd37ab880_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.19, 9;
    %load/vec4 v000001acd37ac5a0_0;
    %nor/r;
    %and;
T_1.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001acd37abec0_0, 0, 3;
T_1.17 ;
    %jmp T_1.10;
T_1.8 ;
    %load/vec4 v000001acd37ab6a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.22, 9;
    %load/vec4 v000001acd37ac5a0_0;
    %nor/r;
    %and;
T_1.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001acd37abec0_0, 0, 3;
T_1.20 ;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v000001acd37ac5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001acd37abec0_0, 0, 3;
T_1.23 ;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001acd363a4e0;
T_2 ;
    %wait E_000001acd361edd0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001acd37abd80_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ab420_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001acd37ac6e0_0, 0, 2;
    %load/vec4 v000001acd37ab920_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001acd37ac6e0_0, 0, 2;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000001acd37ab100_0;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001acd37ac6e0_0, 0, 2;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001acd37ab100_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001acd37ac6e0_0, 0, 2;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000001acd37ab100_0;
    %load/vec4 v000001acd37ab100_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001acd37ac6e0_0, 0, 2;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000001acd37ab100_0;
    %load/vec4 v000001acd37ab100_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001acd37ac6e0_0, 0, 2;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v000001acd37ab920_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37ab420_0, 0, 1;
    %load/vec4 v000001acd37ac6e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37abd80_0, 4, 1;
    %load/vec4 v000001acd37ac6e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37abd80_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37abd80_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37abd80_0, 4, 1;
    %load/vec4 v000001acd37ab600_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37abd80_0, 4, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ab420_0, 0, 1;
    %load/vec4 v000001acd37ac6e0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37abd80_0, 4, 1;
    %load/vec4 v000001acd37ac6e0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37abd80_0, 4, 1;
    %load/vec4 v000001acd37ac280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37abd80_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37abd80_0, 4, 1;
T_2.8 ;
    %load/vec4 v000001acd37ab600_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37abd80_0, 4, 1;
T_2.7 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001acd36440a0;
T_3 ;
    %wait E_000001acd361f350;
    %load/vec4 v000001acd37acdc0_0;
    %assign/vec4 v000001acd37aba60_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001acd36440a0;
T_4 ;
    %wait E_000001acd361f350;
    %load/vec4 v000001acd37aba60_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.2, 8;
    %load/vec4 v000001acd37ac3c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.2;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001acd37abce0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001acd37abb00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001acd37ac3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %load/vec4 v000001acd37abb00_0;
    %pad/u 32;
    %cmpi/e 59, 0, 32;
    %jmp/0xz  T_4.5, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001acd37abb00_0, 0;
    %load/vec4 v000001acd37abce0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %load/vec4 v000001acd37abce0_0;
    %addi 1, 0, 4;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %assign/vec4 v000001acd37abce0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v000001acd37abb00_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001acd37abb00_0, 0;
T_4.6 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001acd3615290;
T_5 ;
    %wait E_000001acd361f850;
    %load/vec4 v000001acd3604570_0;
    %flag_set/vec4 8;
    %jmp/1 T_5.2, 8;
    %load/vec4 v000001acd36042f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.2;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001acd3604d90_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001acd36538d0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v000001acd37abba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001acd36044d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001acd3604890_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001acd3604390_0;
    %assign/vec4 v000001acd36044d0_0, 0;
    %load/vec4 v000001acd36047f0_0;
    %assign/vec4 v000001acd3604890_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001acd36538d0_0, 0;
    %load/vec4 v000001acd3604d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.3 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v000001acd36538d0_0, 0;
    %load/vec4 v000001acd3604750_0;
    %store/vec4 v000001acd3604ed0_0, 0, 4;
    %jmp T_5.7;
T_5.4 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v000001acd36538d0_0, 0;
    %load/vec4 v000001acd36046b0_0;
    %store/vec4 v000001acd3604ed0_0, 0, 4;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v000001acd36538d0_0, 0;
    %load/vec4 v000001acd3604250_0;
    %store/vec4 v000001acd3604ed0_0, 0, 4;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 247, 0, 8;
    %assign/vec4 v000001acd36538d0_0, 0;
    %load/vec4 v000001acd3604610_0;
    %store/vec4 v000001acd3604ed0_0, 0, 4;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %load/vec4 v000001acd3604ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v000001acd37abba0_0, 0;
    %jmp T_5.19;
T_5.8 ;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v000001acd37abba0_0, 0;
    %jmp T_5.19;
T_5.9 ;
    %pushi/vec4 121, 0, 7;
    %assign/vec4 v000001acd37abba0_0, 0;
    %jmp T_5.19;
T_5.10 ;
    %pushi/vec4 36, 0, 7;
    %assign/vec4 v000001acd37abba0_0, 0;
    %jmp T_5.19;
T_5.11 ;
    %pushi/vec4 48, 0, 7;
    %assign/vec4 v000001acd37abba0_0, 0;
    %jmp T_5.19;
T_5.12 ;
    %pushi/vec4 25, 0, 7;
    %assign/vec4 v000001acd37abba0_0, 0;
    %jmp T_5.19;
T_5.13 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v000001acd37abba0_0, 0;
    %jmp T_5.19;
T_5.14 ;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v000001acd37abba0_0, 0;
    %jmp T_5.19;
T_5.15 ;
    %pushi/vec4 120, 0, 7;
    %assign/vec4 v000001acd37abba0_0, 0;
    %jmp T_5.19;
T_5.16 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001acd37abba0_0, 0;
    %jmp T_5.19;
T_5.17 ;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v000001acd37abba0_0, 0;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %load/vec4 v000001acd3604d90_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001acd3604d90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001acd36130e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ab1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ac320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37abf60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37ac1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37ac640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ab560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ac500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ab7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ac140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37acaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37abe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37abc40_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001acd36130e0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v000001acd37ab1a0_0;
    %inv;
    %store/vec4 v000001acd37ab1a0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001acd36130e0;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v000001acd37ac320_0;
    %inv;
    %store/vec4 v000001acd37ac320_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001acd36130e0;
T_9 ;
    %delay 1000, 0;
    %load/vec4 v000001acd37abf60_0;
    %inv;
    %store/vec4 v000001acd37abf60_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001acd36130e0;
T_10 ;
    %vpi_call 2 63 "$dumpfile", "waveform_tb.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001acd36130e0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001acd36130e0;
T_11 ;
    %vpi_call 2 115 "$display", "\012============== START FSM TESTS ==============\012" {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37ac1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ab560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ac500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ab7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ac140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37acaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37abe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37abc40_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ac1e0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 127 "$display", "[1) RESET] Inputs = 0, Expected leds_fsm = 00000, emergency_active = 0" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ac000_0;
    %cmpi/e 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_11.2, 4;
    %load/vec4 v000001acd37ab740_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %vpi_call 2 129 "$display", "    --> TEST RESET PASSED\012" {0 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call 2 131 "$display", "    --> TEST RESET FAILED: leds_fsm = %05b, emergency_active = %b\012", v000001acd37ac000_0, v000001acd37ab740_0 {0 0 0};
T_11.1 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37ab560_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 135 "$display", "[2) BRAKE ON] brake_btn=1, Expected brake_right=1, brake_left=1" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.5, 4;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.3, 8;
    %vpi_call 2 137 "$display", "    --> TEST BRAKE PASSED\012" {0 0 0};
    %jmp T_11.4;
T_11.3 ;
    %vpi_call 2 139 "$display", "    --> TEST BRAKE FAILED: leds_fsm = %05b\012", v000001acd37ac000_0 {0 0 0};
T_11.4 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ab560_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 141 "$display", "[2) BRAKE OFF] brake_btn=0, Expected leds_fsm = 00000" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ac000_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_11.6, 4;
    %vpi_call 2 143 "$display", "    --> TEST BRAKE OFF PASSED\012" {0 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call 2 145 "$display", "    --> TEST BRAKE OFF FAILED: leds_fsm = %05b\012", v000001acd37ac000_0 {0 0 0};
T_11.7 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37ab7e0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 149 "$display", "[3) LEFT TURN ON] left_sw=1, Expected turn_left blinking" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_11.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.9, 5;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001acd361f350;
    %delay 1000, 0;
    %vpi_call 2 153 "$display", "    blink=%b -> turn_left=%b, leds_fsm = %05b", v000001acd37ac320_0, &PV<v000001acd37ac000_0, 1, 1>, v000001acd37ac000_0 {0 0 0};
    %jmp T_11.8;
T_11.9 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_11.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_11.12;
    %jmp/0xz  T_11.10, 4;
    %vpi_call 2 158 "$display", "    --> TEST LEFT TURN PASSED\012" {0 0 0};
    %jmp T_11.11;
T_11.10 ;
    %vpi_call 2 160 "$display", "    --> TEST LEFT TURN FAILED: leds_fsm = %05b\012", v000001acd37ac000_0 {0 0 0};
T_11.11 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ab7e0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 162 "$display", "[3) LEFT TURN OFF] left_sw=0, Expected leds_fsm = 00000" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ac000_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_11.13, 4;
    %vpi_call 2 164 "$display", "    --> TEST LEFT TURN OFF PASSED\012" {0 0 0};
    %jmp T_11.14;
T_11.13 ;
    %vpi_call 2 166 "$display", "    --> TEST LEFT TURN OFF FAILED: leds_fsm = %05b\012", v000001acd37ac000_0 {0 0 0};
T_11.14 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37ac140_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 170 "$display", "[4) RIGHT TURN ON] right_sw=1, Expected turn_right blinking" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_11.15 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.16, 5;
    %jmp/1 T_11.16, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001acd361f350;
    %delay 1000, 0;
    %vpi_call 2 173 "$display", "    blink=%b -> turn_right=%b, leds_fsm = %05b", v000001acd37ac320_0, &PV<v000001acd37ac000_0, 0, 1>, v000001acd37ac000_0 {0 0 0};
    %jmp T_11.15;
T_11.16 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_11.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_11.19;
    %jmp/0xz  T_11.17, 4;
    %vpi_call 2 177 "$display", "    --> TEST RIGHT TURN PASSED\012" {0 0 0};
    %jmp T_11.18;
T_11.17 ;
    %vpi_call 2 179 "$display", "    --> TEST RIGHT TURN FAILED: leds_fsm = %05b\012", v000001acd37ac000_0 {0 0 0};
T_11.18 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ac140_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 181 "$display", "[4) RIGHT TURN OFF] right_sw=0, Expected leds_fsm = 00000" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ac000_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_11.20, 4;
    %vpi_call 2 183 "$display", "    --> TEST RIGHT TURN OFF PASSED\012" {0 0 0};
    %jmp T_11.21;
T_11.20 ;
    %vpi_call 2 185 "$display", "    --> TEST RIGHT TURN OFF FAILED: leds_fsm = %05b\012", v000001acd37ac000_0 {0 0 0};
T_11.21 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37acaa0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 189 "$display", "[5) HAZARD ON] four_way_sw=1, Expected turn_left+turn_right blinking simultaneously" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_11.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.23, 5;
    %jmp/1 T_11.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001acd361f350;
    %delay 1000, 0;
    %vpi_call 2 192 "$display", "    blink=%b -> turn_left=%b, turn_right=%b, leds_fsm = %05b", v000001acd37ac320_0, &PV<v000001acd37ac000_0, 1, 1>, &PV<v000001acd37ac000_0, 0, 1>, v000001acd37ac000_0 {0 0 0};
    %jmp T_11.22;
T_11.23 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_11.27, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 9;
T_11.27;
    %flag_get/vec4 4;
    %jmp/0 T_11.26, 4;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_11.28, 4;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_11.28;
    %and;
T_11.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.24, 8;
    %vpi_call 2 197 "$display", "    --> TEST HAZARD PASSED\012" {0 0 0};
    %jmp T_11.25;
T_11.24 ;
    %vpi_call 2 199 "$display", "    --> TEST HAZARD FAILED: leds_fsm = %05b\012", v000001acd37ac000_0 {0 0 0};
T_11.25 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37acaa0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 201 "$display", "[5) HAZARD OFF] four_way_sw=0, Expected leds_fsm = 00000" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ac000_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_11.29, 4;
    %vpi_call 2 203 "$display", "    --> TEST HAZARD OFF PASSED\012" {0 0 0};
    %jmp T_11.30;
T_11.29 ;
    %vpi_call 2 205 "$display", "    --> TEST HAZARD OFF FAILED: leds_fsm = %05b\012", v000001acd37ac000_0 {0 0 0};
T_11.30 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37ac500_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 209 "$display", "[6) REVERSE ON] reverse_sw=1, Expected reverse = 1 (leds_fsm[4])" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.31, 4;
    %vpi_call 2 211 "$display", "    --> TEST REVERSE PASSED\012" {0 0 0};
    %jmp T_11.32;
T_11.31 ;
    %vpi_call 2 213 "$display", "    --> TEST REVERSE FAILED: leds_fsm = %05b\012", v000001acd37ac000_0 {0 0 0};
T_11.32 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ac500_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 215 "$display", "[6) REVERSE OFF] reverse_sw=0, Expected leds_fsm = 00000" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ac000_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_11.33, 4;
    %vpi_call 2 217 "$display", "    --> TEST REVERSE OFF PASSED\012" {0 0 0};
    %jmp T_11.34;
T_11.33 ;
    %vpi_call 2 219 "$display", "    --> TEST REVERSE OFF FAILED: leds_fsm = %05b\012", v000001acd37ac000_0 {0 0 0};
T_11.34 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37ab560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37ab7e0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 223 "$display", "[7) CONCURRENT ON] brake=1 + left=1, Expected: turn_left blinking + brakes steady" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_11.35 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.36, 5;
    %jmp/1 T_11.36, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001acd361f350;
    %delay 1000, 0;
    %vpi_call 2 226 "$display", "    blink=%b -> turn_left=%b, brake_right=%b, brake_left=%b, leds_fsm = %05b", v000001acd37ac320_0, &PV<v000001acd37ac000_0, 1, 1>, &PV<v000001acd37ac000_0, 2, 1>, &PV<v000001acd37ac000_0, 3, 1>, v000001acd37ac000_0 {0 0 0};
    %jmp T_11.35;
T_11.36 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.40, 4;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.40;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.39, 9;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_11.41, 4;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_11.41;
    %and;
T_11.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.37, 8;
    %vpi_call 2 231 "$display", "    --> TEST CONCURRENT PASSED\012" {0 0 0};
    %jmp T_11.38;
T_11.37 ;
    %vpi_call 2 233 "$display", "    --> TEST CONCURRENT FAILED: leds_fsm = %05b\012", v000001acd37ac000_0 {0 0 0};
T_11.38 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ab560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ab7e0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 235 "$display", "[7) CONCURRENT OFF] brake=0 + left=0, Expected leds_fsm = 00000" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ac000_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_11.42, 4;
    %vpi_call 2 237 "$display", "    --> TEST CONCURRENT OFF PASSED\012" {0 0 0};
    %jmp T_11.43;
T_11.42 ;
    %vpi_call 2 239 "$display", "    --> TEST CONCURRENT OFF FAILED: leds_fsm = %05b\012", v000001acd37ac000_0 {0 0 0};
T_11.43 ;
    %vpi_call 2 242 "$display", "\012[8) Test EMERGENCY Mode]\012" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37abe20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37abc40_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 244 "$display", "[8.1) EMERGENCY ON] btnu=1 + btnl=1, Expected: emergency_active = 1" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ab740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.44, 4;
    %vpi_call 2 246 "$display", "    --> TEST EMERGENCY ON PASSED\012" {0 0 0};
    %jmp T_11.45;
T_11.44 ;
    %vpi_call 2 248 "$display", "    --> TEST EMERGENCY ON FAILED: emergency_active = %b\012", v000001acd37ab740_0 {0 0 0};
T_11.45 ;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37ac500_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 252 "$display", "[8.2) EMER + REVERSE] reverse=1, Expected: reverse=1 + turns blinking + brakes steady" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_11.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.47, 5;
    %jmp/1 T_11.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001acd361f350;
    %delay 1000, 0;
    %vpi_call 2 255 "$display", "    blink=%b -> turn_left=%b, turn_right=%b, brake_right=%b, brake_left=%b, reverse=%b, leds_fsm = %05b", v000001acd37ac320_0, &PV<v000001acd37ac000_0, 1, 1>, &PV<v000001acd37ac000_0, 0, 1>, &PV<v000001acd37ac000_0, 2, 1>, &PV<v000001acd37ac000_0, 3, 1>, &PV<v000001acd37ac000_0, 4, 1>, v000001acd37ac000_0 {0 0 0};
    %jmp T_11.46;
T_11.47 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.53, 4;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.53;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_11.52, 11;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.52;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.51, 10;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_11.54, 4;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_11.54;
    %and;
T_11.51;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.50, 9;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_11.55, 4;
    %load/vec4 v000001acd37ac000_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_11.55;
    %and;
T_11.50;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.48, 8;
    %vpi_call 2 262 "$display", "    --> TEST EMER + REVERSE PASSED\012" {0 0 0};
    %jmp T_11.49;
T_11.48 ;
    %vpi_call 2 264 "$display", "    --> TEST EMER + REVERSE FAILED: leds_fsm = %05b\012", v000001acd37ac000_0 {0 0 0};
T_11.49 ;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37abe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37abc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ac500_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 268 "$display", "[8.3) EMERGENCY OFF] btnu=0 + btnl=0, Expected: return to NORMAL state, leds_fsm = 00000" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ab740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.58, 4;
    %load/vec4 v000001acd37ac000_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.58;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.56, 8;
    %vpi_call 2 270 "$display", "    --> TEST EMERGENCY OFF PASSED\012" {0 0 0};
    %jmp T_11.57;
T_11.56 ;
    %vpi_call 2 272 "$display", "    --> TEST EMERGENCY OFF FAILED: emergency_active = %b, leds_fsm = %05b\012", v000001acd37ab740_0, v000001acd37ac000_0 {0 0 0};
T_11.57 ;
    %vpi_call 2 274 "$display", "\012============== END FSM TESTS ==============\012" {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001acd36130e0;
T_12 ;
    %delay 200000, 0;
    %vpi_call 2 283 "$display", "\012=========== START EMERGENCY_TIMER TESTS ===========\012" {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 286 "$display", "[11.1) TIMER RESET] Expected: minutes=0, seconds=0" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ac460_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.2, 4;
    %load/vec4 v000001acd37ab2e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %vpi_call 2 288 "$display", "    --> TEST TIMER RESET PASSED\012" {0 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call 2 290 "$display", "    --> TEST TIMER RESET FAILED: minutes=%0d, seconds=%0d\012", v000001acd37ac460_0, v000001acd37ab2e0_0 {0 0 0};
T_12.1 ;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v000001acd37ab420_0;
    %delay 5000, 0;
    %vpi_call 2 294 "$display", "[11.2) TIMER START] emergency_active=1, Timer should start counting" {0 0 0};
    %pushi/vec4 70, 0, 32;
T_12.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.4, 5;
    %jmp/1 T_12.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001acd361f350;
    %jmp T_12.3;
T_12.4 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 298 "$display", "[11.2) After 70 cycles] Expected: seconds=10, minutes=1" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ab2e0_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.7, 4;
    %load/vec4 v000001acd37ac460_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %vpi_call 2 300 "$display", "    --> TEST TIMER 70s PASSED\012" {0 0 0};
    %jmp T_12.6;
T_12.5 ;
    %vpi_call 2 302 "$display", "    --> TEST TIMER 70s FAILED: seconds=%0d, minutes=%0d\012", v000001acd37ab2e0_0, v000001acd37ac460_0 {0 0 0};
T_12.6 ;
    %pushi/vec4 50, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001acd361f350;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 306 "$display", "[11.2) After 120 cycles] Expected: seconds=0, minutes=2" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ab2e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.12, 4;
    %load/vec4 v000001acd37ac460_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %vpi_call 2 308 "$display", "    --> TEST TIMER 120s PASSED\012" {0 0 0};
    %jmp T_12.11;
T_12.10 ;
    %vpi_call 2 310 "$display", "    --> TEST TIMER 120s FAILED: seconds=%0d, minutes=%0d\012", v000001acd37ab2e0_0, v000001acd37ac460_0 {0 0 0};
T_12.11 ;
    %pushi/vec4 0, 0, 1;
    %force/vec4 v000001acd37ab420_0;
    %delay 5000, 0;
    %vpi_call 2 314 "$display", "[11.3) TIMER RESET (EMERGENCY OFF)] Expected: seconds=0, minutes=0" {0 0 0};
    %delay 1000, 0;
    %load/vec4 v000001acd37ab2e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_12.15, 4;
    %load/vec4 v000001acd37ac460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.13, 8;
    %vpi_call 2 316 "$display", "    --> TEST TIMER RESET (EMERGENCY OFF) PASSED\012" {0 0 0};
    %jmp T_12.14;
T_12.13 ;
    %vpi_call 2 318 "$display", "    --> TEST TIMER RESET (EMERGENCY OFF) FAILED: seconds=%0d, minutes=%0d\012", v000001acd37ab2e0_0, v000001acd37ac460_0 {0 0 0};
T_12.14 ;
    %release/reg v000001acd37ab420_0, 0, 1;
    %vpi_call 2 321 "$display", "\012=========== END EMERGENCY_TIMER TESTS ===========\012" {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001acd36130e0;
T_13 ;
    %delay 400000, 0;
    %vpi_call 2 330 "$display", "\012======== START SEVEN_SEG_DRIVER TESTS ========\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37ac640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %force/vec4 v000001acd37ab420_0;
    %wait E_000001acd361f850;
    %delay 100, 0;
    %vpi_call 2 340 "$display", "[12.1) DIGIT 0] Expected: AN = 11111110 (only AN0 active)" {0 0 0};
    %load/vec4 v000001acd37ab9c0_0;
    %cmpi/e 254, 0, 8;
    %jmp/0xz  T_13.0, 6;
    %vpi_call 2 342 "$display", "    --> TEST DIGIT 0 PASSED\012" {0 0 0};
    %jmp T_13.1;
T_13.0 ;
    %vpi_call 2 344 "$display", "    --> TEST DIGIT 0 FAILED: AN = %08b\012", v000001acd37ab9c0_0 {0 0 0};
T_13.1 ;
    %wait E_000001acd361f850;
    %delay 100, 0;
    %vpi_call 2 348 "$display", "[12.1) DIGIT 1] Expected: AN = 11111101 (only AN1 active)" {0 0 0};
    %load/vec4 v000001acd37ab9c0_0;
    %cmpi/e 253, 0, 8;
    %jmp/0xz  T_13.2, 6;
    %vpi_call 2 350 "$display", "    --> TEST DIGIT 1 PASSED\012" {0 0 0};
    %jmp T_13.3;
T_13.2 ;
    %vpi_call 2 352 "$display", "    --> TEST DIGIT 1 FAILED: AN = %08b\012", v000001acd37ab9c0_0 {0 0 0};
T_13.3 ;
    %wait E_000001acd361f850;
    %delay 100, 0;
    %vpi_call 2 356 "$display", "[12.1) DIGIT 2] Expected: AN = 11111011 (only AN2 active)" {0 0 0};
    %load/vec4 v000001acd37ab9c0_0;
    %cmpi/e 251, 0, 8;
    %jmp/0xz  T_13.4, 6;
    %vpi_call 2 358 "$display", "    --> TEST DIGIT 2 PASSED\012" {0 0 0};
    %jmp T_13.5;
T_13.4 ;
    %vpi_call 2 360 "$display", "    --> TEST DIGIT 2 FAILED: AN = %08b\012", v000001acd37ab9c0_0 {0 0 0};
T_13.5 ;
    %wait E_000001acd361f850;
    %delay 100, 0;
    %vpi_call 2 364 "$display", "[12.1) DIGIT 3] Expected: AN = 11110111 (only AN3 active)" {0 0 0};
    %load/vec4 v000001acd37ab9c0_0;
    %cmpi/e 247, 0, 8;
    %jmp/0xz  T_13.6, 6;
    %vpi_call 2 366 "$display", "    --> TEST DIGIT 3 PASSED\012" {0 0 0};
    %jmp T_13.7;
T_13.6 ;
    %vpi_call 2 368 "$display", "    --> TEST DIGIT 3 FAILED: AN = %08b\012", v000001acd37ab9c0_0 {0 0 0};
T_13.7 ;
    %release/reg v000001acd37ab420_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37ac640_0, 0, 1;
    %wait E_000001acd361f850;
    %delay 100, 0;
    %vpi_call 2 375 "$display", "[12.2) DISPLAY RESET] Expected: AN = 11111111, segments = 1111111 (all off)" {0 0 0};
    %load/vec4 v000001acd37ab9c0_0;
    %cmpi/e 255, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_13.10, 6;
    %load/vec4 v000001acd37acb40_0;
    %pushi/vec4 127, 0, 7;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_13.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %vpi_call 2 377 "$display", "    --> TEST DISPLAY RESET PASSED\012" {0 0 0};
    %jmp T_13.9;
T_13.8 ;
    %vpi_call 2 379 "$display", "    --> TEST DISPLAY RESET FAILED: AN = %08b, segments = %07b\012", v000001acd37ab9c0_0, v000001acd37acb40_0 {0 0 0};
T_13.9 ;
    %vpi_call 2 381 "$display", "\012======== END SEVEN_SEG_DRIVER TESTS ========\012" {0 0 0};
    %delay 20000, 0;
    %vpi_call 2 382 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001acd3636c80;
T_14 ;
    %wait E_000001acd361f510;
    %load/vec4 v000001acd37ab060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v000001acd37aca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001acd37ac820_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001acd37aca00_0;
    %pad/u 32;
    %cmpi/e 49999999, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v000001acd37ac820_0;
    %inv;
    %assign/vec4 v000001acd37ac820_0, 0;
    %pushi/vec4 0, 0, 27;
    %assign/vec4 v000001acd37aca00_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000001acd37aca00_0;
    %addi 1, 0, 27;
    %assign/vec4 v000001acd37aca00_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001acd3636c80;
T_15 ;
    %wait E_000001acd361f510;
    %load/vec4 v000001acd37ab060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001acd37acbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001acd37ac960_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001acd37acbe0_0;
    %pad/u 32;
    %cmpi/e 49999, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v000001acd37ac960_0;
    %inv;
    %assign/vec4 v000001acd37ac960_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v000001acd37acbe0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000001acd37acbe0_0;
    %addi 1, 0, 17;
    %assign/vec4 v000001acd37acbe0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001acd3609300;
T_16 ;
    %wait E_000001acd361f510;
    %load/vec4 v000001acd37ad4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001acd37ab380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001acd37ab240_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001acd37acc80_0;
    %load/vec4 v000001acd37ab240_0;
    %cmp/ne;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v000001acd37ab380_0;
    %addi 1, 0, 21;
    %assign/vec4 v000001acd37ab380_0, 0;
    %load/vec4 v000001acd37ab380_0;
    %cmpi/e 2000000, 0, 21;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v000001acd37acc80_0;
    %assign/vec4 v000001acd37ab240_0, 0;
T_16.4 ;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001acd37ab380_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001acd36470c0;
T_17 ;
    %wait E_000001acd361f510;
    %load/vec4 v000001acd37aeab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001acd37ad2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001acd37ad250_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001acd37ae6f0_0;
    %load/vec4 v000001acd37ad250_0;
    %cmp/ne;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v000001acd37ad2f0_0;
    %addi 1, 0, 21;
    %assign/vec4 v000001acd37ad2f0_0, 0;
    %load/vec4 v000001acd37ad2f0_0;
    %cmpi/e 2000000, 0, 21;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v000001acd37ae6f0_0;
    %assign/vec4 v000001acd37ad250_0, 0;
T_17.4 ;
    %jmp T_17.3;
T_17.2 ;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001acd37ad2f0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001acd3646260;
T_18 ;
    %wait E_000001acd361f510;
    %load/vec4 v000001acd37adc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001acd37aec90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001acd37ad070_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v000001acd37adbb0_0;
    %load/vec4 v000001acd37ad070_0;
    %cmp/ne;
    %jmp/0xz  T_18.2, 4;
    %load/vec4 v000001acd37aec90_0;
    %addi 1, 0, 21;
    %assign/vec4 v000001acd37aec90_0, 0;
    %load/vec4 v000001acd37aec90_0;
    %cmpi/e 2000000, 0, 21;
    %jmp/0xz  T_18.4, 4;
    %load/vec4 v000001acd37adbb0_0;
    %assign/vec4 v000001acd37ad070_0, 0;
T_18.4 ;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001acd37aec90_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000001acd3611660;
T_19 ;
    %wait E_000001acd361f510;
    %load/vec4 v000001acd37ae5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001acd37ad610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001acd37ae510_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001acd37aee70_0;
    %load/vec4 v000001acd37ae510_0;
    %cmp/ne;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v000001acd37ad610_0;
    %addi 1, 0, 21;
    %assign/vec4 v000001acd37ad610_0, 0;
    %load/vec4 v000001acd37ad610_0;
    %cmpi/e 2000000, 0, 21;
    %jmp/0xz  T_19.4, 4;
    %load/vec4 v000001acd37aee70_0;
    %assign/vec4 v000001acd37ae510_0, 0;
T_19.4 ;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000001acd37ad610_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_000001acd3632b60;
T_20 ;
    %wait E_000001acd361f510;
    %load/vec4 v000001acd37b04f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001acd37b0810_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001acd37b1490_0;
    %assign/vec4 v000001acd37b0810_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001acd3632b60;
T_21 ;
    %wait E_000001acd3621090;
    %load/vec4 v000001acd37b0810_0;
    %store/vec4 v000001acd37b1490_0, 0, 3;
    %load/vec4 v000001acd37b0310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v000001acd37b0810_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_21.2, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_21.3, 8;
T_21.2 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_21.3, 8;
 ; End of false expr.
    %blend;
T_21.3;
    %store/vec4 v000001acd37b1490_0, 0, 3;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001acd37b0810_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_21.4, 4;
    %load/vec4 v000001acd37b0810_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %jmp T_21.10;
T_21.6 ;
    %load/vec4 v000001acd37b1210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001acd37b1490_0, 0, 3;
    %jmp T_21.12;
T_21.11 ;
    %load/vec4 v000001acd37b1df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.13, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001acd37b1490_0, 0, 3;
    %jmp T_21.14;
T_21.13 ;
    %load/vec4 v000001acd37b0c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.15, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001acd37b1490_0, 0, 3;
T_21.15 ;
T_21.14 ;
T_21.12 ;
    %jmp T_21.10;
T_21.7 ;
    %load/vec4 v000001acd37b1df0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.19, 9;
    %load/vec4 v000001acd37b1210_0;
    %nor/r;
    %and;
T_21.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.17, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001acd37b1490_0, 0, 3;
T_21.17 ;
    %jmp T_21.10;
T_21.8 ;
    %load/vec4 v000001acd37b0c70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_21.22, 9;
    %load/vec4 v000001acd37b1210_0;
    %nor/r;
    %and;
T_21.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.20, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001acd37b1490_0, 0, 3;
T_21.20 ;
    %jmp T_21.10;
T_21.9 ;
    %load/vec4 v000001acd37b1210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.23, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001acd37b1490_0, 0, 3;
T_21.23 ;
    %jmp T_21.10;
T_21.10 ;
    %pop/vec4 1;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001acd3632b60;
T_22 ;
    %wait E_000001acd361fd90;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001acd37b1170_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37b15d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001acd37b1e90_0, 0, 2;
    %load/vec4 v000001acd37b0810_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001acd37b1e90_0, 0, 2;
    %jmp T_22.5;
T_22.0 ;
    %load/vec4 v000001acd37ae1f0_0;
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001acd37b1e90_0, 0, 2;
    %jmp T_22.5;
T_22.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001acd37ae1f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001acd37b1e90_0, 0, 2;
    %jmp T_22.5;
T_22.2 ;
    %load/vec4 v000001acd37ae1f0_0;
    %load/vec4 v000001acd37ae1f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001acd37b1e90_0, 0, 2;
    %jmp T_22.5;
T_22.3 ;
    %load/vec4 v000001acd37ae1f0_0;
    %load/vec4 v000001acd37ae1f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001acd37b1e90_0, 0, 2;
    %jmp T_22.5;
T_22.5 ;
    %pop/vec4 1;
    %load/vec4 v000001acd37b0810_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_22.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001acd37b15d0_0, 0, 1;
    %load/vec4 v000001acd37b1e90_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37b1170_0, 4, 1;
    %load/vec4 v000001acd37b1e90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37b1170_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37b1170_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37b1170_0, 4, 1;
    %load/vec4 v000001acd37b0770_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37b1170_0, 4, 1;
    %jmp T_22.7;
T_22.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001acd37b15d0_0, 0, 1;
    %load/vec4 v000001acd37b1e90_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37b1170_0, 4, 1;
    %load/vec4 v000001acd37b1e90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37b1170_0, 4, 1;
    %load/vec4 v000001acd37ae290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37b1170_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37b1170_0, 4, 1;
T_22.8 ;
    %load/vec4 v000001acd37b0770_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001acd37b1170_0, 4, 1;
T_22.7 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001acd3626770;
T_23 ;
    %wait E_000001acd36216d0;
    %load/vec4 v000001acd37b0130_0;
    %assign/vec4 v000001acd37b0ef0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000001acd3626770;
T_24 ;
    %wait E_000001acd36216d0;
    %load/vec4 v000001acd37b0ef0_0;
    %flag_set/vec4 8;
    %jmp/1 T_24.2, 8;
    %load/vec4 v000001acd37b0950_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_24.2;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001acd37b01d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001acd37b1530_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001acd37b0950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.3, 8;
    %load/vec4 v000001acd37b1530_0;
    %pad/u 32;
    %cmpi/e 59, 0, 32;
    %jmp/0xz  T_24.5, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001acd37b1530_0, 0;
    %load/vec4 v000001acd37b01d0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.7, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_24.8, 8;
T_24.7 ; End of true expr.
    %load/vec4 v000001acd37b01d0_0;
    %addi 1, 0, 4;
    %jmp/0 T_24.8, 8;
 ; End of false expr.
    %blend;
T_24.8;
    %assign/vec4 v000001acd37b01d0_0, 0;
    %jmp T_24.6;
T_24.5 ;
    %load/vec4 v000001acd37b1530_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001acd37b1530_0, 0;
T_24.6 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001acd362b0e0;
T_25 ;
    %wait E_000001acd3620090;
    %load/vec4 v000001acd37aea10_0;
    %flag_set/vec4 8;
    %jmp/1 T_25.2, 8;
    %load/vec4 v000001acd37ad9d0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_25.2;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001acd37aed30_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001acd37adcf0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v000001acd37adf70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001acd37ae330_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001acd37adb10_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001acd37ae150_0;
    %assign/vec4 v000001acd37ae330_0, 0;
    %load/vec4 v000001acd37aedd0_0;
    %assign/vec4 v000001acd37adb10_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v000001acd37adcf0_0, 0;
    %load/vec4 v000001acd37aed30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %jmp T_25.7;
T_25.3 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v000001acd37adcf0_0, 0;
    %load/vec4 v000001acd37ad930_0;
    %store/vec4 v000001acd37ad6b0_0, 0, 4;
    %jmp T_25.7;
T_25.4 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v000001acd37adcf0_0, 0;
    %load/vec4 v000001acd37ad890_0;
    %store/vec4 v000001acd37ad6b0_0, 0, 4;
    %jmp T_25.7;
T_25.5 ;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v000001acd37adcf0_0, 0;
    %load/vec4 v000001acd37ae0b0_0;
    %store/vec4 v000001acd37ad6b0_0, 0, 4;
    %jmp T_25.7;
T_25.6 ;
    %pushi/vec4 247, 0, 8;
    %assign/vec4 v000001acd37adcf0_0, 0;
    %load/vec4 v000001acd37ad7f0_0;
    %store/vec4 v000001acd37ad6b0_0, 0, 4;
    %jmp T_25.7;
T_25.7 ;
    %pop/vec4 1;
    %load/vec4 v000001acd37ad6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_25.16, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_25.17, 6;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v000001acd37adf70_0, 0;
    %jmp T_25.19;
T_25.8 ;
    %pushi/vec4 64, 0, 7;
    %assign/vec4 v000001acd37adf70_0, 0;
    %jmp T_25.19;
T_25.9 ;
    %pushi/vec4 121, 0, 7;
    %assign/vec4 v000001acd37adf70_0, 0;
    %jmp T_25.19;
T_25.10 ;
    %pushi/vec4 36, 0, 7;
    %assign/vec4 v000001acd37adf70_0, 0;
    %jmp T_25.19;
T_25.11 ;
    %pushi/vec4 48, 0, 7;
    %assign/vec4 v000001acd37adf70_0, 0;
    %jmp T_25.19;
T_25.12 ;
    %pushi/vec4 25, 0, 7;
    %assign/vec4 v000001acd37adf70_0, 0;
    %jmp T_25.19;
T_25.13 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v000001acd37adf70_0, 0;
    %jmp T_25.19;
T_25.14 ;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v000001acd37adf70_0, 0;
    %jmp T_25.19;
T_25.15 ;
    %pushi/vec4 120, 0, 7;
    %assign/vec4 v000001acd37adf70_0, 0;
    %jmp T_25.19;
T_25.16 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001acd37adf70_0, 0;
    %jmp T_25.19;
T_25.17 ;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v000001acd37adf70_0, 0;
    %jmp T_25.19;
T_25.19 ;
    %pop/vec4 1;
    %load/vec4 v000001acd37aed30_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001acd37aed30_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Automotive_tail_tb.v";
    "Automotive_tail.v";
