# do DUT_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/winston/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:50:39 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_10.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_extender_10_component
# -- Compiling architecture working of sign_extender_10_component
# End time: 05:50:39 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:50:39 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/sign_extender_7.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sign_extender_7_component
# -- Compiling architecture working of sign_extender_7_component
# End time: 05:50:39 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:50:39 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_7.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter_7
# -- Compiling architecture working of shifter_7
# End time: 05:50:39 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:50:39 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/shifter_1.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shifter_1
# -- Compiling architecture working of shifter_1
# End time: 05:50:39 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:50:39 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/pc.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture working of pc
# End time: 05:50:39 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:50:39 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ins_inter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ins_setter
# -- Compiling architecture working of ins_setter
# -- Compiling entity ins_decoder
# -- Compiling architecture working of ins_decoder
# End time: 05:50:39 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:50:39 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/DUT.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity DUT
# -- Compiling architecture DutWrap of DUT
# End time: 05:50:39 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:50:39 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture working of mem
# End time: 05:50:39 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:50:39 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/regs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity registers
# -- Compiling architecture working of registers
# End time: 05:50:39 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:50:39 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture working of alu
# End time: 05:50:39 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:50:39 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/temps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity temp_1
# -- Compiling architecture working of temp_1
# -- Compiling entity temp_2
# -- Compiling architecture working2 of temp_2
# -- Compiling entity temp_3
# -- Compiling architecture working3 of temp_3
# End time: 05:50:39 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:50:39 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/ir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ir
# -- Compiling architecture working of ir
# End time: 05:50:39 on Apr 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/winston/Documents/Acads/sem_2/EE309/iitb_risc/Testbench.vhdl}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 05:50:39 on Apr 16,2022
# vcom -reportprogress 300 -93 -work work /home/winston/Documents/Acads/sem_2/EE309/iitb_risc/Testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Testbench
# -- Compiling architecture Behave of Testbench
# End time: 05:50:40 on Apr 16,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs="+acc"  Testbench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L maxv -L rtl_work -L work -voptargs=""+acc"" Testbench 
# Start time: 05:50:40 on Apr 16,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.testbench(behave)
# Loading work.dut(dutwrap)
# Loading ieee.numeric_std(body)
# Loading work.ins_decoder(working)
# Loading work.ins_setter(working)
# Loading work.ir(working)
# Loading work.mem(working)
# Loading work.registers(working)
# Loading work.temp_1(working)
# Loading work.temp_2(working2)
# Loading work.temp_3(working3)
# Loading work.alu(working)
# Loading work.pc(working)
# Loading work.shifter_1(working)
# Loading work.shifter_7(working)
# Loading work.sign_extender_10_component(working)
# Loading work.sign_extender_7_component(working)
# ** Warning: (vsim-8683) Uninitialized out port /testbench/dut_instance/reg_instance/pc_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/dut_instance/t2_instance/shift1(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/dut_instance/alu_instance/t1_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/dut_instance/alu_instance/pc_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/dut_instance/pc_instance/alu_a(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /testbench/dut_instance/pc_instance/reg_out(15 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUU) to the signal network.
# 
# add wave *
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: winston  Hostname: EDITH  ProcessID: 33823
#           Attempting to use alternate WLF file "./wlftd5TDuJ".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftd5TDuJ
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/mem_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut_instance/mem_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 0 ps  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /testbench/dut_instance/sign_ex7_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 14 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 14 ns  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 14 ns  Iteration: 2  Instance: /testbench/dut_instance/reg_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 28 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 28 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 42 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 42 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 56 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 56 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 70 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 70 ns  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 70 ns  Iteration: 2  Instance: /testbench/dut_instance/reg_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 84 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 84 ns  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 84 ns  Iteration: 4  Instance: /testbench/dut_instance/mem_instance
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 84 ns  Iteration: 4  Instance: /testbench/dut_instance/mem_instance
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 98 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 98 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 112 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 112 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 126 ns  Iteration: 0  Instance: /testbench
# ** Error: (vsim-3549) TEXTIO procedure READ(BIT_VECTOR) : Wrong BIT_VECTOR length. Expected 1, found 0.
#    Time: 126 ns  Iteration: 0  Instance: /testbench
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 126 ns  Iteration: 2  Instance: /testbench/dut_instance/reg_instance
# ** Note: SUCCESS, all tests passed.
#    Time: 140 ns  Iteration: 0  Instance: /testbench
# End time: 05:51:05 on Apr 16,2022, Elapsed time: 0:00:25
# Errors: 20, Warnings: 16
