;redcode
;assert 1
	SPL 0, <-402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-761, 105
	CMP @-761, 105
	MOV #71, @20
	SUB @-7, @-2
	SUB @121, 103
	MOV #81, @20
	ADD -1, <-20
	SLT -130, 9
	ADD 117, 160
	ADD 117, 160
	MOV -1, <-20
	CMP @121, 103
	ADD @181, 103
	ADD 117, 161
	ADD 117, 161
	JMP @71, #20
	SUB @721, 105
	SUB 9, 10
	SUB @11, @16
	CMP @11, <16
	ADD 117, 161
	ADD 118, 160
	ADD 118, 160
	CMP @121, 106
	CMP @121, 106
	CMP @121, 106
	CMP @127, 100
	CMP @121, 103
	MOV -1, <-20
	MOV -7, <-20
	CMP @121, 106
	JMP @72, #201
	MOV -1, <-20
	CMP @11, <16
	CMP @11, <16
	CMP @121, 106
	SUB 9, 10
	SUB @121, 106
	SPL 0, <-2
	SUB @11, @16
	DJN -1, @-20
	DJN -1, @-20
	JMP @71, #20
	ADD 270, 1
	CMP -7, <-420
	CMP -7, <-420
	MOV -7, <-20
