<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0C110X Driver Library: DL_SPI_INTERRUPT</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0C110X Driver Library
   &#160;<span id="projectnumber">2.00.01.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DL_SPI_INTERRUPT<div class="ingroups"><a class="el" href="group___s_p_i.html">Serial Peripheral Interface (SPI)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for DL_SPI_INTERRUPT:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.png" border="0" alt="" usemap="#group______d__l______s__p__i______i__n__t__e__r__r__u__p__t"/>
<map name="group______d__l______s__p__i______i__n__t__e__r__r__u__p__t" id="group______d__l______s__p__i______i__n__t__e__r__r__u__p__t">
<area shape="rect" id="node1" href="group___s_p_i.html" title="Serial Peripheral Interface\l (SPI)" alt="" coords="5,5,196,47"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga129202ee86d2dc54019e738cf2d04f6e"><td class="memItemLeft" align="right" valign="top"><a id="ga129202ee86d2dc54019e738cf2d04f6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga129202ee86d2dc54019e738cf2d04f6e">DL_SPI_INTERRUPT_DMA_DONE_TX</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_DMA_DONE_TX_SET)</td></tr>
<tr class="memdesc:ga129202ee86d2dc54019e738cf2d04f6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA done 1 event for transmit interrupt. <br /></td></tr>
<tr class="separator:ga129202ee86d2dc54019e738cf2d04f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974cc5157e0bdfe272de2a06bfda32b9"><td class="memItemLeft" align="right" valign="top"><a id="ga974cc5157e0bdfe272de2a06bfda32b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga974cc5157e0bdfe272de2a06bfda32b9">DL_SPI_INTERRUPT_DMA_DONE_RX</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_DMA_DONE_RX_SET)</td></tr>
<tr class="memdesc:ga974cc5157e0bdfe272de2a06bfda32b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA done 1 event for receive interrupt. <br /></td></tr>
<tr class="separator:ga974cc5157e0bdfe272de2a06bfda32b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0ad6714fe1f645ade64397a0082613"><td class="memItemLeft" align="right" valign="top"><a id="gaee0ad6714fe1f645ade64397a0082613"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaee0ad6714fe1f645ade64397a0082613">DL_SPI_INTERRUPT_IDLE</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_IDLE_SET)</td></tr>
<tr class="memdesc:gaee0ad6714fe1f645ade64397a0082613"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI has finished transfers and changed into idle mode interrupt. <br /></td></tr>
<tr class="separator:gaee0ad6714fe1f645ade64397a0082613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eb0812c715638d4e8e5eeb4afd7c19d"><td class="memItemLeft" align="right" valign="top"><a id="ga0eb0812c715638d4e8e5eeb4afd7c19d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga0eb0812c715638d4e8e5eeb4afd7c19d">DL_SPI_INTERRUPT_TX_EMPTY</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_TXEMPTY_SET)</td></tr>
<tr class="memdesc:ga0eb0812c715638d4e8e5eeb4afd7c19d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO empty interrupt. <br /></td></tr>
<tr class="separator:ga0eb0812c715638d4e8e5eeb4afd7c19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35b59023bd0c7f532930941c6630445"><td class="memItemLeft" align="right" valign="top"><a id="gaf35b59023bd0c7f532930941c6630445"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaf35b59023bd0c7f532930941c6630445">DL_SPI_INTERRUPT_TX</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_TX_SET)</td></tr>
<tr class="memdesc:gaf35b59023bd0c7f532930941c6630445"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO interrupt. <br /></td></tr>
<tr class="separator:gaf35b59023bd0c7f532930941c6630445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dae0f606942387e5ca2c7599ce71562"><td class="memItemLeft" align="right" valign="top"><a id="ga0dae0f606942387e5ca2c7599ce71562"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga0dae0f606942387e5ca2c7599ce71562">DL_SPI_INTERRUPT_RX</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_RX_SET)</td></tr>
<tr class="memdesc:ga0dae0f606942387e5ca2c7599ce71562"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO interrupt. <br /></td></tr>
<tr class="separator:ga0dae0f606942387e5ca2c7599ce71562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d72aa44bc46a2d87c3bb32117a1ac56"><td class="memItemLeft" align="right" valign="top"><a id="ga2d72aa44bc46a2d87c3bb32117a1ac56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga2d72aa44bc46a2d87c3bb32117a1ac56">DL_SPI_INTERRUPT_RX_TIMEOUT</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_RTOUT_SET)</td></tr>
<tr class="memdesc:ga2d72aa44bc46a2d87c3bb32117a1ac56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive timeout interrupt. <br /></td></tr>
<tr class="separator:ga2d72aa44bc46a2d87c3bb32117a1ac56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2d0d7d43bd9a7f1e446f4ab7e40b12f"><td class="memItemLeft" align="right" valign="top"><a id="gaa2d0d7d43bd9a7f1e446f4ab7e40b12f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaa2d0d7d43bd9a7f1e446f4ab7e40b12f">DL_SPI_INTERRUPT_RX_FULL</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_RXFULL_SET)</td></tr>
<tr class="memdesc:gaa2d0d7d43bd9a7f1e446f4ab7e40b12f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO full interrupt. <br /></td></tr>
<tr class="separator:gaa2d0d7d43bd9a7f1e446f4ab7e40b12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15fc5eb4a8d720d787794833e092a234"><td class="memItemLeft" align="right" valign="top"><a id="ga15fc5eb4a8d720d787794833e092a234"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga15fc5eb4a8d720d787794833e092a234">DL_SPI_INTERRUPT_TX_UNDERFLOW</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_TXFIFO_UNF_SET)</td></tr>
<tr class="memdesc:ga15fc5eb4a8d720d787794833e092a234"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO underflow interrupt. <br /></td></tr>
<tr class="separator:ga15fc5eb4a8d720d787794833e092a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa848fc4d8f759dae3b089e67d1c18531"><td class="memItemLeft" align="right" valign="top"><a id="gaa848fc4d8f759dae3b089e67d1c18531"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#gaa848fc4d8f759dae3b089e67d1c18531">DL_SPI_INTERRUPT_PARITY_ERROR</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_PER_SET)</td></tr>
<tr class="memdesc:gaa848fc4d8f759dae3b089e67d1c18531"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity error. <br /></td></tr>
<tr class="separator:gaa848fc4d8f759dae3b089e67d1c18531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a7d0ba1b92fbe06157d43281d6e99b"><td class="memItemLeft" align="right" valign="top"><a id="ga59a7d0ba1b92fbe06157d43281d6e99b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___s_p_i___i_n_t_e_r_r_u_p_t.html#ga59a7d0ba1b92fbe06157d43281d6e99b">DL_SPI_INTERRUPT_RX_OVERFLOW</a>&#160;&#160;&#160;(SPI_CPU_INT_IMASK_RXFIFO_OVF_SET)</td></tr>
<tr class="memdesc:ga59a7d0ba1b92fbe06157d43281d6e99b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO overflow interrupt. <br /></td></tr>
<tr class="separator:ga59a7d0ba1b92fbe06157d43281d6e99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">Â© Copyright 1995-2024</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
