fault
faults
spitfire5
circuit
minfaultlimit
spitfire1
processors
detected
asynchronous
stage
spitfire4
simulation
spf1
spf5
spf4
processor
partitioning
spitfire0
spf0
zamlog
undetected
s526
div16
speedups
circuits
synchronous
speedup
spit
aultlimit
pcont2
partitioned
pessimism
atpg
logic
s5378
spitfire3
piir8
1stage
sparccenter1000e
faulty
simulated
secs
minf
zambezi
pff
mult16
redundant
vectors
serial
gates
uniprocessor
coverages
iscas89
communicate
multiprocessor
fraction
dropped
algorith
ffigu
minvectorlimit
gammapff
1000e
fire1
checkforanymessages
genetically
scalable
communication
mpi
am2910
s1423
simulator
platform
ffe
async
overlap
segment
parallelizing
overcoming
detect
pipelined
pri
engineered
sequential
drops
detects
gammae
unknown
targets
counterparts
execution
seconds
simulates
simula
message
shared
partition
coverage
savings
portable
segments
helps
6837
simism
faultlimit
sparccenter
piir8o
11300
faultsimulate
2141
redundantcomputationoverheadcould
nicated
6829
fire2
fire5
19920
spitfire
5224partitioning
15069
numberofnewfaultsdetected
15004
minfault
sunsparccenter
ulaneously
asynchronousversion
initializing
sors
bottleneck
proach
viz
asynchronously
periodically
proces
list
simulating
communicated
ation
dahl
uts
h04
load
sun
microprogram
ffr
daa
prithviraj
0273
multicomput
vlsi
pessimistic
mary
italic
stages
generator
reasonably
distinguishing
broadcasts
1640
tition
sented
responses
gate
rithm
messages
partioning
prepended
0069
cuit
grading
sequencer
inp
platforms
passing
synchro
nization
parallelization
110
situ
divider
interfaced
1801
evalu
multiprocessors
95
grade
alterna
appreciable
aided
pay
outputs
sends
677
regulate
obviates
672
detections
5n
tradeoff
555
chine
quences
fault simulation
good circuit
test set
parallel fault
detected faults
the fault
fault partitioning
each processor
logic simulation
fault list
of faults
two stage
set partitioned
single stage
circuit logic
the test
faults detected
faults that
stage asynchronous
other processors
asynchronous communication
asynchronous algorithms
set partitioning
algorithm spitfire5
of fault
the good
test sequence
processor p
test vectors
faults are
redundant computation
detected fault
test segment
stage synchronous
all processors
random test
time speedup
8 processors
second stage
the circuit
fault simulator
are detected
undetected faults
stage algorithm
and speedups
partitioned fault
serial logic
minf aultlimit
algorithm spitfire1
sequence partitioning
partitioned parallel
speedup time
new faults
th vector
first stage
partitioned among
execution time
stage of
a fault
test sets
faults it
the processors
execution cost
been simulated
simulation is
execution times
detected by
circuit simulation
circuit fault
asynchronous algorithm
parallel test
simulation in
the serial
stage approach
of undetected
memory multiprocessor
shared memory
simulated is
in stage
the faults
stage 1
parallel platform
of minfaultlimit
sun sparccenter1000e
atpg test
communicate detected
synchronous two
spf0 spf1
all detected
spitfire5 on
spf1 spf4
and spitfire5
1stage n
processors and
test vector
its partition
parallel algorithms
parallel algorithm
vector k
concurrent fault
simulation cost
simulation bottleneck
fault lists
asynchronous parallel
circuit is
for fault
faults in
sequential circuit
the asynchronous
load on
lowest execution
faulty circuits
partitioning approaches
unknown state
synchronous counterparts
list of
detected at
a shared
is partitioned
the detected
between processors
processor simulates
their synchronous
fault coverages
entire list
detect faults
the fraction
fraction of
on 8
one stage
redundant work
faulty circuit
vector set
the faulty
helps in
n f
test generation
actual test
lists from
algorithm was
partitioning approach
communication cost
test generator
for test
simulation with
of detected
processors 8
faults which
p i
simulation based
make sense
these faults
vectors in
circuits on
fault coverage
vector has
the parallel
n th
simulated for
with asynchronous
the overlap
two stages
communicate faults
ffigu n
few vectors
faults execution
two asynchronous
spitfire0 in
speedup s526
spitfire1 all
partitioned approach
aultlimit is
smaller also
spit fire1
algorithm spitfire4
fault partitioned
and spf5
undetected fault
stage test
p async
test segments
spitfire4 and
secs detected
speedups uniprocessor
processors circuit
test partitioned
vlsi computer
asynchronous algorith
processors test
pipelined approach
factor pff
1 gammae
uniprocessor 2
genetically engineered
spf4 spf5
if minf
s5378 s526
minfaultlimit new
the gammapff
algorithm spitfire0
parallel fault simulation
the good circuit
the test set
good circuit logic
stage of fault
circuit logic simulation
test set partitioned
of fault simulation
test set partitioning
single stage asynchronous
of faults detected
fraction of faults
processor p i
the two stage
the second stage
number of faults
for fault simulation
the single stage
fault simulation in
the first stage
two stage algorithm
algorithms for test
partitioned fault simulation
test sequence partitioning
n th vector
the detected fault
list of faults
serial logic simulation
simulated is given
speedup time speedup
time speedup time
of good circuit
asynchronous communication between
the serial logic
good circuit simulation
fault simulation is
partitioned among the
faults that it
of undetected faults
a shared memory
shared memory multiprocessor
the fault list
set is partitioned
test set is
two stage approach
simulation based on
parallel algorithms for
and each processor
each processor p
faults are detected
in its partition
a single stage
of detected faults
to detect faults
fault lists from
been simulated is
communicate detected faults
set partitioned parallel
synchronous two stage
logic simulation bottleneck
stage asynchronous algorithm
all detected faults
detected fault list
a fault partitioning
for test set
1stage n f
spf0 spf1 spf4
detected faults to
th vector has
set partitioned fault
faults to all
for parallel fault
vectors in its
single stage synchronous
among the processors
to other processors
logic simulation is
if the overlap
fault simulation we
concurrent fault simulation
random test set
fault list is
faults detected by
the circuit is
the fraction of
the faulty circuits
their synchronous counterparts
entire list of
the overlap is
the entire list
with asynchronous communication
test vectors in
lowest execution time
sequential circuit fault
the lowest execution
8 processors for
only one stage
the load on
all other processors
fault simulation the
each processor simulates
fault simulation and
is partitioned among
have been simulated
the faults that
algorithm for fault
in stage 1
fault simulation based
on a shared
test set t
of the test
from other processors
processors and each
is given by
the various algorithms
the n th
to be simulated
one stage of
on 8 processors
processor p 1
to all other
second stage of
are detected by
communication between processors
easy to detect
each processor to
a theoretical analysis
in the test
algorithm spitfire0 in
parallel test generation
than their synchronous
spf4 and spf5
fault partitioning algorithm
to parallelizing fault
n 1 vectors
stage synchronous algorithm
an all unknown
processors circuit time
detected by vector
general purpose multiprocessors
each processor targets
p async 1stage
time speedup s526
cost in seconds
lists from other
p processors g
faults detected at
blocks on message
fault simulation cost
total fault simulation
the serial simulation
from an all
test sets obtained
algorithm spitfire1 all
time time speedup
simulation by applying
8 processors circuit
a few vectors
the total fault
on sun sparccenter1000e
c p async
async 1stage n
if minf aultlimit
circuit simulation with
for vlsi computer
based on proofs
simulated for each
other processors provided
and spitfire5 respectively
faults execution time
the vector overlap
stage test set
the parallel fault
total execution cost
good circuit evaluation
two new asynchronous
the factor pff
spitfire1 and spitfire4
the asynchronous algorithms
stages of good
th vector is
this factor may
linear time fault
has detected at
the previous synchronous
list of undetected
value of minfaultlimit
execution times seconds
detected fault lists
algorithms are parallel
actual test sets
the gammapff term
any faults that
by vector k
detected at least
conclusion parallel fault
1 gammae gamma
fault list c
times seconds and
time fault simulation
