$date
	Mon Aug 23 02:09:00 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module counter_to_tb $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 4 # count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
1"
0!
$end
#20
b1 #
1!
#40
0!
#60
b10 #
1!
#80
0!
#100
b11 #
1!
#120
0!
#140
b100 #
1!
#160
0!
#180
b101 #
1!
#200
0!
#220
b110 #
1!
#240
0!
#260
b111 #
1!
#280
0!
#300
b1000 #
1!
#320
0!
#340
b1001 #
1!
#360
0!
#380
b1010 #
1!
#400
0!
#420
b1011 #
1!
#440
0!
#460
b1100 #
1!
#480
0!
#500
b1101 #
1!
#520
0!
#540
b1110 #
1!
#560
0!
#580
b1111 #
1!
#600
0!
#620
b0 #
1!
#640
0!
#660
b1 #
1!
#680
0!
#700
b10 #
1!
#720
0!
#740
b11 #
1!
