-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
-- Date        : Mon Apr 27 08:46:38 2020
-- Host        : QuantumNet-L4 running 64-bit Arch Linux
-- Command     : write_vhdl -force -mode funcsim
--               /home/docquantum/homework/ce446_solovey/final/code/Skrach.srcs/sources_1/bd/skrach_design/ip/skrach_design_skrach_core_0_1/skrach_design_skrach_core_0_1_sim_netlist.vhdl
-- Design      : skrach_design_skrach_core_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tsbg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_Sync_ff is
  port (
    ac_lrclk_sync : out STD_LOGIC;
    clear : out STD_LOGIC;
    Q_O_reg_0 : out STD_LOGIC;
    sel : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \lrclkCount_reg[31]\ : in STD_LOGIC;
    \lrclkCount_reg[31]_0\ : in STD_LOGIC;
    ready_sig_reg : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    prevState : in STD_LOGIC;
    ready_sig_reg_0 : in STD_LOGIC;
    ready_sig_reg_1 : in STD_LOGIC;
    ready_sig_reg_2 : in STD_LOGIC;
    ready_sig_reg_3 : in STD_LOGIC;
    ready_sig_reg_4 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lrclkCount_reg[31]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lrclkCount_reg[31]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lrclkCount_reg[31]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_Sync_ff : entity is "Sync_ff";
end skrach_design_skrach_core_0_1_Sync_ff;

architecture STRUCTURE of skrach_design_skrach_core_0_1_Sync_ff is
  signal \^ac_lrclk_sync\ : STD_LOGIC;
  signal \lrclkCount[0]_i_4_n_0\ : STD_LOGIC;
  signal ready_sig_i_2_n_0 : STD_LOGIC;
  signal sreg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute async_reg : string;
  attribute async_reg of sreg : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sreg_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sreg_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \sreg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sreg_reg[1]\ : label is "yes";
begin
  ac_lrclk_sync <= \^ac_lrclk_sync\;
Q_O_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sreg(1),
      Q => \^ac_lrclk_sync\,
      R => '0'
    );
\lrclkCount[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => \lrclkCount[0]_i_4_n_0\,
      I1 => \lrclkCount_reg[31]\,
      I2 => \lrclkCount_reg[31]_0\,
      I3 => ready_sig_reg,
      I4 => s_axi_aresetn,
      O => clear
    );
\lrclkCount[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ac_lrclk_sync\,
      I1 => prevState,
      O => sel
    );
\lrclkCount[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \^ac_lrclk_sync\,
      I1 => prevState,
      I2 => O(0),
      I3 => \lrclkCount_reg[31]_1\(0),
      I4 => \lrclkCount_reg[31]_2\(0),
      I5 => \lrclkCount_reg[31]_3\(0),
      O => \lrclkCount[0]_i_4_n_0\
    );
ready_sig_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20F020F0FFF020F0"
    )
        port map (
      I0 => \^ac_lrclk_sync\,
      I1 => prevState,
      I2 => ready_sig_reg_0,
      I3 => s_axi_aresetn,
      I4 => ready_sig_reg,
      I5 => ready_sig_i_2_n_0,
      O => Q_O_reg_0
    );
ready_sig_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \lrclkCount[0]_i_4_n_0\,
      I1 => ready_sig_reg_1,
      I2 => ready_sig_reg_2,
      I3 => ready_sig_reg_3,
      I4 => ready_sig_reg_4,
      O => ready_sig_i_2_n_0
    );
\sreg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => sreg(0),
      R => '0'
    );
\sreg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sreg(0),
      Q => sreg(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_TWICtl is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : out STD_LOGIC;
    scl : inout STD_LOGIC;
    sda : inout STD_LOGIC;
    clk_50 : in STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 7 downto 0 );
    stb : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \state_reg[0]\ : in STD_LOGIC;
    \state_reg[3]\ : in STD_LOGIC;
    initEn_reg : in STD_LOGIC;
    \initA_reg[0]\ : in STD_LOGIC;
    \initA_reg[0]_0\ : in STD_LOGIC;
    \state_reg[2]_1\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    msg : in STD_LOGIC;
    initEn_reg_0 : in STD_LOGIC;
    initEn_reg_1 : in STD_LOGIC;
    initEn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_TWICtl : entity is "TWICtl";
end skrach_design_skrach_core_0_1_TWICtl;

architecture STRUCTURE of skrach_design_skrach_core_0_1_TWICtl is
  signal DONE_O_i_1_n_0 : STD_LOGIC;
  signal DONE_O_i_2_n_0 : STD_LOGIC;
  signal DONE_O_i_3_n_0 : STD_LOGIC;
  signal DONE_O_i_4_n_0 : STD_LOGIC;
  signal DONE_O_i_5_n_0 : STD_LOGIC;
  signal ERR_O_i_1_n_0 : STD_LOGIC;
  signal \FSM_gray_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[3]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_gray_state[3]_i_9_n_0\ : STD_LOGIC;
  signal addrNData : STD_LOGIC;
  signal addrNData_i_1_n_0 : STD_LOGIC;
  signal addrNData_i_2_n_0 : STD_LOGIC;
  signal bitCount : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \bitCount[0]_i_1_n_0\ : STD_LOGIC;
  signal \bitCount[1]_i_1_n_0\ : STD_LOGIC;
  signal \bitCount[2]_i_1_n_0\ : STD_LOGIC;
  signal busFreeCnt0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal busFreeCnt0_0 : STD_LOGIC;
  signal \busFreeCnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \busFreeCnt[6]_i_3_n_0\ : STD_LOGIC;
  signal busFreeCnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal busState0 : STD_LOGIC;
  signal \busState[0]_i_1_n_0\ : STD_LOGIC;
  signal \busState[1]_i_1_n_0\ : STD_LOGIC;
  signal \busState[1]_i_3_n_0\ : STD_LOGIC;
  signal \busState_reg_n_0_[0]\ : STD_LOGIC;
  signal \busState_reg_n_0_[1]\ : STD_LOGIC;
  signal dScl : STD_LOGIC;
  signal dataByte : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal dataByte0 : STD_LOGIC;
  signal dataByte1 : STD_LOGIC;
  signal \dataByte[7]_i_1_n_0\ : STD_LOGIC;
  signal \dataByte[7]_i_5_n_0\ : STD_LOGIC;
  signal \dataByte[7]_i_6_n_0\ : STD_LOGIC;
  signal \dataByte[7]_i_7_n_0\ : STD_LOGIC;
  signal \dataByte_reg_n_0_[0]\ : STD_LOGIC;
  signal ddSda : STD_LOGIC;
  signal done : STD_LOGIC;
  signal error : STD_LOGIC;
  signal initEn_i_3_n_0 : STD_LOGIC;
  signal int_Rst : STD_LOGIC;
  signal int_Rst_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rScl : STD_LOGIC;
  signal rScl_i_1_n_0 : STD_LOGIC;
  signal rScl_i_2_n_0 : STD_LOGIC;
  signal rSda : STD_LOGIC;
  signal rSda_i_1_n_0 : STD_LOGIC;
  signal rSda_i_2_n_0 : STD_LOGIC;
  signal rSda_i_3_n_0 : STD_LOGIC;
  signal rSda_i_4_n_0 : STD_LOGIC;
  signal rSda_i_5_n_0 : STD_LOGIC;
  signal rSda_i_6_n_0 : STD_LOGIC;
  signal sclCnt0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \sclCnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \sclCnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \sclCnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \sclCnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \sclCnt[6]_i_4_n_0\ : STD_LOGIC;
  signal sclCnt_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal scl_INST_0_i_1_n_0 : STD_LOGIC;
  signal sda_INST_0_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \subState[0]_i_1_n_0\ : STD_LOGIC;
  signal \subState[1]_i_1_n_0\ : STD_LOGIC;
  signal \subState[1]_i_2_n_0\ : STD_LOGIC;
  signal \subState[1]_i_3_n_0\ : STD_LOGIC;
  signal \subState_reg_n_0_[0]\ : STD_LOGIC;
  signal \subState_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of DONE_O_i_4 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_gray_state[0]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_gray_state[1]_i_2\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \FSM_gray_state[2]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \FSM_gray_state[3]_i_10\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_gray_state[3]_i_13\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_gray_state[3]_i_14\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_gray_state[3]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_gray_state[3]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \FSM_gray_state[3]_i_6\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \FSM_gray_state[3]_i_7\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \FSM_gray_state[3]_i_8\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \FSM_gray_state[3]_i_9\ : label is "soft_lutpair8";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_gray_state_reg[0]\ : label is "stwrite:0000,stread:0010,ststart:0101,stidle:0001,stmnackstart:0111,stmack:0110,stsack:0011,stmnackstop:0100,ststop:1111";
  attribute FSM_ENCODED_STATES of \FSM_gray_state_reg[1]\ : label is "stwrite:0000,stread:0010,ststart:0101,stidle:0001,stmnackstart:0111,stmack:0110,stsack:0011,stmnackstop:0100,ststop:1111";
  attribute FSM_ENCODED_STATES of \FSM_gray_state_reg[2]\ : label is "stwrite:0000,stread:0010,ststart:0101,stidle:0001,stmnackstart:0111,stmack:0110,stsack:0011,stmnackstop:0100,ststop:1111";
  attribute FSM_ENCODED_STATES of \FSM_gray_state_reg[3]\ : label is "stwrite:0000,stread:0010,ststart:0101,stidle:0001,stmnackstart:0111,stmack:0110,stsack:0011,stmnackstop:0100,ststop:1111";
  attribute SOFT_HLUTNM of addrNData_i_2 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \bitCount[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \bitCount[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \bitCount[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \busFreeCnt[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \busFreeCnt[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \busFreeCnt[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \busFreeCnt[6]_i_3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dataByte[7]_i_6\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dataByte[7]_i_7\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of initEn_i_3 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of rScl_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of rSda_i_2 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of rSda_i_3 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of rSda_i_6 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sclCnt[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sclCnt[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sclCnt[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sclCnt[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sclCnt[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sclCnt[6]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sclCnt[6]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of sda_INST_0_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \state[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \subState[1]_i_2\ : label is "soft_lutpair11";
begin
DONE_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4545FF45"
    )
        port map (
      I0 => DONE_O_i_2_n_0,
      I1 => p_0_in(0),
      I2 => addrNData,
      I3 => DONE_O_i_3_n_0,
      I4 => DONE_O_i_4_n_0,
      I5 => DONE_O_i_5_n_0,
      O => DONE_O_i_1_n_0
    );
DONE_O_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDFFFFFFF"
    )
        port map (
      I0 => \subState[1]_i_2_n_0\,
      I1 => \subState_reg_n_0_[1]\,
      I2 => \subState_reg_n_0_[0]\,
      I3 => state(0),
      I4 => state(1),
      I5 => \subState[1]_i_3_n_0\,
      O => DONE_O_i_2_n_0
    );
DONE_O_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(1),
      I3 => \subState[1]_i_2_n_0\,
      I4 => \subState_reg_n_0_[1]\,
      I5 => \subState_reg_n_0_[0]\,
      O => DONE_O_i_3_n_0
    );
DONE_O_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => state(0),
      I1 => bitCount(0),
      I2 => bitCount(1),
      I3 => bitCount(2),
      O => DONE_O_i_4_n_0
    );
DONE_O_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \subState[1]_i_3_n_0\,
      I1 => state(0),
      I2 => state(1),
      I3 => p_0_in(0),
      I4 => dScl,
      I5 => rSda,
      O => DONE_O_i_5_n_0
    );
DONE_O_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => DONE_O_i_1_n_0,
      Q => done,
      R => '0'
    );
ERR_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \subState[1]_i_2_n_0\,
      I1 => \subState_reg_n_0_[1]\,
      I2 => \subState_reg_n_0_[0]\,
      I3 => addrNData_i_2_n_0,
      I4 => p_0_in(0),
      I5 => DONE_O_i_5_n_0,
      O => ERR_O_i_1_n_0
    );
ERR_O_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => ERR_O_i_1_n_0,
      Q => error,
      R => '0'
    );
\FSM_gray_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF54F45FF"
    )
        port map (
      I0 => \FSM_gray_state[0]_i_2_n_0\,
      I1 => \FSM_gray_state[2]_i_2_n_0\,
      I2 => state(0),
      I3 => state(1),
      I4 => state(2),
      I5 => state(3),
      O => \FSM_gray_state[0]_i_1_n_0\
    );
\FSM_gray_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFFBF"
    )
        port map (
      I0 => state(2),
      I1 => msg,
      I2 => stb,
      I3 => int_Rst,
      I4 => state(0),
      O => \FSM_gray_state[0]_i_2_n_0\
    );
\FSM_gray_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FAF0F2"
    )
        port map (
      I0 => state(1),
      I1 => \FSM_gray_state[1]_i_2_n_0\,
      I2 => \FSM_gray_state[1]_i_3_n_0\,
      I3 => state(0),
      I4 => state(2),
      I5 => state(3),
      O => \FSM_gray_state[1]_i_1_n_0\
    );
\FSM_gray_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => int_Rst,
      I1 => stb,
      O => \FSM_gray_state[1]_i_2_n_0\
    );
\FSM_gray_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000F7000000F7"
    )
        port map (
      I0 => rSda,
      I1 => dScl,
      I2 => p_0_in(0),
      I3 => state(0),
      I4 => state(1),
      I5 => \FSM_gray_state[3]_i_9_n_0\,
      O => \FSM_gray_state[1]_i_3_n_0\
    );
\FSM_gray_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041FC413C"
    )
        port map (
      I0 => \FSM_gray_state[3]_i_3_n_0\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      I4 => \FSM_gray_state[2]_i_2_n_0\,
      I5 => state(3),
      O => \FSM_gray_state[2]_i_1_n_0\
    );
\FSM_gray_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFFFCFD"
    )
        port map (
      I0 => stb,
      I1 => \dataByte_reg_n_0_[0]\,
      I2 => int_Rst,
      I3 => addrNData,
      I4 => msg,
      O => \FSM_gray_state[2]_i_2_n_0\
    );
\FSM_gray_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FCF8FCF8FFF8FC"
    )
        port map (
      I0 => \FSM_gray_state[3]_i_3_n_0\,
      I1 => \FSM_gray_state[3]_i_4_n_0\,
      I2 => \FSM_gray_state[3]_i_5_n_0\,
      I3 => \FSM_gray_state[3]_i_6_n_0\,
      I4 => \FSM_gray_state[3]_i_7_n_0\,
      I5 => \FSM_gray_state[3]_i_8_n_0\,
      O => \FSM_gray_state[3]_i_1_n_0\
    );
\FSM_gray_state[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03313000"
    )
        port map (
      I0 => \FSM_gray_state[3]_i_13_n_0\,
      I1 => state(3),
      I2 => state(2),
      I3 => state(0),
      I4 => state(1),
      O => \FSM_gray_state[3]_i_10_n_0\
    );
\FSM_gray_state[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEAAAAAA"
    )
        port map (
      I0 => DONE_O_i_5_n_0,
      I1 => \busState_reg_n_0_[0]\,
      I2 => \busState_reg_n_0_[1]\,
      I3 => stb,
      I4 => s_axi_aresetn,
      I5 => \FSM_gray_state[3]_i_14_n_0\,
      O => \FSM_gray_state[3]_i_11_n_0\
    );
\FSM_gray_state[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => \subState_reg_n_0_[0]\,
      I5 => \subState_reg_n_0_[1]\,
      O => \FSM_gray_state[3]_i_12_n_0\
    );
\FSM_gray_state[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => bitCount(2),
      I1 => bitCount(1),
      I2 => bitCount(0),
      O => \FSM_gray_state[3]_i_13_n_0\
    );
\FSM_gray_state[3]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(1),
      I3 => state(0),
      O => \FSM_gray_state[3]_i_14_n_0\
    );
\FSM_gray_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000038800"
    )
        port map (
      I0 => \FSM_gray_state[3]_i_9_n_0\,
      I1 => state(0),
      I2 => \FSM_gray_state[3]_i_3_n_0\,
      I3 => state(1),
      I4 => state(2),
      I5 => state(3),
      O => \FSM_gray_state[3]_i_2_n_0\
    );
\FSM_gray_state[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => rSda,
      I1 => dScl,
      I2 => p_0_in(0),
      O => \FSM_gray_state[3]_i_3_n_0\
    );
\FSM_gray_state[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      O => \FSM_gray_state[3]_i_4_n_0\
    );
\FSM_gray_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF00FFFFFF00"
    )
        port map (
      I0 => \subState_reg_n_0_[1]\,
      I1 => \subState_reg_n_0_[0]\,
      I2 => \FSM_gray_state[3]_i_10_n_0\,
      I3 => \FSM_gray_state[3]_i_11_n_0\,
      I4 => \subState[1]_i_2_n_0\,
      I5 => \FSM_gray_state[3]_i_12_n_0\,
      O => \FSM_gray_state[3]_i_5_n_0\
    );
\FSM_gray_state[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \subState_reg_n_0_[1]\,
      I1 => \subState_reg_n_0_[0]\,
      I2 => \subState[1]_i_2_n_0\,
      O => \FSM_gray_state[3]_i_6_n_0\
    );
\FSM_gray_state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      O => \FSM_gray_state[3]_i_7_n_0\
    );
\FSM_gray_state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => bitCount(2),
      I1 => bitCount(1),
      I2 => bitCount(0),
      O => \FSM_gray_state[3]_i_8_n_0\
    );
\FSM_gray_state[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEEF"
    )
        port map (
      I0 => int_Rst,
      I1 => \dataByte_reg_n_0_[0]\,
      I2 => addrNData,
      I3 => stb,
      O => \FSM_gray_state[3]_i_9_n_0\
    );
\FSM_gray_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \FSM_gray_state[3]_i_1_n_0\,
      D => \FSM_gray_state[0]_i_1_n_0\,
      Q => state(0),
      R => '0'
    );
\FSM_gray_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \FSM_gray_state[3]_i_1_n_0\,
      D => \FSM_gray_state[1]_i_1_n_0\,
      Q => state(1),
      R => '0'
    );
\FSM_gray_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \FSM_gray_state[3]_i_1_n_0\,
      D => \FSM_gray_state[2]_i_1_n_0\,
      Q => state(2),
      R => '0'
    );
\FSM_gray_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \FSM_gray_state[3]_i_1_n_0\,
      D => \FSM_gray_state[3]_i_2_n_0\,
      Q => state(3),
      R => '0'
    );
addrNData_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEEAAAAEEEEAAAA"
    )
        port map (
      I0 => addrNData,
      I1 => \dataByte[7]_i_6_n_0\,
      I2 => \subState_reg_n_0_[1]\,
      I3 => \subState_reg_n_0_[0]\,
      I4 => \subState[1]_i_2_n_0\,
      I5 => addrNData_i_2_n_0,
      O => addrNData_i_1_n_0
    );
addrNData_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(1),
      I3 => state(0),
      O => addrNData_i_2_n_0
    );
addrNData_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => addrNData_i_1_n_0,
      Q => addrNData,
      R => '0'
    );
\bitCount[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => bitCount(0),
      I1 => dataByte0,
      I2 => dataByte1,
      O => \bitCount[0]_i_1_n_0\
    );
\bitCount[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFA6"
    )
        port map (
      I0 => bitCount(1),
      I1 => dataByte0,
      I2 => bitCount(0),
      I3 => dataByte1,
      O => \bitCount[1]_i_1_n_0\
    );
\bitCount[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAA6"
    )
        port map (
      I0 => bitCount(2),
      I1 => dataByte0,
      I2 => bitCount(1),
      I3 => bitCount(0),
      I4 => dataByte1,
      O => \bitCount[2]_i_1_n_0\
    );
\bitCount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => \bitCount[0]_i_1_n_0\,
      Q => bitCount(0),
      R => '0'
    );
\bitCount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => \bitCount[1]_i_1_n_0\,
      Q => bitCount(1),
      R => '0'
    );
\bitCount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => \bitCount[2]_i_1_n_0\,
      Q => bitCount(2),
      R => '0'
    );
\busFreeCnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => busFreeCnt_reg(0),
      O => busFreeCnt0(0)
    );
\busFreeCnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => busFreeCnt_reg(0),
      I1 => busFreeCnt_reg(1),
      O => \busFreeCnt[1]_i_1_n_0\
    );
\busFreeCnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => busFreeCnt_reg(0),
      I1 => busFreeCnt_reg(1),
      I2 => busFreeCnt_reg(2),
      O => busFreeCnt0(2)
    );
\busFreeCnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => busFreeCnt_reg(2),
      I1 => busFreeCnt_reg(1),
      I2 => busFreeCnt_reg(0),
      I3 => busFreeCnt_reg(3),
      O => busFreeCnt0(3)
    );
\busFreeCnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => busFreeCnt_reg(3),
      I1 => busFreeCnt_reg(0),
      I2 => busFreeCnt_reg(1),
      I3 => busFreeCnt_reg(2),
      I4 => busFreeCnt_reg(4),
      O => busFreeCnt0(4)
    );
\busFreeCnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => busFreeCnt_reg(5),
      I1 => busFreeCnt_reg(3),
      I2 => busFreeCnt_reg(0),
      I3 => busFreeCnt_reg(1),
      I4 => busFreeCnt_reg(2),
      I5 => busFreeCnt_reg(4),
      O => busFreeCnt0(5)
    );
\busFreeCnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dScl,
      I1 => int_Rst,
      I2 => p_0_in(0),
      O => busFreeCnt0_0
    );
\busFreeCnt[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => busFreeCnt_reg(6),
      I1 => busFreeCnt_reg(5),
      I2 => \busFreeCnt[6]_i_3_n_0\,
      O => busFreeCnt0(6)
    );
\busFreeCnt[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => busFreeCnt_reg(4),
      I1 => busFreeCnt_reg(2),
      I2 => busFreeCnt_reg(1),
      I3 => busFreeCnt_reg(0),
      I4 => busFreeCnt_reg(3),
      O => \busFreeCnt[6]_i_3_n_0\
    );
\busFreeCnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => busFreeCnt0(0),
      Q => busFreeCnt_reg(0),
      S => busFreeCnt0_0
    );
\busFreeCnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => \busFreeCnt[1]_i_1_n_0\,
      Q => busFreeCnt_reg(1),
      R => busFreeCnt0_0
    );
\busFreeCnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => busFreeCnt0(2),
      Q => busFreeCnt_reg(2),
      S => busFreeCnt0_0
    );
\busFreeCnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => busFreeCnt0(3),
      Q => busFreeCnt_reg(3),
      S => busFreeCnt0_0
    );
\busFreeCnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => busFreeCnt0(4),
      Q => busFreeCnt_reg(4),
      S => busFreeCnt0_0
    );
\busFreeCnt_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => busFreeCnt0(5),
      Q => busFreeCnt_reg(5),
      S => busFreeCnt0_0
    );
\busFreeCnt_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => busFreeCnt0(6),
      Q => busFreeCnt_reg(6),
      S => busFreeCnt0_0
    );
\busState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555FFFF45550000"
    )
        port map (
      I0 => int_Rst,
      I1 => p_0_in(0),
      I2 => dScl,
      I3 => ddSda,
      I4 => busState0,
      I5 => \busState_reg_n_0_[0]\,
      O => \busState[0]_i_1_n_0\
    );
\busState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400000"
    )
        port map (
      I0 => p_0_in(0),
      I1 => dScl,
      I2 => ddSda,
      I3 => int_Rst,
      I4 => busState0,
      I5 => \busState_reg_n_0_[1]\,
      O => \busState[1]_i_1_n_0\
    );
\busState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => busFreeCnt_reg(6),
      I1 => \busState[1]_i_3_n_0\,
      I2 => ddSda,
      I3 => dScl,
      I4 => p_0_in(0),
      I5 => int_Rst,
      O => busState0
    );
\busState[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => busFreeCnt_reg(3),
      I1 => busFreeCnt_reg(0),
      I2 => busFreeCnt_reg(1),
      I3 => busFreeCnt_reg(2),
      I4 => busFreeCnt_reg(4),
      I5 => busFreeCnt_reg(5),
      O => \busState[1]_i_3_n_0\
    );
\busState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => \busState[0]_i_1_n_0\,
      Q => \busState_reg_n_0_[0]\,
      R => '0'
    );
\busState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => \busState[1]_i_1_n_0\,
      Q => \busState_reg_n_0_[1]\,
      R => '0'
    );
dScl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => scl,
      Q => dScl,
      R => '0'
    );
dSda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => sda,
      Q => p_0_in(0),
      R => '0'
    );
\dataByte[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \dataByte[7]_i_5_n_0\,
      I2 => data_i(0),
      I3 => \dataByte[7]_i_6_n_0\,
      O => p_1_in_0(0)
    );
\dataByte[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => \dataByte_reg_n_0_[0]\,
      I1 => \dataByte[7]_i_5_n_0\,
      I2 => data_i(1),
      I3 => \dataByte[7]_i_6_n_0\,
      O => p_1_in_0(1)
    );
\dataByte[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => dataByte(1),
      I1 => \dataByte[7]_i_5_n_0\,
      I2 => data_i(2),
      I3 => \dataByte[7]_i_6_n_0\,
      O => p_1_in_0(2)
    );
\dataByte[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataByte(2),
      I1 => \dataByte[7]_i_5_n_0\,
      I2 => data_i(3),
      I3 => \dataByte[7]_i_6_n_0\,
      O => p_1_in_0(3)
    );
\dataByte[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => dataByte(3),
      I1 => \dataByte[7]_i_5_n_0\,
      I2 => data_i(4),
      I3 => \dataByte[7]_i_6_n_0\,
      O => p_1_in_0(4)
    );
\dataByte[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => dataByte(4),
      I1 => \dataByte[7]_i_5_n_0\,
      I2 => data_i(5),
      I3 => \dataByte[7]_i_6_n_0\,
      O => p_1_in_0(5)
    );
\dataByte[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => dataByte(5),
      I1 => \dataByte[7]_i_5_n_0\,
      I2 => data_i(6),
      I3 => \dataByte[7]_i_6_n_0\,
      O => p_1_in_0(6)
    );
\dataByte[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dataByte1,
      I1 => dataByte0,
      O => \dataByte[7]_i_1_n_0\
    );
\dataByte[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => dataByte(6),
      I1 => \dataByte[7]_i_5_n_0\,
      I2 => data_i(7),
      I3 => \dataByte[7]_i_6_n_0\,
      O => p_1_in_0(7)
    );
\dataByte[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000304000000000"
    )
        port map (
      I0 => \dataByte[7]_i_7_n_0\,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => state(3),
      I5 => \subState[1]_i_2_n_0\,
      O => dataByte1
    );
\dataByte[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C004000"
    )
        port map (
      I0 => state(0),
      I1 => \subState_reg_n_0_[0]\,
      I2 => \subState_reg_n_0_[1]\,
      I3 => \subState[1]_i_2_n_0\,
      I4 => state(1),
      I5 => \subState[1]_i_3_n_0\,
      O => dataByte0
    );
\dataByte[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFB7FFFFFFFF"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => \dataByte[7]_i_7_n_0\,
      I5 => \subState[1]_i_2_n_0\,
      O => \dataByte[7]_i_5_n_0\
    );
\dataByte[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      O => \dataByte[7]_i_6_n_0\
    );
\dataByte[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \subState_reg_n_0_[0]\,
      I1 => \subState_reg_n_0_[1]\,
      O => \dataByte[7]_i_7_n_0\
    );
\dataByte_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \dataByte[7]_i_1_n_0\,
      D => p_1_in_0(0),
      Q => \dataByte_reg_n_0_[0]\,
      R => '0'
    );
\dataByte_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \dataByte[7]_i_1_n_0\,
      D => p_1_in_0(1),
      Q => dataByte(1),
      R => '0'
    );
\dataByte_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \dataByte[7]_i_1_n_0\,
      D => p_1_in_0(2),
      Q => dataByte(2),
      R => '0'
    );
\dataByte_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \dataByte[7]_i_1_n_0\,
      D => p_1_in_0(3),
      Q => dataByte(3),
      R => '0'
    );
\dataByte_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \dataByte[7]_i_1_n_0\,
      D => p_1_in_0(4),
      Q => dataByte(4),
      R => '0'
    );
\dataByte_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \dataByte[7]_i_1_n_0\,
      D => p_1_in_0(5),
      Q => dataByte(5),
      R => '0'
    );
\dataByte_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \dataByte[7]_i_1_n_0\,
      D => p_1_in_0(6),
      Q => dataByte(6),
      R => '0'
    );
\dataByte_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \dataByte[7]_i_1_n_0\,
      D => p_1_in_0(7),
      Q => dataByte(7),
      R => '0'
    );
ddSda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => p_0_in(0),
      Q => ddSda,
      R => '0'
    );
\initA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7077707070707070"
    )
        port map (
      I0 => initEn_reg,
      I1 => Q(2),
      I2 => \initA_reg[0]\,
      I3 => error,
      I4 => done,
      I5 => \initA_reg[0]_0\,
      O => \state_reg[2]\(0)
    );
initEn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF55FD00005500"
    )
        port map (
      I0 => Q(2),
      I1 => initEn_reg_0,
      I2 => initEn_reg,
      I3 => initEn_i_3_n_0,
      I4 => initEn_reg_1,
      I5 => initEn,
      O => \state_reg[2]_0\
    );
initEn_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => error,
      I1 => Q(2),
      I2 => done,
      I3 => \state_reg[2]_1\,
      O => initEn_i_3_n_0
    );
int_Rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAFFFFFFFF"
    )
        port map (
      I0 => int_Rst,
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => state(0),
      I5 => s_axi_aresetn,
      O => int_Rst_i_1_n_0
    );
int_Rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => int_Rst_i_1_n_0,
      Q => int_Rst,
      R => '0'
    );
rScl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F60"
    )
        port map (
      I0 => \subState_reg_n_0_[1]\,
      I1 => \subState_reg_n_0_[0]\,
      I2 => rScl_i_2_n_0,
      I3 => rScl,
      O => rScl_i_1_n_0
    );
rScl_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777777FFF0FFFF"
    )
        port map (
      I0 => \subState_reg_n_0_[1]\,
      I1 => \subState_reg_n_0_[0]\,
      I2 => state(2),
      I3 => state(1),
      I4 => state(0),
      I5 => state(3),
      O => rScl_i_2_n_0
    );
rScl_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => rScl_i_1_n_0,
      Q => rScl,
      R => '0'
    );
rSda_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF10FFFFFF100000"
    )
        port map (
      I0 => rSda_i_2_n_0,
      I1 => rSda_i_3_n_0,
      I2 => state(2),
      I3 => rSda_i_4_n_0,
      I4 => rSda_i_5_n_0,
      I5 => rSda,
      O => rSda_i_1_n_0
    );
rSda_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => state(3),
      I1 => \subState_reg_n_0_[0]\,
      I2 => \subState_reg_n_0_[1]\,
      O => rSda_i_2_n_0
    );
rSda_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => rSda_i_3_n_0
    );
rSda_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0C333208082222"
    )
        port map (
      I0 => rSda_i_6_n_0,
      I1 => \subState_reg_n_0_[1]\,
      I2 => \subState_reg_n_0_[0]\,
      I3 => dataByte(7),
      I4 => state(3),
      I5 => \FSM_gray_state[3]_i_7_n_0\,
      O => rSda_i_4_n_0
    );
rSda_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FF08FF08FFFB"
    )
        port map (
      I0 => state(2),
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => \subState_reg_n_0_[0]\,
      I5 => \subState_reg_n_0_[1]\,
      O => rSda_i_5_n_0
    );
rSda_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFE"
    )
        port map (
      I0 => state(3),
      I1 => state(0),
      I2 => state(1),
      I3 => state(2),
      O => rSda_i_6_n_0
    );
rSda_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => rSda_i_1_n_0,
      Q => rSda,
      R => '0'
    );
\sclCnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclCnt_reg(0),
      O => sclCnt0(0)
    );
\sclCnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sclCnt_reg(0),
      I1 => sclCnt_reg(1),
      O => \sclCnt[1]_i_1_n_0\
    );
\sclCnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => sclCnt_reg(0),
      I1 => sclCnt_reg(1),
      I2 => sclCnt_reg(2),
      O => sclCnt0(2)
    );
\sclCnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => sclCnt_reg(2),
      I1 => sclCnt_reg(1),
      I2 => sclCnt_reg(0),
      I3 => sclCnt_reg(3),
      O => sclCnt0(3)
    );
\sclCnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclCnt_reg(4),
      I1 => sclCnt_reg(2),
      I2 => sclCnt_reg(1),
      I3 => sclCnt_reg(0),
      I4 => sclCnt_reg(3),
      O => \sclCnt[4]_i_1_n_0\
    );
\sclCnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => sclCnt_reg(5),
      I1 => sclCnt_reg(3),
      I2 => sclCnt_reg(0),
      I3 => sclCnt_reg(1),
      I4 => sclCnt_reg(2),
      I5 => sclCnt_reg(4),
      O => sclCnt0(5)
    );
\sclCnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAE"
    )
        port map (
      I0 => \subState[1]_i_2_n_0\,
      I1 => state(0),
      I2 => state(1),
      I3 => state(3),
      I4 => state(2),
      O => \sclCnt[6]_i_1_n_0\
    );
\sclCnt[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => dScl,
      I1 => rScl,
      O => \sclCnt[6]_i_2_n_0\
    );
\sclCnt[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclCnt_reg(6),
      I1 => sclCnt_reg(5),
      I2 => sclCnt_reg(4),
      I3 => \sclCnt[6]_i_4_n_0\,
      O => sclCnt0(6)
    );
\sclCnt[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sclCnt_reg(3),
      I1 => sclCnt_reg(0),
      I2 => sclCnt_reg(1),
      I3 => sclCnt_reg(2),
      O => \sclCnt[6]_i_4_n_0\
    );
\sclCnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => \sclCnt[6]_i_2_n_0\,
      D => sclCnt0(0),
      Q => sclCnt_reg(0),
      S => \sclCnt[6]_i_1_n_0\
    );
\sclCnt_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => \sclCnt[6]_i_2_n_0\,
      D => \sclCnt[1]_i_1_n_0\,
      Q => sclCnt_reg(1),
      S => \sclCnt[6]_i_1_n_0\
    );
\sclCnt_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => \sclCnt[6]_i_2_n_0\,
      D => sclCnt0(2),
      Q => sclCnt_reg(2),
      S => \sclCnt[6]_i_1_n_0\
    );
\sclCnt_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => \sclCnt[6]_i_2_n_0\,
      D => sclCnt0(3),
      Q => sclCnt_reg(3),
      S => \sclCnt[6]_i_1_n_0\
    );
\sclCnt_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => \sclCnt[6]_i_2_n_0\,
      D => \sclCnt[4]_i_1_n_0\,
      Q => sclCnt_reg(4),
      S => \sclCnt[6]_i_1_n_0\
    );
\sclCnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => \sclCnt[6]_i_2_n_0\,
      D => sclCnt0(5),
      Q => sclCnt_reg(5),
      R => \sclCnt[6]_i_1_n_0\
    );
\sclCnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => \sclCnt[6]_i_2_n_0\,
      D => sclCnt0(6),
      Q => sclCnt_reg(6),
      R => \sclCnt[6]_i_1_n_0\
    );
scl_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => scl_INST_0_i_1_n_0,
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => scl
    );
scl_INST_0_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rScl,
      O => scl_INST_0_i_1_n_0
    );
sda_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => '0',
      I1 => sda_INST_0_i_1_n_0,
      I2 => '0',
      I3 => '0',
      I4 => '0',
      I5 => '0',
      O => sda
    );
sda_INST_0_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rSda,
      O => sda_INST_0_i_1_n_0
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF0B"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => error,
      O => D(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000505040004000"
    )
        port map (
      I0 => error,
      I1 => Q(1),
      I2 => \state_reg[1]\,
      I3 => \state_reg[1]_0\,
      I4 => \state_reg[3]\,
      I5 => Q(0),
      O => D(1)
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0CD"
    )
        port map (
      I0 => \state_reg[2]_1\,
      I1 => error,
      I2 => Q(3),
      I3 => Q(2),
      O => D(2)
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880000003F33AAAA"
    )
        port map (
      I0 => done,
      I1 => Q(0),
      I2 => \state_reg[0]\,
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(3),
      O => E(0)
    );
\state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \state_reg[3]\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => error,
      O => D(3)
    );
\subState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666066666666"
    )
        port map (
      I0 => \subState_reg_n_0_[0]\,
      I1 => \subState[1]_i_2_n_0\,
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => \subState[0]_i_1_n_0\
    );
\subState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A6A6A006A6A6A6A"
    )
        port map (
      I0 => \subState_reg_n_0_[1]\,
      I1 => \subState[1]_i_2_n_0\,
      I2 => \subState_reg_n_0_[0]\,
      I3 => \subState[1]_i_3_n_0\,
      I4 => state(1),
      I5 => state(0),
      O => \subState[1]_i_1_n_0\
    );
\subState[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \sclCnt[6]_i_4_n_0\,
      I1 => sclCnt_reg(4),
      I2 => sclCnt_reg(6),
      I3 => sclCnt_reg(5),
      O => \subState[1]_i_2_n_0\
    );
\subState[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      O => \subState[1]_i_3_n_0\
    );
\subState_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => \subState[0]_i_1_n_0\,
      Q => \subState_reg_n_0_[0]\,
      R => '0'
    );
\subState_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => \subState[1]_i_1_n_0\,
      Q => \subState_reg_n_0_[1]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_counter is
  port (
    \slv_reg7_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC;
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_counter : entity is "counter";
end skrach_design_skrach_core_0_1_counter;

architecture STRUCTURE of skrach_design_skrach_core_0_1_counter is
  signal L : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal processCount1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \processCount[11]_i_2__7_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_3__7_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_4__7_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_5__7_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_2__7_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_3__7_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_4__7_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_5__7_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_2__7_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_3__7_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_4__7_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_5__7_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_2__7_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_3__7_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_4__7_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_5__7_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__7_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__7_n_1\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__7_n_2\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__7_n_3\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__7_n_1\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__7_n_2\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__7_n_3\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__7_n_1\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__7_n_2\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__7_n_3\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__7_n_1\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__7_n_2\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__7_n_3\ : STD_LOGIC;
  signal \processCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \processCount_reg_n_0_[1]\ : STD_LOGIC;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\processCount[11]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(4),
      I1 => nextSample,
      I2 => opPhase(11),
      O => \processCount[11]_i_2__7_n_0\
    );
\processCount[11]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(3),
      I1 => nextSample,
      I2 => opPhase(10),
      O => \processCount[11]_i_3__7_n_0\
    );
\processCount[11]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(2),
      I1 => nextSample,
      I2 => opPhase(9),
      O => \processCount[11]_i_4__7_n_0\
    );
\processCount[11]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => nextSample,
      I2 => opPhase(8),
      O => \processCount[11]_i_5__7_n_0\
    );
\processCount[15]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(8),
      I1 => nextSample,
      I2 => opPhase(15),
      O => \processCount[15]_i_2__7_n_0\
    );
\processCount[15]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(7),
      I1 => nextSample,
      I2 => opPhase(14),
      O => \processCount[15]_i_3__7_n_0\
    );
\processCount[15]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(6),
      I1 => nextSample,
      I2 => opPhase(13),
      O => \processCount[15]_i_4__7_n_0\
    );
\processCount[15]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => nextSample,
      I2 => opPhase(12),
      O => \processCount[15]_i_5__7_n_0\
    );
\processCount[3]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(3),
      I1 => nextSample,
      I2 => opPhase(3),
      O => \processCount[3]_i_2__7_n_0\
    );
\processCount[3]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(2),
      I1 => nextSample,
      I2 => opPhase(2),
      O => \processCount[3]_i_3__7_n_0\
    );
\processCount[3]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[1]\,
      I1 => nextSample,
      I2 => opPhase(1),
      O => \processCount[3]_i_4__7_n_0\
    );
\processCount[3]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[0]\,
      I1 => nextSample,
      I2 => opPhase(0),
      O => \processCount[3]_i_5__7_n_0\
    );
\processCount[7]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => nextSample,
      I2 => opPhase(7),
      O => \processCount[7]_i_2__7_n_0\
    );
\processCount[7]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(6),
      I1 => nextSample,
      I2 => opPhase(6),
      O => \processCount[7]_i_3__7_n_0\
    );
\processCount[7]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(5),
      I1 => nextSample,
      I2 => opPhase(5),
      O => \processCount[7]_i_4__7_n_0\
    );
\processCount[7]_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(4),
      I1 => nextSample,
      I2 => opPhase(4),
      O => \processCount[7]_i_5__7_n_0\
    );
\processCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(0),
      Q => \processCount_reg_n_0_[0]\,
      R => \processCount_reg[17]_0\
    );
\processCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(10),
      Q => \^q\(3),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(11),
      Q => \^q\(4),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[11]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[7]_i_1__7_n_0\,
      CO(3) => \processCount_reg[11]_i_1__7_n_0\,
      CO(2) => \processCount_reg[11]_i_1__7_n_1\,
      CO(1) => \processCount_reg[11]_i_1__7_n_2\,
      CO(0) => \processCount_reg[11]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(11 downto 8),
      O(3 downto 0) => processCount1_in(11 downto 8),
      S(3) => \processCount[11]_i_2__7_n_0\,
      S(2) => \processCount[11]_i_3__7_n_0\,
      S(1) => \processCount[11]_i_4__7_n_0\,
      S(0) => \processCount[11]_i_5__7_n_0\
    );
\processCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(12),
      Q => \^q\(5),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(13),
      Q => \^q\(6),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(14),
      Q => \^q\(7),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(15),
      Q => \^q\(8),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[15]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[11]_i_1__7_n_0\,
      CO(3) => \slv_reg7_reg[15]\(0),
      CO(2) => \processCount_reg[15]_i_1__7_n_1\,
      CO(1) => \processCount_reg[15]_i_1__7_n_2\,
      CO(0) => \processCount_reg[15]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(15 downto 12),
      O(3 downto 0) => processCount1_in(15 downto 12),
      S(3) => \processCount[15]_i_2__7_n_0\,
      S(2) => \processCount[15]_i_3__7_n_0\,
      S(1) => \processCount[15]_i_4__7_n_0\,
      S(0) => \processCount[15]_i_5__7_n_0\
    );
\processCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_1\(0),
      Q => \^q\(9),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_1\(1),
      Q => \^q\(10),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(1),
      Q => \processCount_reg_n_0_[1]\,
      R => \processCount_reg[17]_0\
    );
\processCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(2),
      Q => L(2),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(3),
      Q => L(3),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[3]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \processCount_reg[3]_i_1__7_n_0\,
      CO(2) => \processCount_reg[3]_i_1__7_n_1\,
      CO(1) => \processCount_reg[3]_i_1__7_n_2\,
      CO(0) => \processCount_reg[3]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(3 downto 0),
      O(3 downto 0) => processCount1_in(3 downto 0),
      S(3) => \processCount[3]_i_2__7_n_0\,
      S(2) => \processCount[3]_i_3__7_n_0\,
      S(1) => \processCount[3]_i_4__7_n_0\,
      S(0) => \processCount[3]_i_5__7_n_0\
    );
\processCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(4),
      Q => L(4),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(5),
      Q => L(5),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(6),
      Q => L(6),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(7),
      Q => \^q\(0),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[7]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[3]_i_1__7_n_0\,
      CO(3) => \processCount_reg[7]_i_1__7_n_0\,
      CO(2) => \processCount_reg[7]_i_1__7_n_1\,
      CO(1) => \processCount_reg[7]_i_1__7_n_2\,
      CO(0) => \processCount_reg[7]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(7 downto 4),
      O(3 downto 0) => processCount1_in(7 downto 4),
      S(3) => \processCount[7]_i_2__7_n_0\,
      S(2) => \processCount[7]_i_3__7_n_0\,
      S(1) => \processCount[7]_i_4__7_n_0\,
      S(0) => \processCount[7]_i_5__7_n_0\
    );
\processCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(8),
      Q => \^q\(1),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(9),
      Q => \^q\(2),
      R => \processCount_reg[17]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_counter_13 is
  port (
    \slv_reg6_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[0]_0\ : in STD_LOGIC;
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_counter_13 : entity is "counter";
end skrach_design_skrach_core_0_1_counter_13;

architecture STRUCTURE of skrach_design_skrach_core_0_1_counter_13 is
  signal L : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal processCount1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \processCount[11]_i_2__6_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_3__6_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_4__6_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_5__6_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_2__6_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_3__6_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_4__6_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_5__6_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_3__6_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_4__6_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_5__6_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_3__6_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_4__6_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_5__6_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__6_n_1\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__6_n_2\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__6_n_3\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__6_n_1\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__6_n_2\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__6_n_3\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__6_n_1\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__6_n_2\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__6_n_3\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__6_n_1\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__6_n_2\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__6_n_3\ : STD_LOGIC;
  signal \processCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \processCount_reg_n_0_[1]\ : STD_LOGIC;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\processCount[11]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(4),
      I1 => nextSample,
      I2 => opPhase(11),
      O => \processCount[11]_i_2__6_n_0\
    );
\processCount[11]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(3),
      I1 => nextSample,
      I2 => opPhase(10),
      O => \processCount[11]_i_3__6_n_0\
    );
\processCount[11]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(2),
      I1 => nextSample,
      I2 => opPhase(9),
      O => \processCount[11]_i_4__6_n_0\
    );
\processCount[11]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => nextSample,
      I2 => opPhase(8),
      O => \processCount[11]_i_5__6_n_0\
    );
\processCount[15]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(8),
      I1 => nextSample,
      I2 => opPhase(15),
      O => \processCount[15]_i_2__6_n_0\
    );
\processCount[15]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(7),
      I1 => nextSample,
      I2 => opPhase(14),
      O => \processCount[15]_i_3__6_n_0\
    );
\processCount[15]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(6),
      I1 => nextSample,
      I2 => opPhase(13),
      O => \processCount[15]_i_4__6_n_0\
    );
\processCount[15]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => nextSample,
      I2 => opPhase(12),
      O => \processCount[15]_i_5__6_n_0\
    );
\processCount[3]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(3),
      I1 => nextSample,
      I2 => opPhase(3),
      O => \processCount[3]_i_2__6_n_0\
    );
\processCount[3]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(2),
      I1 => nextSample,
      I2 => opPhase(2),
      O => \processCount[3]_i_3__6_n_0\
    );
\processCount[3]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[1]\,
      I1 => nextSample,
      I2 => opPhase(1),
      O => \processCount[3]_i_4__6_n_0\
    );
\processCount[3]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[0]\,
      I1 => nextSample,
      I2 => opPhase(0),
      O => \processCount[3]_i_5__6_n_0\
    );
\processCount[7]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => nextSample,
      I2 => opPhase(7),
      O => \processCount[7]_i_2__6_n_0\
    );
\processCount[7]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(6),
      I1 => nextSample,
      I2 => opPhase(6),
      O => \processCount[7]_i_3__6_n_0\
    );
\processCount[7]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(5),
      I1 => nextSample,
      I2 => opPhase(5),
      O => \processCount[7]_i_4__6_n_0\
    );
\processCount[7]_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(4),
      I1 => nextSample,
      I2 => opPhase(4),
      O => \processCount[7]_i_5__6_n_0\
    );
\processCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(0),
      Q => \processCount_reg_n_0_[0]\,
      R => \processCount_reg[0]_0\
    );
\processCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(10),
      Q => \^q\(3),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(11),
      Q => \^q\(4),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[11]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[7]_i_1__6_n_0\,
      CO(3) => \processCount_reg[11]_i_1__6_n_0\,
      CO(2) => \processCount_reg[11]_i_1__6_n_1\,
      CO(1) => \processCount_reg[11]_i_1__6_n_2\,
      CO(0) => \processCount_reg[11]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(11 downto 8),
      O(3 downto 0) => processCount1_in(11 downto 8),
      S(3) => \processCount[11]_i_2__6_n_0\,
      S(2) => \processCount[11]_i_3__6_n_0\,
      S(1) => \processCount[11]_i_4__6_n_0\,
      S(0) => \processCount[11]_i_5__6_n_0\
    );
\processCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(12),
      Q => \^q\(5),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(13),
      Q => \^q\(6),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(14),
      Q => \^q\(7),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(15),
      Q => \^q\(8),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[15]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[11]_i_1__6_n_0\,
      CO(3) => \slv_reg6_reg[31]\(0),
      CO(2) => \processCount_reg[15]_i_1__6_n_1\,
      CO(1) => \processCount_reg[15]_i_1__6_n_2\,
      CO(0) => \processCount_reg[15]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(15 downto 12),
      O(3 downto 0) => processCount1_in(15 downto 12),
      S(3) => \processCount[15]_i_2__6_n_0\,
      S(2) => \processCount[15]_i_3__6_n_0\,
      S(1) => \processCount[15]_i_4__6_n_0\,
      S(0) => \processCount[15]_i_5__6_n_0\
    );
\processCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_0\(0),
      Q => \^q\(9),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_0\(1),
      Q => \^q\(10),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(1),
      Q => \processCount_reg_n_0_[1]\,
      R => \processCount_reg[0]_0\
    );
\processCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(2),
      Q => L(2),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(3),
      Q => L(3),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[3]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \processCount_reg[3]_i_1__6_n_0\,
      CO(2) => \processCount_reg[3]_i_1__6_n_1\,
      CO(1) => \processCount_reg[3]_i_1__6_n_2\,
      CO(0) => \processCount_reg[3]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(3 downto 0),
      O(3 downto 0) => processCount1_in(3 downto 0),
      S(3) => \processCount[3]_i_2__6_n_0\,
      S(2) => \processCount[3]_i_3__6_n_0\,
      S(1) => \processCount[3]_i_4__6_n_0\,
      S(0) => \processCount[3]_i_5__6_n_0\
    );
\processCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(4),
      Q => L(4),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(5),
      Q => L(5),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(6),
      Q => L(6),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(7),
      Q => \^q\(0),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[7]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[3]_i_1__6_n_0\,
      CO(3) => \processCount_reg[7]_i_1__6_n_0\,
      CO(2) => \processCount_reg[7]_i_1__6_n_1\,
      CO(1) => \processCount_reg[7]_i_1__6_n_2\,
      CO(0) => \processCount_reg[7]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(7 downto 4),
      O(3 downto 0) => processCount1_in(7 downto 4),
      S(3) => \processCount[7]_i_2__6_n_0\,
      S(2) => \processCount[7]_i_3__6_n_0\,
      S(1) => \processCount[7]_i_4__6_n_0\,
      S(0) => \processCount[7]_i_5__6_n_0\
    );
\processCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(8),
      Q => \^q\(1),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(9),
      Q => \^q\(2),
      R => \processCount_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_counter_18 is
  port (
    \slv_reg6_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[0]_0\ : in STD_LOGIC;
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_counter_18 : entity is "counter";
end skrach_design_skrach_core_0_1_counter_18;

architecture STRUCTURE of skrach_design_skrach_core_0_1_counter_18 is
  signal L : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal processCount1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \processCount[11]_i_2__5_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_3__5_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_4__5_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_5__5_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_2__5_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_3__5_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_4__5_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_5__5_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_3__5_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_4__5_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_5__5_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_3__5_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_4__5_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_5__5_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__5_n_1\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__5_n_2\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__5_n_3\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__5_n_1\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__5_n_2\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__5_n_3\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__5_n_1\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__5_n_2\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__5_n_3\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__5_n_1\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__5_n_2\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__5_n_3\ : STD_LOGIC;
  signal \processCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \processCount_reg_n_0_[1]\ : STD_LOGIC;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\processCount[11]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(4),
      I1 => nextSample,
      I2 => opPhase(11),
      O => \processCount[11]_i_2__5_n_0\
    );
\processCount[11]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(3),
      I1 => nextSample,
      I2 => opPhase(10),
      O => \processCount[11]_i_3__5_n_0\
    );
\processCount[11]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(2),
      I1 => nextSample,
      I2 => opPhase(9),
      O => \processCount[11]_i_4__5_n_0\
    );
\processCount[11]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => nextSample,
      I2 => opPhase(8),
      O => \processCount[11]_i_5__5_n_0\
    );
\processCount[15]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(8),
      I1 => nextSample,
      I2 => opPhase(15),
      O => \processCount[15]_i_2__5_n_0\
    );
\processCount[15]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(7),
      I1 => nextSample,
      I2 => opPhase(14),
      O => \processCount[15]_i_3__5_n_0\
    );
\processCount[15]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(6),
      I1 => nextSample,
      I2 => opPhase(13),
      O => \processCount[15]_i_4__5_n_0\
    );
\processCount[15]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => nextSample,
      I2 => opPhase(12),
      O => \processCount[15]_i_5__5_n_0\
    );
\processCount[3]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(3),
      I1 => nextSample,
      I2 => opPhase(3),
      O => \processCount[3]_i_2__5_n_0\
    );
\processCount[3]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(2),
      I1 => nextSample,
      I2 => opPhase(2),
      O => \processCount[3]_i_3__5_n_0\
    );
\processCount[3]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[1]\,
      I1 => nextSample,
      I2 => opPhase(1),
      O => \processCount[3]_i_4__5_n_0\
    );
\processCount[3]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[0]\,
      I1 => nextSample,
      I2 => opPhase(0),
      O => \processCount[3]_i_5__5_n_0\
    );
\processCount[7]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => nextSample,
      I2 => opPhase(7),
      O => \processCount[7]_i_2__5_n_0\
    );
\processCount[7]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(6),
      I1 => nextSample,
      I2 => opPhase(6),
      O => \processCount[7]_i_3__5_n_0\
    );
\processCount[7]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(5),
      I1 => nextSample,
      I2 => opPhase(5),
      O => \processCount[7]_i_4__5_n_0\
    );
\processCount[7]_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(4),
      I1 => nextSample,
      I2 => opPhase(4),
      O => \processCount[7]_i_5__5_n_0\
    );
\processCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(0),
      Q => \processCount_reg_n_0_[0]\,
      R => \processCount_reg[0]_0\
    );
\processCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(10),
      Q => \^q\(3),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(11),
      Q => \^q\(4),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[11]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[7]_i_1__5_n_0\,
      CO(3) => \processCount_reg[11]_i_1__5_n_0\,
      CO(2) => \processCount_reg[11]_i_1__5_n_1\,
      CO(1) => \processCount_reg[11]_i_1__5_n_2\,
      CO(0) => \processCount_reg[11]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(11 downto 8),
      O(3 downto 0) => processCount1_in(11 downto 8),
      S(3) => \processCount[11]_i_2__5_n_0\,
      S(2) => \processCount[11]_i_3__5_n_0\,
      S(1) => \processCount[11]_i_4__5_n_0\,
      S(0) => \processCount[11]_i_5__5_n_0\
    );
\processCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(12),
      Q => \^q\(5),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(13),
      Q => \^q\(6),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(14),
      Q => \^q\(7),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(15),
      Q => \^q\(8),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[15]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[11]_i_1__5_n_0\,
      CO(3) => \slv_reg6_reg[15]\(0),
      CO(2) => \processCount_reg[15]_i_1__5_n_1\,
      CO(1) => \processCount_reg[15]_i_1__5_n_2\,
      CO(0) => \processCount_reg[15]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(15 downto 12),
      O(3 downto 0) => processCount1_in(15 downto 12),
      S(3) => \processCount[15]_i_2__5_n_0\,
      S(2) => \processCount[15]_i_3__5_n_0\,
      S(1) => \processCount[15]_i_4__5_n_0\,
      S(0) => \processCount[15]_i_5__5_n_0\
    );
\processCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_0\(0),
      Q => \^q\(9),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_0\(1),
      Q => \^q\(10),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(1),
      Q => \processCount_reg_n_0_[1]\,
      R => \processCount_reg[0]_0\
    );
\processCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(2),
      Q => L(2),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(3),
      Q => L(3),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[3]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \processCount_reg[3]_i_1__5_n_0\,
      CO(2) => \processCount_reg[3]_i_1__5_n_1\,
      CO(1) => \processCount_reg[3]_i_1__5_n_2\,
      CO(0) => \processCount_reg[3]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(3 downto 0),
      O(3 downto 0) => processCount1_in(3 downto 0),
      S(3) => \processCount[3]_i_2__5_n_0\,
      S(2) => \processCount[3]_i_3__5_n_0\,
      S(1) => \processCount[3]_i_4__5_n_0\,
      S(0) => \processCount[3]_i_5__5_n_0\
    );
\processCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(4),
      Q => L(4),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(5),
      Q => L(5),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(6),
      Q => L(6),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(7),
      Q => \^q\(0),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[7]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[3]_i_1__5_n_0\,
      CO(3) => \processCount_reg[7]_i_1__5_n_0\,
      CO(2) => \processCount_reg[7]_i_1__5_n_1\,
      CO(1) => \processCount_reg[7]_i_1__5_n_2\,
      CO(0) => \processCount_reg[7]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(7 downto 4),
      O(3 downto 0) => processCount1_in(7 downto 4),
      S(3) => \processCount[7]_i_2__5_n_0\,
      S(2) => \processCount[7]_i_3__5_n_0\,
      S(1) => \processCount[7]_i_4__5_n_0\,
      S(0) => \processCount[7]_i_5__5_n_0\
    );
\processCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(8),
      Q => \^q\(1),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(9),
      Q => \^q\(2),
      R => \processCount_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_counter_23 is
  port (
    \slv_reg5_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC;
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_counter_23 : entity is "counter";
end skrach_design_skrach_core_0_1_counter_23;

architecture STRUCTURE of skrach_design_skrach_core_0_1_counter_23 is
  signal L : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal processCount1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \processCount[11]_i_2__4_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_3__4_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_4__4_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_5__4_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_2__4_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_3__4_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_4__4_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_5__4_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_3__4_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_4__4_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_5__4_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_4__4_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_5__4_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__4_n_1\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__4_n_2\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__4_n_3\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__4_n_1\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__4_n_2\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__4_n_3\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__4_n_1\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__4_n_2\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__4_n_3\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__4_n_1\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__4_n_2\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__4_n_3\ : STD_LOGIC;
  signal \processCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \processCount_reg_n_0_[1]\ : STD_LOGIC;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\processCount[11]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(4),
      I1 => nextSample,
      I2 => opPhase(11),
      O => \processCount[11]_i_2__4_n_0\
    );
\processCount[11]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(3),
      I1 => nextSample,
      I2 => opPhase(10),
      O => \processCount[11]_i_3__4_n_0\
    );
\processCount[11]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(2),
      I1 => nextSample,
      I2 => opPhase(9),
      O => \processCount[11]_i_4__4_n_0\
    );
\processCount[11]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => nextSample,
      I2 => opPhase(8),
      O => \processCount[11]_i_5__4_n_0\
    );
\processCount[15]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(8),
      I1 => nextSample,
      I2 => opPhase(15),
      O => \processCount[15]_i_2__4_n_0\
    );
\processCount[15]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(7),
      I1 => nextSample,
      I2 => opPhase(14),
      O => \processCount[15]_i_3__4_n_0\
    );
\processCount[15]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(6),
      I1 => nextSample,
      I2 => opPhase(13),
      O => \processCount[15]_i_4__4_n_0\
    );
\processCount[15]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => nextSample,
      I2 => opPhase(12),
      O => \processCount[15]_i_5__4_n_0\
    );
\processCount[3]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(3),
      I1 => nextSample,
      I2 => opPhase(3),
      O => \processCount[3]_i_2__4_n_0\
    );
\processCount[3]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(2),
      I1 => nextSample,
      I2 => opPhase(2),
      O => \processCount[3]_i_3__4_n_0\
    );
\processCount[3]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[1]\,
      I1 => nextSample,
      I2 => opPhase(1),
      O => \processCount[3]_i_4__4_n_0\
    );
\processCount[3]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[0]\,
      I1 => nextSample,
      I2 => opPhase(0),
      O => \processCount[3]_i_5__4_n_0\
    );
\processCount[7]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => nextSample,
      I2 => opPhase(7),
      O => \processCount[7]_i_2__4_n_0\
    );
\processCount[7]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(6),
      I1 => nextSample,
      I2 => opPhase(6),
      O => \processCount[7]_i_3__4_n_0\
    );
\processCount[7]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(5),
      I1 => nextSample,
      I2 => opPhase(5),
      O => \processCount[7]_i_4__4_n_0\
    );
\processCount[7]_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(4),
      I1 => nextSample,
      I2 => opPhase(4),
      O => \processCount[7]_i_5__4_n_0\
    );
\processCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(0),
      Q => \processCount_reg_n_0_[0]\,
      R => \processCount_reg[17]_0\
    );
\processCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(10),
      Q => \^q\(3),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(11),
      Q => \^q\(4),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[11]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[7]_i_1__4_n_0\,
      CO(3) => \processCount_reg[11]_i_1__4_n_0\,
      CO(2) => \processCount_reg[11]_i_1__4_n_1\,
      CO(1) => \processCount_reg[11]_i_1__4_n_2\,
      CO(0) => \processCount_reg[11]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(11 downto 8),
      O(3 downto 0) => processCount1_in(11 downto 8),
      S(3) => \processCount[11]_i_2__4_n_0\,
      S(2) => \processCount[11]_i_3__4_n_0\,
      S(1) => \processCount[11]_i_4__4_n_0\,
      S(0) => \processCount[11]_i_5__4_n_0\
    );
\processCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(12),
      Q => \^q\(5),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(13),
      Q => \^q\(6),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(14),
      Q => \^q\(7),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(15),
      Q => \^q\(8),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[15]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[11]_i_1__4_n_0\,
      CO(3) => \slv_reg5_reg[31]\(0),
      CO(2) => \processCount_reg[15]_i_1__4_n_1\,
      CO(1) => \processCount_reg[15]_i_1__4_n_2\,
      CO(0) => \processCount_reg[15]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(15 downto 12),
      O(3 downto 0) => processCount1_in(15 downto 12),
      S(3) => \processCount[15]_i_2__4_n_0\,
      S(2) => \processCount[15]_i_3__4_n_0\,
      S(1) => \processCount[15]_i_4__4_n_0\,
      S(0) => \processCount[15]_i_5__4_n_0\
    );
\processCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_1\(0),
      Q => \^q\(9),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_1\(1),
      Q => \^q\(10),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(1),
      Q => \processCount_reg_n_0_[1]\,
      R => \processCount_reg[17]_0\
    );
\processCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(2),
      Q => L(2),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(3),
      Q => L(3),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[3]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \processCount_reg[3]_i_1__4_n_0\,
      CO(2) => \processCount_reg[3]_i_1__4_n_1\,
      CO(1) => \processCount_reg[3]_i_1__4_n_2\,
      CO(0) => \processCount_reg[3]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(3 downto 0),
      O(3 downto 0) => processCount1_in(3 downto 0),
      S(3) => \processCount[3]_i_2__4_n_0\,
      S(2) => \processCount[3]_i_3__4_n_0\,
      S(1) => \processCount[3]_i_4__4_n_0\,
      S(0) => \processCount[3]_i_5__4_n_0\
    );
\processCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(4),
      Q => L(4),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(5),
      Q => L(5),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(6),
      Q => L(6),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(7),
      Q => \^q\(0),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[7]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[3]_i_1__4_n_0\,
      CO(3) => \processCount_reg[7]_i_1__4_n_0\,
      CO(2) => \processCount_reg[7]_i_1__4_n_1\,
      CO(1) => \processCount_reg[7]_i_1__4_n_2\,
      CO(0) => \processCount_reg[7]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(7 downto 4),
      O(3 downto 0) => processCount1_in(7 downto 4),
      S(3) => \processCount[7]_i_2__4_n_0\,
      S(2) => \processCount[7]_i_3__4_n_0\,
      S(1) => \processCount[7]_i_4__4_n_0\,
      S(0) => \processCount[7]_i_5__4_n_0\
    );
\processCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(8),
      Q => \^q\(1),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(9),
      Q => \^q\(2),
      R => \processCount_reg[17]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_counter_28 is
  port (
    \slv_reg5_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC;
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_counter_28 : entity is "counter";
end skrach_design_skrach_core_0_1_counter_28;

architecture STRUCTURE of skrach_design_skrach_core_0_1_counter_28 is
  signal L : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal processCount1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \processCount[11]_i_2__3_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_3__3_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_4__3_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_5__3_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_2__3_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_4__3_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_5__3_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_5__3_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_5__3_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__3_n_1\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__3_n_2\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__3_n_3\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__3_n_1\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__3_n_2\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__3_n_3\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__3_n_1\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__3_n_2\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__3_n_3\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__3_n_1\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__3_n_2\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__3_n_3\ : STD_LOGIC;
  signal \processCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \processCount_reg_n_0_[1]\ : STD_LOGIC;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\processCount[11]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(4),
      I1 => nextSample,
      I2 => opPhase(11),
      O => \processCount[11]_i_2__3_n_0\
    );
\processCount[11]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(3),
      I1 => nextSample,
      I2 => opPhase(10),
      O => \processCount[11]_i_3__3_n_0\
    );
\processCount[11]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(2),
      I1 => nextSample,
      I2 => opPhase(9),
      O => \processCount[11]_i_4__3_n_0\
    );
\processCount[11]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => nextSample,
      I2 => opPhase(8),
      O => \processCount[11]_i_5__3_n_0\
    );
\processCount[15]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(8),
      I1 => nextSample,
      I2 => opPhase(15),
      O => \processCount[15]_i_2__3_n_0\
    );
\processCount[15]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(7),
      I1 => nextSample,
      I2 => opPhase(14),
      O => \processCount[15]_i_3__3_n_0\
    );
\processCount[15]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(6),
      I1 => nextSample,
      I2 => opPhase(13),
      O => \processCount[15]_i_4__3_n_0\
    );
\processCount[15]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => nextSample,
      I2 => opPhase(12),
      O => \processCount[15]_i_5__3_n_0\
    );
\processCount[3]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(3),
      I1 => nextSample,
      I2 => opPhase(3),
      O => \processCount[3]_i_2__3_n_0\
    );
\processCount[3]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(2),
      I1 => nextSample,
      I2 => opPhase(2),
      O => \processCount[3]_i_3__3_n_0\
    );
\processCount[3]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[1]\,
      I1 => nextSample,
      I2 => opPhase(1),
      O => \processCount[3]_i_4__3_n_0\
    );
\processCount[3]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[0]\,
      I1 => nextSample,
      I2 => opPhase(0),
      O => \processCount[3]_i_5__3_n_0\
    );
\processCount[7]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => nextSample,
      I2 => opPhase(7),
      O => \processCount[7]_i_2__3_n_0\
    );
\processCount[7]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(6),
      I1 => nextSample,
      I2 => opPhase(6),
      O => \processCount[7]_i_3__3_n_0\
    );
\processCount[7]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(5),
      I1 => nextSample,
      I2 => opPhase(5),
      O => \processCount[7]_i_4__3_n_0\
    );
\processCount[7]_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(4),
      I1 => nextSample,
      I2 => opPhase(4),
      O => \processCount[7]_i_5__3_n_0\
    );
\processCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(0),
      Q => \processCount_reg_n_0_[0]\,
      R => \processCount_reg[17]_0\
    );
\processCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(10),
      Q => \^q\(3),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(11),
      Q => \^q\(4),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[11]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[7]_i_1__3_n_0\,
      CO(3) => \processCount_reg[11]_i_1__3_n_0\,
      CO(2) => \processCount_reg[11]_i_1__3_n_1\,
      CO(1) => \processCount_reg[11]_i_1__3_n_2\,
      CO(0) => \processCount_reg[11]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(11 downto 8),
      O(3 downto 0) => processCount1_in(11 downto 8),
      S(3) => \processCount[11]_i_2__3_n_0\,
      S(2) => \processCount[11]_i_3__3_n_0\,
      S(1) => \processCount[11]_i_4__3_n_0\,
      S(0) => \processCount[11]_i_5__3_n_0\
    );
\processCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(12),
      Q => \^q\(5),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(13),
      Q => \^q\(6),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(14),
      Q => \^q\(7),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(15),
      Q => \^q\(8),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[15]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[11]_i_1__3_n_0\,
      CO(3) => \slv_reg5_reg[15]\(0),
      CO(2) => \processCount_reg[15]_i_1__3_n_1\,
      CO(1) => \processCount_reg[15]_i_1__3_n_2\,
      CO(0) => \processCount_reg[15]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(15 downto 12),
      O(3 downto 0) => processCount1_in(15 downto 12),
      S(3) => \processCount[15]_i_2__3_n_0\,
      S(2) => \processCount[15]_i_3__3_n_0\,
      S(1) => \processCount[15]_i_4__3_n_0\,
      S(0) => \processCount[15]_i_5__3_n_0\
    );
\processCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_1\(0),
      Q => \^q\(9),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_1\(1),
      Q => \^q\(10),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(1),
      Q => \processCount_reg_n_0_[1]\,
      R => \processCount_reg[17]_0\
    );
\processCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(2),
      Q => L(2),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(3),
      Q => L(3),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[3]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \processCount_reg[3]_i_1__3_n_0\,
      CO(2) => \processCount_reg[3]_i_1__3_n_1\,
      CO(1) => \processCount_reg[3]_i_1__3_n_2\,
      CO(0) => \processCount_reg[3]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(3 downto 0),
      O(3 downto 0) => processCount1_in(3 downto 0),
      S(3) => \processCount[3]_i_2__3_n_0\,
      S(2) => \processCount[3]_i_3__3_n_0\,
      S(1) => \processCount[3]_i_4__3_n_0\,
      S(0) => \processCount[3]_i_5__3_n_0\
    );
\processCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(4),
      Q => L(4),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(5),
      Q => L(5),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(6),
      Q => L(6),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(7),
      Q => \^q\(0),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[7]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[3]_i_1__3_n_0\,
      CO(3) => \processCount_reg[7]_i_1__3_n_0\,
      CO(2) => \processCount_reg[7]_i_1__3_n_1\,
      CO(1) => \processCount_reg[7]_i_1__3_n_2\,
      CO(0) => \processCount_reg[7]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(7 downto 4),
      O(3 downto 0) => processCount1_in(7 downto 4),
      S(3) => \processCount[7]_i_2__3_n_0\,
      S(2) => \processCount[7]_i_3__3_n_0\,
      S(1) => \processCount[7]_i_4__3_n_0\,
      S(0) => \processCount[7]_i_5__3_n_0\
    );
\processCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(8),
      Q => \^q\(1),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(9),
      Q => \^q\(2),
      R => \processCount_reg[17]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_counter_33 is
  port (
    \slv_reg4_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[0]_0\ : in STD_LOGIC;
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_counter_33 : entity is "counter";
end skrach_design_skrach_core_0_1_counter_33;

architecture STRUCTURE of skrach_design_skrach_core_0_1_counter_33 is
  signal L : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal processCount1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \processCount[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_3__2_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_4__2_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_5__2_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_3__2_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_4__2_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_5__2_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_5__2_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__2_n_1\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__2_n_2\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__2_n_3\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__2_n_1\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__2_n_2\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__2_n_3\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__2_n_1\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__2_n_2\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__2_n_1\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__2_n_2\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__2_n_3\ : STD_LOGIC;
  signal \processCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \processCount_reg_n_0_[1]\ : STD_LOGIC;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\processCount[11]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(4),
      I1 => nextSample,
      I2 => opPhase(11),
      O => \processCount[11]_i_2__2_n_0\
    );
\processCount[11]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(3),
      I1 => nextSample,
      I2 => opPhase(10),
      O => \processCount[11]_i_3__2_n_0\
    );
\processCount[11]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(2),
      I1 => nextSample,
      I2 => opPhase(9),
      O => \processCount[11]_i_4__2_n_0\
    );
\processCount[11]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => nextSample,
      I2 => opPhase(8),
      O => \processCount[11]_i_5__2_n_0\
    );
\processCount[15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(8),
      I1 => nextSample,
      I2 => opPhase(15),
      O => \processCount[15]_i_2__2_n_0\
    );
\processCount[15]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(7),
      I1 => nextSample,
      I2 => opPhase(14),
      O => \processCount[15]_i_3__2_n_0\
    );
\processCount[15]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(6),
      I1 => nextSample,
      I2 => opPhase(13),
      O => \processCount[15]_i_4__2_n_0\
    );
\processCount[15]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => nextSample,
      I2 => opPhase(12),
      O => \processCount[15]_i_5__2_n_0\
    );
\processCount[3]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(3),
      I1 => nextSample,
      I2 => opPhase(3),
      O => \processCount[3]_i_2__2_n_0\
    );
\processCount[3]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(2),
      I1 => nextSample,
      I2 => opPhase(2),
      O => \processCount[3]_i_3__2_n_0\
    );
\processCount[3]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[1]\,
      I1 => nextSample,
      I2 => opPhase(1),
      O => \processCount[3]_i_4__2_n_0\
    );
\processCount[3]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[0]\,
      I1 => nextSample,
      I2 => opPhase(0),
      O => \processCount[3]_i_5__2_n_0\
    );
\processCount[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => nextSample,
      I2 => opPhase(7),
      O => \processCount[7]_i_2__2_n_0\
    );
\processCount[7]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(6),
      I1 => nextSample,
      I2 => opPhase(6),
      O => \processCount[7]_i_3__2_n_0\
    );
\processCount[7]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(5),
      I1 => nextSample,
      I2 => opPhase(5),
      O => \processCount[7]_i_4__2_n_0\
    );
\processCount[7]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(4),
      I1 => nextSample,
      I2 => opPhase(4),
      O => \processCount[7]_i_5__2_n_0\
    );
\processCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(0),
      Q => \processCount_reg_n_0_[0]\,
      R => \processCount_reg[0]_0\
    );
\processCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(10),
      Q => \^q\(3),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(11),
      Q => \^q\(4),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[11]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[7]_i_1__2_n_0\,
      CO(3) => \processCount_reg[11]_i_1__2_n_0\,
      CO(2) => \processCount_reg[11]_i_1__2_n_1\,
      CO(1) => \processCount_reg[11]_i_1__2_n_2\,
      CO(0) => \processCount_reg[11]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(11 downto 8),
      O(3 downto 0) => processCount1_in(11 downto 8),
      S(3) => \processCount[11]_i_2__2_n_0\,
      S(2) => \processCount[11]_i_3__2_n_0\,
      S(1) => \processCount[11]_i_4__2_n_0\,
      S(0) => \processCount[11]_i_5__2_n_0\
    );
\processCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(12),
      Q => \^q\(5),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(13),
      Q => \^q\(6),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(14),
      Q => \^q\(7),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(15),
      Q => \^q\(8),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[15]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[11]_i_1__2_n_0\,
      CO(3) => \slv_reg4_reg[31]\(0),
      CO(2) => \processCount_reg[15]_i_1__2_n_1\,
      CO(1) => \processCount_reg[15]_i_1__2_n_2\,
      CO(0) => \processCount_reg[15]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(15 downto 12),
      O(3 downto 0) => processCount1_in(15 downto 12),
      S(3) => \processCount[15]_i_2__2_n_0\,
      S(2) => \processCount[15]_i_3__2_n_0\,
      S(1) => \processCount[15]_i_4__2_n_0\,
      S(0) => \processCount[15]_i_5__2_n_0\
    );
\processCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_0\(0),
      Q => \^q\(9),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_0\(1),
      Q => \^q\(10),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(1),
      Q => \processCount_reg_n_0_[1]\,
      R => \processCount_reg[0]_0\
    );
\processCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(2),
      Q => L(2),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(3),
      Q => L(3),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[3]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \processCount_reg[3]_i_1__2_n_0\,
      CO(2) => \processCount_reg[3]_i_1__2_n_1\,
      CO(1) => \processCount_reg[3]_i_1__2_n_2\,
      CO(0) => \processCount_reg[3]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(3 downto 0),
      O(3 downto 0) => processCount1_in(3 downto 0),
      S(3) => \processCount[3]_i_2__2_n_0\,
      S(2) => \processCount[3]_i_3__2_n_0\,
      S(1) => \processCount[3]_i_4__2_n_0\,
      S(0) => \processCount[3]_i_5__2_n_0\
    );
\processCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(4),
      Q => L(4),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(5),
      Q => L(5),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(6),
      Q => L(6),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(7),
      Q => \^q\(0),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[7]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[3]_i_1__2_n_0\,
      CO(3) => \processCount_reg[7]_i_1__2_n_0\,
      CO(2) => \processCount_reg[7]_i_1__2_n_1\,
      CO(1) => \processCount_reg[7]_i_1__2_n_2\,
      CO(0) => \processCount_reg[7]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(7 downto 4),
      O(3 downto 0) => processCount1_in(7 downto 4),
      S(3) => \processCount[7]_i_2__2_n_0\,
      S(2) => \processCount[7]_i_3__2_n_0\,
      S(1) => \processCount[7]_i_4__2_n_0\,
      S(0) => \processCount[7]_i_5__2_n_0\
    );
\processCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(8),
      Q => \^q\(1),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(9),
      Q => \^q\(2),
      R => \processCount_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_counter_38 is
  port (
    \slv_reg4_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[0]_0\ : in STD_LOGIC;
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_counter_38 : entity is "counter";
end skrach_design_skrach_core_0_1_counter_38;

architecture STRUCTURE of skrach_design_skrach_core_0_1_counter_38 is
  signal L : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal processCount1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \processCount[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_4__1_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_5__1_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_3__1_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_5__1_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__1_n_1\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__1_n_2\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__1_n_3\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__1_n_1\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__1_n_2\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__1_n_3\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__1_n_1\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__1_n_1\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__1_n_3\ : STD_LOGIC;
  signal \processCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \processCount_reg_n_0_[1]\ : STD_LOGIC;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\processCount[11]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(4),
      I1 => nextSample,
      I2 => opPhase(11),
      O => \processCount[11]_i_2__1_n_0\
    );
\processCount[11]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(3),
      I1 => nextSample,
      I2 => opPhase(10),
      O => \processCount[11]_i_3__1_n_0\
    );
\processCount[11]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(2),
      I1 => nextSample,
      I2 => opPhase(9),
      O => \processCount[11]_i_4__1_n_0\
    );
\processCount[11]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => nextSample,
      I2 => opPhase(8),
      O => \processCount[11]_i_5__1_n_0\
    );
\processCount[15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(8),
      I1 => nextSample,
      I2 => opPhase(15),
      O => \processCount[15]_i_2__1_n_0\
    );
\processCount[15]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(7),
      I1 => nextSample,
      I2 => opPhase(14),
      O => \processCount[15]_i_3__1_n_0\
    );
\processCount[15]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(6),
      I1 => nextSample,
      I2 => opPhase(13),
      O => \processCount[15]_i_4__1_n_0\
    );
\processCount[15]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => nextSample,
      I2 => opPhase(12),
      O => \processCount[15]_i_5__1_n_0\
    );
\processCount[3]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(3),
      I1 => nextSample,
      I2 => opPhase(3),
      O => \processCount[3]_i_2__1_n_0\
    );
\processCount[3]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(2),
      I1 => nextSample,
      I2 => opPhase(2),
      O => \processCount[3]_i_3__1_n_0\
    );
\processCount[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[1]\,
      I1 => nextSample,
      I2 => opPhase(1),
      O => \processCount[3]_i_4__1_n_0\
    );
\processCount[3]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[0]\,
      I1 => nextSample,
      I2 => opPhase(0),
      O => \processCount[3]_i_5__1_n_0\
    );
\processCount[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => nextSample,
      I2 => opPhase(7),
      O => \processCount[7]_i_2__1_n_0\
    );
\processCount[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(6),
      I1 => nextSample,
      I2 => opPhase(6),
      O => \processCount[7]_i_3__1_n_0\
    );
\processCount[7]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(5),
      I1 => nextSample,
      I2 => opPhase(5),
      O => \processCount[7]_i_4__1_n_0\
    );
\processCount[7]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(4),
      I1 => nextSample,
      I2 => opPhase(4),
      O => \processCount[7]_i_5__1_n_0\
    );
\processCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(0),
      Q => \processCount_reg_n_0_[0]\,
      R => \processCount_reg[0]_0\
    );
\processCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(10),
      Q => \^q\(3),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(11),
      Q => \^q\(4),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[11]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[7]_i_1__1_n_0\,
      CO(3) => \processCount_reg[11]_i_1__1_n_0\,
      CO(2) => \processCount_reg[11]_i_1__1_n_1\,
      CO(1) => \processCount_reg[11]_i_1__1_n_2\,
      CO(0) => \processCount_reg[11]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(11 downto 8),
      O(3 downto 0) => processCount1_in(11 downto 8),
      S(3) => \processCount[11]_i_2__1_n_0\,
      S(2) => \processCount[11]_i_3__1_n_0\,
      S(1) => \processCount[11]_i_4__1_n_0\,
      S(0) => \processCount[11]_i_5__1_n_0\
    );
\processCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(12),
      Q => \^q\(5),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(13),
      Q => \^q\(6),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(14),
      Q => \^q\(7),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(15),
      Q => \^q\(8),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[15]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[11]_i_1__1_n_0\,
      CO(3) => \slv_reg4_reg[15]\(0),
      CO(2) => \processCount_reg[15]_i_1__1_n_1\,
      CO(1) => \processCount_reg[15]_i_1__1_n_2\,
      CO(0) => \processCount_reg[15]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(15 downto 12),
      O(3 downto 0) => processCount1_in(15 downto 12),
      S(3) => \processCount[15]_i_2__1_n_0\,
      S(2) => \processCount[15]_i_3__1_n_0\,
      S(1) => \processCount[15]_i_4__1_n_0\,
      S(0) => \processCount[15]_i_5__1_n_0\
    );
\processCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_0\(0),
      Q => \^q\(9),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_0\(1),
      Q => \^q\(10),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(1),
      Q => \processCount_reg_n_0_[1]\,
      R => \processCount_reg[0]_0\
    );
\processCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(2),
      Q => L(2),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(3),
      Q => L(3),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[3]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \processCount_reg[3]_i_1__1_n_0\,
      CO(2) => \processCount_reg[3]_i_1__1_n_1\,
      CO(1) => \processCount_reg[3]_i_1__1_n_2\,
      CO(0) => \processCount_reg[3]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(3 downto 0),
      O(3 downto 0) => processCount1_in(3 downto 0),
      S(3) => \processCount[3]_i_2__1_n_0\,
      S(2) => \processCount[3]_i_3__1_n_0\,
      S(1) => \processCount[3]_i_4__1_n_0\,
      S(0) => \processCount[3]_i_5__1_n_0\
    );
\processCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(4),
      Q => L(4),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(5),
      Q => L(5),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(6),
      Q => L(6),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(7),
      Q => \^q\(0),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[7]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[3]_i_1__1_n_0\,
      CO(3) => \processCount_reg[7]_i_1__1_n_0\,
      CO(2) => \processCount_reg[7]_i_1__1_n_1\,
      CO(1) => \processCount_reg[7]_i_1__1_n_2\,
      CO(0) => \processCount_reg[7]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(7 downto 4),
      O(3 downto 0) => processCount1_in(7 downto 4),
      S(3) => \processCount[7]_i_2__1_n_0\,
      S(2) => \processCount[7]_i_3__1_n_0\,
      S(1) => \processCount[7]_i_4__1_n_0\,
      S(0) => \processCount[7]_i_5__1_n_0\
    );
\processCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(8),
      Q => \^q\(1),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(9),
      Q => \^q\(2),
      R => \processCount_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_counter_43 is
  port (
    \slv_reg3_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC;
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_counter_43 : entity is "counter";
end skrach_design_skrach_core_0_1_counter_43;

architecture STRUCTURE of skrach_design_skrach_core_0_1_counter_43 is
  signal L : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal processCount1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \processCount[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_4__0_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_5__0_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_3__0_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_5__0_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__0_n_1\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__0_n_1\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__0_n_1\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__0_n_3\ : STD_LOGIC;
  signal \processCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \processCount_reg_n_0_[1]\ : STD_LOGIC;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\processCount[11]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(4),
      I1 => nextSample,
      I2 => opPhase(11),
      O => \processCount[11]_i_2__0_n_0\
    );
\processCount[11]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(3),
      I1 => nextSample,
      I2 => opPhase(10),
      O => \processCount[11]_i_3__0_n_0\
    );
\processCount[11]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(2),
      I1 => nextSample,
      I2 => opPhase(9),
      O => \processCount[11]_i_4__0_n_0\
    );
\processCount[11]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => nextSample,
      I2 => opPhase(8),
      O => \processCount[11]_i_5__0_n_0\
    );
\processCount[15]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(8),
      I1 => nextSample,
      I2 => opPhase(15),
      O => \processCount[15]_i_2__0_n_0\
    );
\processCount[15]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(7),
      I1 => nextSample,
      I2 => opPhase(14),
      O => \processCount[15]_i_3__0_n_0\
    );
\processCount[15]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(6),
      I1 => nextSample,
      I2 => opPhase(13),
      O => \processCount[15]_i_4__0_n_0\
    );
\processCount[15]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => nextSample,
      I2 => opPhase(12),
      O => \processCount[15]_i_5__0_n_0\
    );
\processCount[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(3),
      I1 => nextSample,
      I2 => opPhase(3),
      O => \processCount[3]_i_2__0_n_0\
    );
\processCount[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(2),
      I1 => nextSample,
      I2 => opPhase(2),
      O => \processCount[3]_i_3__0_n_0\
    );
\processCount[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[1]\,
      I1 => nextSample,
      I2 => opPhase(1),
      O => \processCount[3]_i_4__0_n_0\
    );
\processCount[3]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[0]\,
      I1 => nextSample,
      I2 => opPhase(0),
      O => \processCount[3]_i_5__0_n_0\
    );
\processCount[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => nextSample,
      I2 => opPhase(7),
      O => \processCount[7]_i_2__0_n_0\
    );
\processCount[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(6),
      I1 => nextSample,
      I2 => opPhase(6),
      O => \processCount[7]_i_3__0_n_0\
    );
\processCount[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(5),
      I1 => nextSample,
      I2 => opPhase(5),
      O => \processCount[7]_i_4__0_n_0\
    );
\processCount[7]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(4),
      I1 => nextSample,
      I2 => opPhase(4),
      O => \processCount[7]_i_5__0_n_0\
    );
\processCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(0),
      Q => \processCount_reg_n_0_[0]\,
      R => \processCount_reg[17]_0\
    );
\processCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(10),
      Q => \^q\(3),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(11),
      Q => \^q\(4),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[7]_i_1__0_n_0\,
      CO(3) => \processCount_reg[11]_i_1__0_n_0\,
      CO(2) => \processCount_reg[11]_i_1__0_n_1\,
      CO(1) => \processCount_reg[11]_i_1__0_n_2\,
      CO(0) => \processCount_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(11 downto 8),
      O(3 downto 0) => processCount1_in(11 downto 8),
      S(3) => \processCount[11]_i_2__0_n_0\,
      S(2) => \processCount[11]_i_3__0_n_0\,
      S(1) => \processCount[11]_i_4__0_n_0\,
      S(0) => \processCount[11]_i_5__0_n_0\
    );
\processCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(12),
      Q => \^q\(5),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(13),
      Q => \^q\(6),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(14),
      Q => \^q\(7),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(15),
      Q => \^q\(8),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[15]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[11]_i_1__0_n_0\,
      CO(3) => \slv_reg3_reg[31]\(0),
      CO(2) => \processCount_reg[15]_i_1__0_n_1\,
      CO(1) => \processCount_reg[15]_i_1__0_n_2\,
      CO(0) => \processCount_reg[15]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(15 downto 12),
      O(3 downto 0) => processCount1_in(15 downto 12),
      S(3) => \processCount[15]_i_2__0_n_0\,
      S(2) => \processCount[15]_i_3__0_n_0\,
      S(1) => \processCount[15]_i_4__0_n_0\,
      S(0) => \processCount[15]_i_5__0_n_0\
    );
\processCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_1\(0),
      Q => \^q\(9),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_1\(1),
      Q => \^q\(10),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(1),
      Q => \processCount_reg_n_0_[1]\,
      R => \processCount_reg[17]_0\
    );
\processCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(2),
      Q => L(2),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(3),
      Q => L(3),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[3]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \processCount_reg[3]_i_1__0_n_0\,
      CO(2) => \processCount_reg[3]_i_1__0_n_1\,
      CO(1) => \processCount_reg[3]_i_1__0_n_2\,
      CO(0) => \processCount_reg[3]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(3 downto 0),
      O(3 downto 0) => processCount1_in(3 downto 0),
      S(3) => \processCount[3]_i_2__0_n_0\,
      S(2) => \processCount[3]_i_3__0_n_0\,
      S(1) => \processCount[3]_i_4__0_n_0\,
      S(0) => \processCount[3]_i_5__0_n_0\
    );
\processCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(4),
      Q => L(4),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(5),
      Q => L(5),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(6),
      Q => L(6),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(7),
      Q => \^q\(0),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[7]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[3]_i_1__0_n_0\,
      CO(3) => \processCount_reg[7]_i_1__0_n_0\,
      CO(2) => \processCount_reg[7]_i_1__0_n_1\,
      CO(1) => \processCount_reg[7]_i_1__0_n_2\,
      CO(0) => \processCount_reg[7]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(7 downto 4),
      O(3 downto 0) => processCount1_in(7 downto 4),
      S(3) => \processCount[7]_i_2__0_n_0\,
      S(2) => \processCount[7]_i_3__0_n_0\,
      S(1) => \processCount[7]_i_4__0_n_0\,
      S(0) => \processCount[7]_i_5__0_n_0\
    );
\processCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(8),
      Q => \^q\(1),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(9),
      Q => \^q\(2),
      R => \processCount_reg[17]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_counter_48 is
  port (
    \slv_reg8_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_counter_48 : entity is "counter";
end skrach_design_skrach_core_0_1_counter_48;

architecture STRUCTURE of skrach_design_skrach_core_0_1_counter_48 is
  signal L : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal processCount1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \processCount[11]_i_2__10_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_3__10_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_4__10_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_5__10_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_2__10_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_3__10_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_4__10_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_5__10_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_2__10_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_3__10_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_4__10_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_5__10_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_2__10_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_3__10_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_4__10_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_5__10_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__10_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__10_n_1\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__10_n_2\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__10_n_3\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__10_n_1\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__10_n_2\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__10_n_3\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__10_n_1\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__10_n_2\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__10_n_3\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__10_n_0\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__10_n_1\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__10_n_2\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__10_n_3\ : STD_LOGIC;
  signal \processCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \processCount_reg_n_0_[1]\ : STD_LOGIC;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\processCount[11]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(4),
      I1 => nextSample,
      I2 => opPhase(11),
      O => \processCount[11]_i_2__10_n_0\
    );
\processCount[11]_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(3),
      I1 => nextSample,
      I2 => opPhase(10),
      O => \processCount[11]_i_3__10_n_0\
    );
\processCount[11]_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(2),
      I1 => nextSample,
      I2 => opPhase(9),
      O => \processCount[11]_i_4__10_n_0\
    );
\processCount[11]_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => nextSample,
      I2 => opPhase(8),
      O => \processCount[11]_i_5__10_n_0\
    );
\processCount[15]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(8),
      I1 => nextSample,
      I2 => opPhase(15),
      O => \processCount[15]_i_2__10_n_0\
    );
\processCount[15]_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(7),
      I1 => nextSample,
      I2 => opPhase(14),
      O => \processCount[15]_i_3__10_n_0\
    );
\processCount[15]_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(6),
      I1 => nextSample,
      I2 => opPhase(13),
      O => \processCount[15]_i_4__10_n_0\
    );
\processCount[15]_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => nextSample,
      I2 => opPhase(12),
      O => \processCount[15]_i_5__10_n_0\
    );
\processCount[3]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(3),
      I1 => nextSample,
      I2 => opPhase(3),
      O => \processCount[3]_i_2__10_n_0\
    );
\processCount[3]_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(2),
      I1 => nextSample,
      I2 => opPhase(2),
      O => \processCount[3]_i_3__10_n_0\
    );
\processCount[3]_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[1]\,
      I1 => nextSample,
      I2 => opPhase(1),
      O => \processCount[3]_i_4__10_n_0\
    );
\processCount[3]_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[0]\,
      I1 => nextSample,
      I2 => opPhase(0),
      O => \processCount[3]_i_5__10_n_0\
    );
\processCount[7]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => nextSample,
      I2 => opPhase(7),
      O => \processCount[7]_i_2__10_n_0\
    );
\processCount[7]_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(6),
      I1 => nextSample,
      I2 => opPhase(6),
      O => \processCount[7]_i_3__10_n_0\
    );
\processCount[7]_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(5),
      I1 => nextSample,
      I2 => opPhase(5),
      O => \processCount[7]_i_4__10_n_0\
    );
\processCount[7]_i_5__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(4),
      I1 => nextSample,
      I2 => opPhase(4),
      O => \processCount[7]_i_5__10_n_0\
    );
\processCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(0),
      Q => \processCount_reg_n_0_[0]\,
      R => SR(0)
    );
\processCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(10),
      Q => \^q\(3),
      R => SR(0)
    );
\processCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(11),
      Q => \^q\(4),
      R => SR(0)
    );
\processCount_reg[11]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[7]_i_1__10_n_0\,
      CO(3) => \processCount_reg[11]_i_1__10_n_0\,
      CO(2) => \processCount_reg[11]_i_1__10_n_1\,
      CO(1) => \processCount_reg[11]_i_1__10_n_2\,
      CO(0) => \processCount_reg[11]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(11 downto 8),
      O(3 downto 0) => processCount1_in(11 downto 8),
      S(3) => \processCount[11]_i_2__10_n_0\,
      S(2) => \processCount[11]_i_3__10_n_0\,
      S(1) => \processCount[11]_i_4__10_n_0\,
      S(0) => \processCount[11]_i_5__10_n_0\
    );
\processCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(12),
      Q => \^q\(5),
      R => SR(0)
    );
\processCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(13),
      Q => \^q\(6),
      R => SR(0)
    );
\processCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(14),
      Q => \^q\(7),
      R => SR(0)
    );
\processCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(15),
      Q => \^q\(8),
      R => SR(0)
    );
\processCount_reg[15]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[11]_i_1__10_n_0\,
      CO(3) => \slv_reg8_reg[31]\(0),
      CO(2) => \processCount_reg[15]_i_1__10_n_1\,
      CO(1) => \processCount_reg[15]_i_1__10_n_2\,
      CO(0) => \processCount_reg[15]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(15 downto 12),
      O(3 downto 0) => processCount1_in(15 downto 12),
      S(3) => \processCount[15]_i_2__10_n_0\,
      S(2) => \processCount[15]_i_3__10_n_0\,
      S(1) => \processCount[15]_i_4__10_n_0\,
      S(0) => \processCount[15]_i_5__10_n_0\
    );
\processCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_0\(0),
      Q => \^q\(9),
      R => SR(0)
    );
\processCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_0\(1),
      Q => \^q\(10),
      R => SR(0)
    );
\processCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(1),
      Q => \processCount_reg_n_0_[1]\,
      R => SR(0)
    );
\processCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(2),
      Q => L(2),
      R => SR(0)
    );
\processCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(3),
      Q => L(3),
      R => SR(0)
    );
\processCount_reg[3]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \processCount_reg[3]_i_1__10_n_0\,
      CO(2) => \processCount_reg[3]_i_1__10_n_1\,
      CO(1) => \processCount_reg[3]_i_1__10_n_2\,
      CO(0) => \processCount_reg[3]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(3 downto 0),
      O(3 downto 0) => processCount1_in(3 downto 0),
      S(3) => \processCount[3]_i_2__10_n_0\,
      S(2) => \processCount[3]_i_3__10_n_0\,
      S(1) => \processCount[3]_i_4__10_n_0\,
      S(0) => \processCount[3]_i_5__10_n_0\
    );
\processCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(4),
      Q => L(4),
      R => SR(0)
    );
\processCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(5),
      Q => L(5),
      R => SR(0)
    );
\processCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(6),
      Q => L(6),
      R => SR(0)
    );
\processCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(7),
      Q => \^q\(0),
      R => SR(0)
    );
\processCount_reg[7]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[3]_i_1__10_n_0\,
      CO(3) => \processCount_reg[7]_i_1__10_n_0\,
      CO(2) => \processCount_reg[7]_i_1__10_n_1\,
      CO(1) => \processCount_reg[7]_i_1__10_n_2\,
      CO(0) => \processCount_reg[7]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(7 downto 4),
      O(3 downto 0) => processCount1_in(7 downto 4),
      S(3) => \processCount[7]_i_2__10_n_0\,
      S(2) => \processCount[7]_i_3__10_n_0\,
      S(1) => \processCount[7]_i_4__10_n_0\,
      S(0) => \processCount[7]_i_5__10_n_0\
    );
\processCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(8),
      Q => \^q\(1),
      R => SR(0)
    );
\processCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(9),
      Q => \^q\(2),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_counter_53 is
  port (
    \slv_reg8_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[0]_0\ : in STD_LOGIC;
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_counter_53 : entity is "counter";
end skrach_design_skrach_core_0_1_counter_53;

architecture STRUCTURE of skrach_design_skrach_core_0_1_counter_53 is
  signal L : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal processCount1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \processCount[11]_i_2__9_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_3__9_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_4__9_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_5__9_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_2__9_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_3__9_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_4__9_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_5__9_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_2__9_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_3__9_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_4__9_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_5__9_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_2__9_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_3__9_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_4__9_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_5__9_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__9_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__9_n_1\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__9_n_2\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__9_n_3\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__9_n_1\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__9_n_2\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__9_n_3\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__9_n_1\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__9_n_2\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__9_n_3\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__9_n_0\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__9_n_1\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__9_n_2\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__9_n_3\ : STD_LOGIC;
  signal \processCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \processCount_reg_n_0_[1]\ : STD_LOGIC;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\processCount[11]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(4),
      I1 => nextSample,
      I2 => opPhase(11),
      O => \processCount[11]_i_2__9_n_0\
    );
\processCount[11]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(3),
      I1 => nextSample,
      I2 => opPhase(10),
      O => \processCount[11]_i_3__9_n_0\
    );
\processCount[11]_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(2),
      I1 => nextSample,
      I2 => opPhase(9),
      O => \processCount[11]_i_4__9_n_0\
    );
\processCount[11]_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => nextSample,
      I2 => opPhase(8),
      O => \processCount[11]_i_5__9_n_0\
    );
\processCount[15]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(8),
      I1 => nextSample,
      I2 => opPhase(15),
      O => \processCount[15]_i_2__9_n_0\
    );
\processCount[15]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(7),
      I1 => nextSample,
      I2 => opPhase(14),
      O => \processCount[15]_i_3__9_n_0\
    );
\processCount[15]_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(6),
      I1 => nextSample,
      I2 => opPhase(13),
      O => \processCount[15]_i_4__9_n_0\
    );
\processCount[15]_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => nextSample,
      I2 => opPhase(12),
      O => \processCount[15]_i_5__9_n_0\
    );
\processCount[3]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(3),
      I1 => nextSample,
      I2 => opPhase(3),
      O => \processCount[3]_i_2__9_n_0\
    );
\processCount[3]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(2),
      I1 => nextSample,
      I2 => opPhase(2),
      O => \processCount[3]_i_3__9_n_0\
    );
\processCount[3]_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[1]\,
      I1 => nextSample,
      I2 => opPhase(1),
      O => \processCount[3]_i_4__9_n_0\
    );
\processCount[3]_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[0]\,
      I1 => nextSample,
      I2 => opPhase(0),
      O => \processCount[3]_i_5__9_n_0\
    );
\processCount[7]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => nextSample,
      I2 => opPhase(7),
      O => \processCount[7]_i_2__9_n_0\
    );
\processCount[7]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(6),
      I1 => nextSample,
      I2 => opPhase(6),
      O => \processCount[7]_i_3__9_n_0\
    );
\processCount[7]_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(5),
      I1 => nextSample,
      I2 => opPhase(5),
      O => \processCount[7]_i_4__9_n_0\
    );
\processCount[7]_i_5__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(4),
      I1 => nextSample,
      I2 => opPhase(4),
      O => \processCount[7]_i_5__9_n_0\
    );
\processCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(0),
      Q => \processCount_reg_n_0_[0]\,
      R => \processCount_reg[0]_0\
    );
\processCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(10),
      Q => \^q\(3),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(11),
      Q => \^q\(4),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[11]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[7]_i_1__9_n_0\,
      CO(3) => \processCount_reg[11]_i_1__9_n_0\,
      CO(2) => \processCount_reg[11]_i_1__9_n_1\,
      CO(1) => \processCount_reg[11]_i_1__9_n_2\,
      CO(0) => \processCount_reg[11]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(11 downto 8),
      O(3 downto 0) => processCount1_in(11 downto 8),
      S(3) => \processCount[11]_i_2__9_n_0\,
      S(2) => \processCount[11]_i_3__9_n_0\,
      S(1) => \processCount[11]_i_4__9_n_0\,
      S(0) => \processCount[11]_i_5__9_n_0\
    );
\processCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(12),
      Q => \^q\(5),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(13),
      Q => \^q\(6),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(14),
      Q => \^q\(7),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(15),
      Q => \^q\(8),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[15]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[11]_i_1__9_n_0\,
      CO(3) => \slv_reg8_reg[15]\(0),
      CO(2) => \processCount_reg[15]_i_1__9_n_1\,
      CO(1) => \processCount_reg[15]_i_1__9_n_2\,
      CO(0) => \processCount_reg[15]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(15 downto 12),
      O(3 downto 0) => processCount1_in(15 downto 12),
      S(3) => \processCount[15]_i_2__9_n_0\,
      S(2) => \processCount[15]_i_3__9_n_0\,
      S(1) => \processCount[15]_i_4__9_n_0\,
      S(0) => \processCount[15]_i_5__9_n_0\
    );
\processCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_0\(0),
      Q => \^q\(9),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_0\(1),
      Q => \^q\(10),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(1),
      Q => \processCount_reg_n_0_[1]\,
      R => \processCount_reg[0]_0\
    );
\processCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(2),
      Q => L(2),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(3),
      Q => L(3),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[3]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \processCount_reg[3]_i_1__9_n_0\,
      CO(2) => \processCount_reg[3]_i_1__9_n_1\,
      CO(1) => \processCount_reg[3]_i_1__9_n_2\,
      CO(0) => \processCount_reg[3]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(3 downto 0),
      O(3 downto 0) => processCount1_in(3 downto 0),
      S(3) => \processCount[3]_i_2__9_n_0\,
      S(2) => \processCount[3]_i_3__9_n_0\,
      S(1) => \processCount[3]_i_4__9_n_0\,
      S(0) => \processCount[3]_i_5__9_n_0\
    );
\processCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(4),
      Q => L(4),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(5),
      Q => L(5),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(6),
      Q => L(6),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(7),
      Q => \^q\(0),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[7]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[3]_i_1__9_n_0\,
      CO(3) => \processCount_reg[7]_i_1__9_n_0\,
      CO(2) => \processCount_reg[7]_i_1__9_n_1\,
      CO(1) => \processCount_reg[7]_i_1__9_n_2\,
      CO(0) => \processCount_reg[7]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(7 downto 4),
      O(3 downto 0) => processCount1_in(7 downto 4),
      S(3) => \processCount[7]_i_2__9_n_0\,
      S(2) => \processCount[7]_i_3__9_n_0\,
      S(1) => \processCount[7]_i_4__9_n_0\,
      S(0) => \processCount[7]_i_5__9_n_0\
    );
\processCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(8),
      Q => \^q\(1),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(9),
      Q => \^q\(2),
      R => \processCount_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_counter_58 is
  port (
    \slv_reg7_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC;
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_counter_58 : entity is "counter";
end skrach_design_skrach_core_0_1_counter_58;

architecture STRUCTURE of skrach_design_skrach_core_0_1_counter_58 is
  signal L : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal processCount1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \processCount[11]_i_2__8_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_3__8_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_4__8_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_5__8_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_2__8_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_3__8_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_4__8_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_5__8_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_2__8_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_3__8_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_4__8_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_5__8_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_2__8_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_3__8_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_4__8_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_5__8_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__8_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__8_n_1\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__8_n_2\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1__8_n_3\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__8_n_1\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__8_n_2\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1__8_n_3\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__8_n_1\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__8_n_2\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1__8_n_3\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__8_n_1\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__8_n_2\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1__8_n_3\ : STD_LOGIC;
  signal \processCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \processCount_reg_n_0_[1]\ : STD_LOGIC;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\processCount[11]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(4),
      I1 => nextSample,
      I2 => opPhase(11),
      O => \processCount[11]_i_2__8_n_0\
    );
\processCount[11]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(3),
      I1 => nextSample,
      I2 => opPhase(10),
      O => \processCount[11]_i_3__8_n_0\
    );
\processCount[11]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(2),
      I1 => nextSample,
      I2 => opPhase(9),
      O => \processCount[11]_i_4__8_n_0\
    );
\processCount[11]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => nextSample,
      I2 => opPhase(8),
      O => \processCount[11]_i_5__8_n_0\
    );
\processCount[15]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(8),
      I1 => nextSample,
      I2 => opPhase(15),
      O => \processCount[15]_i_2__8_n_0\
    );
\processCount[15]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(7),
      I1 => nextSample,
      I2 => opPhase(14),
      O => \processCount[15]_i_3__8_n_0\
    );
\processCount[15]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(6),
      I1 => nextSample,
      I2 => opPhase(13),
      O => \processCount[15]_i_4__8_n_0\
    );
\processCount[15]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => nextSample,
      I2 => opPhase(12),
      O => \processCount[15]_i_5__8_n_0\
    );
\processCount[3]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(3),
      I1 => nextSample,
      I2 => opPhase(3),
      O => \processCount[3]_i_2__8_n_0\
    );
\processCount[3]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(2),
      I1 => nextSample,
      I2 => opPhase(2),
      O => \processCount[3]_i_3__8_n_0\
    );
\processCount[3]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[1]\,
      I1 => nextSample,
      I2 => opPhase(1),
      O => \processCount[3]_i_4__8_n_0\
    );
\processCount[3]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[0]\,
      I1 => nextSample,
      I2 => opPhase(0),
      O => \processCount[3]_i_5__8_n_0\
    );
\processCount[7]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => nextSample,
      I2 => opPhase(7),
      O => \processCount[7]_i_2__8_n_0\
    );
\processCount[7]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(6),
      I1 => nextSample,
      I2 => opPhase(6),
      O => \processCount[7]_i_3__8_n_0\
    );
\processCount[7]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(5),
      I1 => nextSample,
      I2 => opPhase(5),
      O => \processCount[7]_i_4__8_n_0\
    );
\processCount[7]_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(4),
      I1 => nextSample,
      I2 => opPhase(4),
      O => \processCount[7]_i_5__8_n_0\
    );
\processCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(0),
      Q => \processCount_reg_n_0_[0]\,
      R => \processCount_reg[17]_0\
    );
\processCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(10),
      Q => \^q\(3),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(11),
      Q => \^q\(4),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[11]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[7]_i_1__8_n_0\,
      CO(3) => \processCount_reg[11]_i_1__8_n_0\,
      CO(2) => \processCount_reg[11]_i_1__8_n_1\,
      CO(1) => \processCount_reg[11]_i_1__8_n_2\,
      CO(0) => \processCount_reg[11]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(11 downto 8),
      O(3 downto 0) => processCount1_in(11 downto 8),
      S(3) => \processCount[11]_i_2__8_n_0\,
      S(2) => \processCount[11]_i_3__8_n_0\,
      S(1) => \processCount[11]_i_4__8_n_0\,
      S(0) => \processCount[11]_i_5__8_n_0\
    );
\processCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(12),
      Q => \^q\(5),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(13),
      Q => \^q\(6),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(14),
      Q => \^q\(7),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(15),
      Q => \^q\(8),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[15]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[11]_i_1__8_n_0\,
      CO(3) => \slv_reg7_reg[31]\(0),
      CO(2) => \processCount_reg[15]_i_1__8_n_1\,
      CO(1) => \processCount_reg[15]_i_1__8_n_2\,
      CO(0) => \processCount_reg[15]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(15 downto 12),
      O(3 downto 0) => processCount1_in(15 downto 12),
      S(3) => \processCount[15]_i_2__8_n_0\,
      S(2) => \processCount[15]_i_3__8_n_0\,
      S(1) => \processCount[15]_i_4__8_n_0\,
      S(0) => \processCount[15]_i_5__8_n_0\
    );
\processCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_1\(0),
      Q => \^q\(9),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_1\(1),
      Q => \^q\(10),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(1),
      Q => \processCount_reg_n_0_[1]\,
      R => \processCount_reg[17]_0\
    );
\processCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(2),
      Q => L(2),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(3),
      Q => L(3),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[3]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \processCount_reg[3]_i_1__8_n_0\,
      CO(2) => \processCount_reg[3]_i_1__8_n_1\,
      CO(1) => \processCount_reg[3]_i_1__8_n_2\,
      CO(0) => \processCount_reg[3]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(3 downto 0),
      O(3 downto 0) => processCount1_in(3 downto 0),
      S(3) => \processCount[3]_i_2__8_n_0\,
      S(2) => \processCount[3]_i_3__8_n_0\,
      S(1) => \processCount[3]_i_4__8_n_0\,
      S(0) => \processCount[3]_i_5__8_n_0\
    );
\processCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(4),
      Q => L(4),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(5),
      Q => L(5),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(6),
      Q => L(6),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(7),
      Q => \^q\(0),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[7]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[3]_i_1__8_n_0\,
      CO(3) => \processCount_reg[7]_i_1__8_n_0\,
      CO(2) => \processCount_reg[7]_i_1__8_n_1\,
      CO(1) => \processCount_reg[7]_i_1__8_n_2\,
      CO(0) => \processCount_reg[7]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(7 downto 4),
      O(3 downto 0) => processCount1_in(7 downto 4),
      S(3) => \processCount[7]_i_2__8_n_0\,
      S(2) => \processCount[7]_i_3__8_n_0\,
      S(1) => \processCount[7]_i_4__8_n_0\,
      S(0) => \processCount[7]_i_5__8_n_0\
    );
\processCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(8),
      Q => \^q\(1),
      R => \processCount_reg[17]_0\
    );
\processCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(9),
      Q => \^q\(2),
      R => \processCount_reg[17]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_counter_63 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[0]_0\ : in STD_LOGIC;
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_counter_63 : entity is "counter";
end skrach_design_skrach_core_0_1_counter_63;

architecture STRUCTURE of skrach_design_skrach_core_0_1_counter_63 is
  signal L : STD_LOGIC_VECTOR ( 6 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal processCount1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \processCount[11]_i_2_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_3_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_4_n_0\ : STD_LOGIC;
  signal \processCount[11]_i_5_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_2_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_3_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_4_n_0\ : STD_LOGIC;
  signal \processCount[15]_i_5_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_2_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_3_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_4_n_0\ : STD_LOGIC;
  signal \processCount[3]_i_5_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_2_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_3_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_4_n_0\ : STD_LOGIC;
  signal \processCount[7]_i_5_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \processCount_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \processCount_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \processCount_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \processCount_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \processCount_reg_n_0_[0]\ : STD_LOGIC;
  signal \processCount_reg_n_0_[1]\ : STD_LOGIC;
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\processCount[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(4),
      I1 => nextSample,
      I2 => opPhase(11),
      O => \processCount[11]_i_2_n_0\
    );
\processCount[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(3),
      I1 => nextSample,
      I2 => opPhase(10),
      O => \processCount[11]_i_3_n_0\
    );
\processCount[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(2),
      I1 => nextSample,
      I2 => opPhase(9),
      O => \processCount[11]_i_4_n_0\
    );
\processCount[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => nextSample,
      I2 => opPhase(8),
      O => \processCount[11]_i_5_n_0\
    );
\processCount[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(8),
      I1 => nextSample,
      I2 => opPhase(15),
      O => \processCount[15]_i_2_n_0\
    );
\processCount[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(7),
      I1 => nextSample,
      I2 => opPhase(14),
      O => \processCount[15]_i_3_n_0\
    );
\processCount[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(6),
      I1 => nextSample,
      I2 => opPhase(13),
      O => \processCount[15]_i_4_n_0\
    );
\processCount[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(5),
      I1 => nextSample,
      I2 => opPhase(12),
      O => \processCount[15]_i_5_n_0\
    );
\processCount[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(3),
      I1 => nextSample,
      I2 => opPhase(3),
      O => \processCount[3]_i_2_n_0\
    );
\processCount[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(2),
      I1 => nextSample,
      I2 => opPhase(2),
      O => \processCount[3]_i_3_n_0\
    );
\processCount[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[1]\,
      I1 => nextSample,
      I2 => opPhase(1),
      O => \processCount[3]_i_4_n_0\
    );
\processCount[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \processCount_reg_n_0_[0]\,
      I1 => nextSample,
      I2 => opPhase(0),
      O => \processCount[3]_i_5_n_0\
    );
\processCount[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => nextSample,
      I2 => opPhase(7),
      O => \processCount[7]_i_2_n_0\
    );
\processCount[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(6),
      I1 => nextSample,
      I2 => opPhase(6),
      O => \processCount[7]_i_3_n_0\
    );
\processCount[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(5),
      I1 => nextSample,
      I2 => opPhase(5),
      O => \processCount[7]_i_4_n_0\
    );
\processCount[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => L(4),
      I1 => nextSample,
      I2 => opPhase(4),
      O => \processCount[7]_i_5_n_0\
    );
\processCount_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(0),
      Q => \processCount_reg_n_0_[0]\,
      R => \processCount_reg[0]_0\
    );
\processCount_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(10),
      Q => \^q\(3),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(11),
      Q => \^q\(4),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[7]_i_1_n_0\,
      CO(3) => \processCount_reg[11]_i_1_n_0\,
      CO(2) => \processCount_reg[11]_i_1_n_1\,
      CO(1) => \processCount_reg[11]_i_1_n_2\,
      CO(0) => \processCount_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(11 downto 8),
      O(3 downto 0) => processCount1_in(11 downto 8),
      S(3) => \processCount[11]_i_2_n_0\,
      S(2) => \processCount[11]_i_3_n_0\,
      S(1) => \processCount[11]_i_4_n_0\,
      S(0) => \processCount[11]_i_5_n_0\
    );
\processCount_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(12),
      Q => \^q\(5),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(13),
      Q => \^q\(6),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(14),
      Q => \^q\(7),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(15),
      Q => \^q\(8),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[11]_i_1_n_0\,
      CO(3) => CO(0),
      CO(2) => \processCount_reg[15]_i_1_n_1\,
      CO(1) => \processCount_reg[15]_i_1_n_2\,
      CO(0) => \processCount_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(15 downto 12),
      O(3 downto 0) => processCount1_in(15 downto 12),
      S(3) => \processCount[15]_i_2_n_0\,
      S(2) => \processCount[15]_i_3_n_0\,
      S(1) => \processCount[15]_i_4_n_0\,
      S(0) => \processCount[15]_i_5_n_0\
    );
\processCount_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_0\(0),
      Q => \^q\(9),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => \processCount_reg[17]_0\(1),
      Q => \^q\(10),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(1),
      Q => \processCount_reg_n_0_[1]\,
      R => \processCount_reg[0]_0\
    );
\processCount_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(2),
      Q => L(2),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(3),
      Q => L(3),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \processCount_reg[3]_i_1_n_0\,
      CO(2) => \processCount_reg[3]_i_1_n_1\,
      CO(1) => \processCount_reg[3]_i_1_n_2\,
      CO(0) => \processCount_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(3 downto 0),
      O(3 downto 0) => processCount1_in(3 downto 0),
      S(3) => \processCount[3]_i_2_n_0\,
      S(2) => \processCount[3]_i_3_n_0\,
      S(1) => \processCount[3]_i_4_n_0\,
      S(0) => \processCount[3]_i_5_n_0\
    );
\processCount_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(4),
      Q => L(4),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(5),
      Q => L(5),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(6),
      Q => L(6),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(7),
      Q => \^q\(0),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[3]_i_1_n_0\,
      CO(3) => \processCount_reg[7]_i_1_n_0\,
      CO(2) => \processCount_reg[7]_i_1_n_1\,
      CO(1) => \processCount_reg[7]_i_1_n_2\,
      CO(0) => \processCount_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => opPhase(7 downto 4),
      O(3 downto 0) => processCount1_in(7 downto 4),
      S(3) => \processCount[7]_i_2_n_0\,
      S(2) => \processCount[7]_i_3_n_0\,
      S(1) => \processCount[7]_i_4_n_0\,
      S(0) => \processCount[7]_i_5_n_0\
    );
\processCount_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(8),
      Q => \^q\(1),
      R => \processCount_reg[0]_0\
    );
\processCount_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => nextSample,
      D => processCount1_in(9),
      Q => \^q\(2),
      R => \processCount_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_i2s_ctl is
  port (
    BCLK_int_reg_0 : out STD_LOGIC;
    LRCLK_reg_0 : out STD_LOGIC;
    ac_dac_sdata : out STD_LOGIC;
    clk_12 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    sigOut : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rst : in STD_LOGIC;
    ac_adc_sdata : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_i2s_ctl : entity is "i2s_ctl";
end skrach_design_skrach_core_0_1_i2s_ctl;

architecture STRUCTURE of skrach_design_skrach_core_0_1_i2s_ctl is
  signal BCLK_Fall_int : STD_LOGIC;
  signal BCLK_int_i_1_n_0 : STD_LOGIC;
  signal \^bclk_int_reg_0\ : STD_LOGIC;
  signal Cnt_Bclk0 : STD_LOGIC;
  signal \Cnt_Bclk0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \Cnt_Bclk[4]_i_1_n_0\ : STD_LOGIC;
  signal Cnt_Bclk_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal Cnt_Lrclk : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Cnt_Lrclk[0]_i_1_n_0\ : STD_LOGIC;
  signal \Cnt_Lrclk[1]_i_1_n_0\ : STD_LOGIC;
  signal \Cnt_Lrclk[2]_i_1_n_0\ : STD_LOGIC;
  signal \Cnt_Lrclk[3]_i_1_n_0\ : STD_LOGIC;
  signal \Cnt_Lrclk[4]_i_2_n_0\ : STD_LOGIC;
  signal D_L_O_int : STD_LOGIC;
  signal Data_In_int : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Data_In_int[31]_i_1_n_0\ : STD_LOGIC;
  signal \Data_In_int[31]_i_3_n_0\ : STD_LOGIC;
  signal \Data_Out_int[15]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[16]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[17]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[18]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[19]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[20]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[21]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[22]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[23]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[24]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[25]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[26]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[27]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[28]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[29]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[30]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[31]_i_1_n_0\ : STD_LOGIC;
  signal \Data_Out_int[31]_i_2_n_0\ : STD_LOGIC;
  signal \Data_Out_int[31]_i_3_n_0\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[15]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[16]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[17]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[18]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[19]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[20]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[21]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[22]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[23]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[24]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[25]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[26]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[27]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[28]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[29]\ : STD_LOGIC;
  signal \Data_Out_int_reg_n_0_[30]\ : STD_LOGIC;
  signal LRCLK_i_1_n_0 : STD_LOGIC;
  signal LRCLK_i_2_n_0 : STD_LOGIC;
  signal \^lrclk_reg_0\ : STD_LOGIC;
  signal \i__carry_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__11_n_0\ : STD_LOGIC;
  signal l_bus_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_17_in : STD_LOGIC;
  signal \NLW_Cnt_Bclk0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Cnt_Bclk0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Cnt_Bclk[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Cnt_Bclk[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Cnt_Bclk[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Cnt_Bclk[4]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Cnt_Lrclk[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Cnt_Lrclk[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Cnt_Lrclk[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Cnt_Lrclk[4]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \Data_In_int[31]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of LRCLK_i_2 : label is "soft_lutpair2";
begin
  BCLK_int_reg_0 <= \^bclk_int_reg_0\;
  LRCLK_reg_0 <= \^lrclk_reg_0\;
BCLK_int_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^bclk_int_reg_0\,
      I1 => Cnt_Bclk0,
      I2 => s_axi_aresetn,
      O => BCLK_int_i_1_n_0
    );
BCLK_int_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => '1',
      D => BCLK_int_i_1_n_0,
      Q => \^bclk_int_reg_0\,
      R => '0'
    );
\Cnt_Bclk0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => \NLW_Cnt_Bclk0_inferred__0/i__carry_CO_UNCONNECTED\(3 downto 2),
      CO(1) => Cnt_Bclk0,
      CO(0) => \Cnt_Bclk0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Cnt_Bclk0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry_i_1__11_n_0\,
      S(0) => \i__carry_i_2__11_n_0\
    );
\Cnt_Bclk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Cnt_Bclk_reg(0),
      O => p_0_in(0)
    );
\Cnt_Bclk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cnt_Bclk_reg(0),
      I1 => Cnt_Bclk_reg(1),
      O => p_0_in(1)
    );
\Cnt_Bclk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Cnt_Bclk_reg(2),
      I1 => Cnt_Bclk_reg(1),
      I2 => Cnt_Bclk_reg(0),
      O => p_0_in(2)
    );
\Cnt_Bclk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => Cnt_Bclk_reg(3),
      I1 => Cnt_Bclk_reg(2),
      I2 => Cnt_Bclk_reg(0),
      I3 => Cnt_Bclk_reg(1),
      O => p_0_in(3)
    );
\Cnt_Bclk[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Cnt_Bclk0,
      I1 => s_axi_aresetn,
      O => \Cnt_Bclk[4]_i_1_n_0\
    );
\Cnt_Bclk[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => Cnt_Bclk_reg(4),
      I1 => Cnt_Bclk_reg(1),
      I2 => Cnt_Bclk_reg(0),
      I3 => Cnt_Bclk_reg(2),
      I4 => Cnt_Bclk_reg(3),
      O => p_0_in(4)
    );
\Cnt_Bclk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => '1',
      D => p_0_in(0),
      Q => Cnt_Bclk_reg(0),
      R => \Cnt_Bclk[4]_i_1_n_0\
    );
\Cnt_Bclk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => '1',
      D => p_0_in(1),
      Q => Cnt_Bclk_reg(1),
      R => \Cnt_Bclk[4]_i_1_n_0\
    );
\Cnt_Bclk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => '1',
      D => p_0_in(2),
      Q => Cnt_Bclk_reg(2),
      R => \Cnt_Bclk[4]_i_1_n_0\
    );
\Cnt_Bclk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => '1',
      D => p_0_in(3),
      Q => Cnt_Bclk_reg(3),
      R => \Cnt_Bclk[4]_i_1_n_0\
    );
\Cnt_Bclk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => '1',
      D => p_0_in(4),
      Q => Cnt_Bclk_reg(4),
      R => \Cnt_Bclk[4]_i_1_n_0\
    );
\Cnt_Lrclk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Cnt_Lrclk(0),
      O => \Cnt_Lrclk[0]_i_1_n_0\
    );
\Cnt_Lrclk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Cnt_Lrclk(0),
      I1 => Cnt_Lrclk(1),
      O => \Cnt_Lrclk[1]_i_1_n_0\
    );
\Cnt_Lrclk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Cnt_Lrclk(2),
      I1 => Cnt_Lrclk(0),
      I2 => Cnt_Lrclk(1),
      O => \Cnt_Lrclk[2]_i_1_n_0\
    );
\Cnt_Lrclk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => Cnt_Lrclk(3),
      I1 => Cnt_Lrclk(1),
      I2 => Cnt_Lrclk(0),
      I3 => Cnt_Lrclk(2),
      O => \Cnt_Lrclk[3]_i_1_n_0\
    );
\Cnt_Lrclk[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Cnt_Bclk0,
      I1 => \^bclk_int_reg_0\,
      O => BCLK_Fall_int
    );
\Cnt_Lrclk[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => Cnt_Lrclk(4),
      I1 => Cnt_Lrclk(2),
      I2 => Cnt_Lrclk(0),
      I3 => Cnt_Lrclk(1),
      I4 => Cnt_Lrclk(3),
      O => \Cnt_Lrclk[4]_i_2_n_0\
    );
\Cnt_Lrclk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => BCLK_Fall_int,
      D => \Cnt_Lrclk[0]_i_1_n_0\,
      Q => Cnt_Lrclk(0),
      R => rst
    );
\Cnt_Lrclk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => BCLK_Fall_int,
      D => \Cnt_Lrclk[1]_i_1_n_0\,
      Q => Cnt_Lrclk(1),
      R => rst
    );
\Cnt_Lrclk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => BCLK_Fall_int,
      D => \Cnt_Lrclk[2]_i_1_n_0\,
      Q => Cnt_Lrclk(2),
      R => rst
    );
\Cnt_Lrclk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => BCLK_Fall_int,
      D => \Cnt_Lrclk[3]_i_1_n_0\,
      Q => Cnt_Lrclk(3),
      R => rst
    );
\Cnt_Lrclk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => BCLK_Fall_int,
      D => \Cnt_Lrclk[4]_i_2_n_0\,
      Q => Cnt_Lrclk(4),
      R => rst
    );
\D_L_O_int[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^lrclk_reg_0\,
      I1 => \Data_In_int[31]_i_3_n_0\,
      I2 => Cnt_Bclk0,
      I3 => \^bclk_int_reg_0\,
      O => D_L_O_int
    );
\D_L_O_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(16),
      Q => l_bus_out(0),
      R => rst
    );
\D_L_O_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(26),
      Q => l_bus_out(10),
      R => rst
    );
\D_L_O_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(27),
      Q => l_bus_out(11),
      R => rst
    );
\D_L_O_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(28),
      Q => l_bus_out(12),
      R => rst
    );
\D_L_O_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(29),
      Q => l_bus_out(13),
      R => rst
    );
\D_L_O_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(30),
      Q => l_bus_out(14),
      R => rst
    );
\D_L_O_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(31),
      Q => l_bus_out(15),
      R => rst
    );
\D_L_O_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(17),
      Q => l_bus_out(1),
      R => rst
    );
\D_L_O_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(18),
      Q => l_bus_out(2),
      R => rst
    );
\D_L_O_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(19),
      Q => l_bus_out(3),
      R => rst
    );
\D_L_O_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(20),
      Q => l_bus_out(4),
      R => rst
    );
\D_L_O_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(21),
      Q => l_bus_out(5),
      R => rst
    );
\D_L_O_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(22),
      Q => l_bus_out(6),
      R => rst
    );
\D_L_O_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(23),
      Q => l_bus_out(7),
      R => rst
    );
\D_L_O_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(24),
      Q => l_bus_out(8),
      R => rst
    );
\D_L_O_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => D_L_O_int,
      D => Data_In_int(25),
      Q => l_bus_out(9),
      R => rst
    );
\Data_In_int[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => \Data_In_int[31]_i_3_n_0\,
      I1 => Cnt_Bclk0,
      I2 => \^bclk_int_reg_0\,
      I3 => s_axi_aresetn,
      O => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Cnt_Bclk0,
      I1 => \^bclk_int_reg_0\,
      O => p_17_in
    );
\Data_In_int[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Cnt_Lrclk(1),
      I1 => Cnt_Lrclk(0),
      I2 => Cnt_Lrclk(2),
      I3 => Cnt_Lrclk(3),
      I4 => Cnt_Lrclk(4),
      O => \Data_In_int[31]_i_3_n_0\
    );
\Data_In_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => ac_adc_sdata,
      Q => Data_In_int(0),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(9),
      Q => Data_In_int(10),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(10),
      Q => Data_In_int(11),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(11),
      Q => Data_In_int(12),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(12),
      Q => Data_In_int(13),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(13),
      Q => Data_In_int(14),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(14),
      Q => Data_In_int(15),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(15),
      Q => Data_In_int(16),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(16),
      Q => Data_In_int(17),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(17),
      Q => Data_In_int(18),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(18),
      Q => Data_In_int(19),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(0),
      Q => Data_In_int(1),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(19),
      Q => Data_In_int(20),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(20),
      Q => Data_In_int(21),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(21),
      Q => Data_In_int(22),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(22),
      Q => Data_In_int(23),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(23),
      Q => Data_In_int(24),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(24),
      Q => Data_In_int(25),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(25),
      Q => Data_In_int(26),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(26),
      Q => Data_In_int(27),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(27),
      Q => Data_In_int(28),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(28),
      Q => Data_In_int(29),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(1),
      Q => Data_In_int(2),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(29),
      Q => Data_In_int(30),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(30),
      Q => Data_In_int(31),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(2),
      Q => Data_In_int(3),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(3),
      Q => Data_In_int(4),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(4),
      Q => Data_In_int(5),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(5),
      Q => Data_In_int(6),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(6),
      Q => Data_In_int(7),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(7),
      Q => Data_In_int(8),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_In_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => p_17_in,
      D => Data_In_int(8),
      Q => Data_In_int(9),
      R => \Data_In_int[31]_i_1_n_0\
    );
\Data_Out_int[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54CC04CC"
    )
        port map (
      I0 => \Data_Out_int[31]_i_3_n_0\,
      I1 => l_bus_out(0),
      I2 => \^lrclk_reg_0\,
      I3 => s_axi_aresetn,
      I4 => sigOut(0),
      O => \Data_Out_int[15]_i_1_n_0\
    );
\Data_Out_int[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[15]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(1),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(1),
      O => \Data_Out_int[16]_i_1_n_0\
    );
\Data_Out_int[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[16]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(2),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(2),
      O => \Data_Out_int[17]_i_1_n_0\
    );
\Data_Out_int[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[17]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(3),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(3),
      O => \Data_Out_int[18]_i_1_n_0\
    );
\Data_Out_int[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[18]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(4),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(4),
      O => \Data_Out_int[19]_i_1_n_0\
    );
\Data_Out_int[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[19]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(5),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(5),
      O => \Data_Out_int[20]_i_1_n_0\
    );
\Data_Out_int[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[20]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(6),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(6),
      O => \Data_Out_int[21]_i_1_n_0\
    );
\Data_Out_int[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[21]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(7),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(7),
      O => \Data_Out_int[22]_i_1_n_0\
    );
\Data_Out_int[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[22]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(8),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(8),
      O => \Data_Out_int[23]_i_1_n_0\
    );
\Data_Out_int[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[23]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(9),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(9),
      O => \Data_Out_int[24]_i_1_n_0\
    );
\Data_Out_int[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[24]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(10),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(10),
      O => \Data_Out_int[25]_i_1_n_0\
    );
\Data_Out_int[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[25]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(11),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(11),
      O => \Data_Out_int[26]_i_1_n_0\
    );
\Data_Out_int[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[26]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(12),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(12),
      O => \Data_Out_int[27]_i_1_n_0\
    );
\Data_Out_int[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[27]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(13),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(13),
      O => \Data_Out_int[28]_i_1_n_0\
    );
\Data_Out_int[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[28]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(14),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(14),
      O => \Data_Out_int[29]_i_1_n_0\
    );
\Data_Out_int[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[29]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => sigOut(15),
      I3 => \^lrclk_reg_0\,
      I4 => s_axi_aresetn,
      I5 => l_bus_out(15),
      O => \Data_Out_int[30]_i_1_n_0\
    );
\Data_Out_int[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FFF"
    )
        port map (
      I0 => \^bclk_int_reg_0\,
      I1 => Cnt_Bclk0,
      I2 => \Data_Out_int[31]_i_3_n_0\,
      I3 => s_axi_aresetn,
      O => \Data_Out_int[31]_i_1_n_0\
    );
\Data_Out_int[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Data_Out_int_reg_n_0_[30]\,
      I1 => \Data_Out_int[31]_i_3_n_0\,
      I2 => s_axi_aresetn,
      O => \Data_Out_int[31]_i_2_n_0\
    );
\Data_Out_int[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => Cnt_Lrclk(4),
      I1 => Cnt_Lrclk(3),
      I2 => Cnt_Lrclk(2),
      I3 => Cnt_Lrclk(0),
      I4 => Cnt_Lrclk(1),
      I5 => p_17_in,
      O => \Data_Out_int[31]_i_3_n_0\
    );
\Data_Out_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[15]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[15]\,
      R => '0'
    );
\Data_Out_int_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[16]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[16]\,
      R => '0'
    );
\Data_Out_int_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[17]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[17]\,
      R => '0'
    );
\Data_Out_int_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[18]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[18]\,
      R => '0'
    );
\Data_Out_int_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[19]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[19]\,
      R => '0'
    );
\Data_Out_int_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[20]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[20]\,
      R => '0'
    );
\Data_Out_int_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[21]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[21]\,
      R => '0'
    );
\Data_Out_int_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[22]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[22]\,
      R => '0'
    );
\Data_Out_int_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[23]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[23]\,
      R => '0'
    );
\Data_Out_int_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[24]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[24]\,
      R => '0'
    );
\Data_Out_int_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[25]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[25]\,
      R => '0'
    );
\Data_Out_int_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[26]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[26]\,
      R => '0'
    );
\Data_Out_int_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[27]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[27]\,
      R => '0'
    );
\Data_Out_int_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[28]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[28]\,
      R => '0'
    );
\Data_Out_int_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[29]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[29]\,
      R => '0'
    );
\Data_Out_int_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[30]_i_1_n_0\,
      Q => \Data_Out_int_reg_n_0_[30]\,
      R => '0'
    );
\Data_Out_int_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => \Data_Out_int[31]_i_1_n_0\,
      D => \Data_Out_int[31]_i_2_n_0\,
      Q => ac_dac_sdata,
      R => '0'
    );
LRCLK_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA00000000"
    )
        port map (
      I0 => \^lrclk_reg_0\,
      I1 => \^bclk_int_reg_0\,
      I2 => Cnt_Bclk0,
      I3 => Cnt_Lrclk(4),
      I4 => LRCLK_i_2_n_0,
      I5 => s_axi_aresetn,
      O => LRCLK_i_1_n_0
    );
LRCLK_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Cnt_Lrclk(2),
      I1 => Cnt_Lrclk(0),
      I2 => Cnt_Lrclk(1),
      I3 => Cnt_Lrclk(3),
      O => LRCLK_i_2_n_0
    );
LRCLK_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_12,
      CE => '1',
      D => LRCLK_i_1_n_0,
      Q => \^lrclk_reg_0\,
      R => '0'
    );
\i__carry_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Cnt_Bclk_reg(3),
      I1 => Cnt_Bclk_reg(4),
      O => \i__carry_i_1__11_n_0\
    );
\i__carry_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => Cnt_Bclk_reg(2),
      I1 => Cnt_Bclk_reg(0),
      I2 => Cnt_Bclk_reg(1),
      O => \i__carry_i_2__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO : entity is "unimacro_BRAM_SINGLE_MACRO";
end skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO is
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_sin_bl.ram36_bl\ : label is "PRIMITIVE";
begin
\ramb_bl.ramb36_sin_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000",
      INIT_01 => X"0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647",
      INIT_02 => X"12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B",
      INIT_03 => X"1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7",
      INIT_04 => X"1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8",
      INIT_05 => X"24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19",
      INIT_06 => X"2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527",
      INIT_07 => X"309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E",
      INIT_08 => X"365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB",
      INIT_09 => X"3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9",
      INIT_0A => X"4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56",
      INIT_0B => X"46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD",
      INIT_0C => X"4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C",
      INIT_0D => X"50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F",
      INIT_0E => X"55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133",
      INIT_0F => X"5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4",
      INIT_10 => X"5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81",
      INIT_11 => X"62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6",
      INIT_12 => X"66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1",
      INIT_13 => X"6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE",
      INIT_14 => X"6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C",
      INIT_15 => X"70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9",
      INIT_16 => X"7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1",
      INIT_17 => X"761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5",
      INIT_18 => X"7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640",
      INIT_19 => X"7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883",
      INIT_1A => X"7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C",
      INIT_1B => X"7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29",
      INIT_1C => X"7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89",
      INIT_1D => X"7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C",
      INIT_1E => X"7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61",
      INIT_1F => X"7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7",
      INIT_20 => X"7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF",
      INIT_21 => X"7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7",
      INIT_22 => X"7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61",
      INIT_23 => X"7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C",
      INIT_24 => X"7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89",
      INIT_25 => X"7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29",
      INIT_26 => X"78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C",
      INIT_27 => X"7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883",
      INIT_28 => X"73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640",
      INIT_29 => X"71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5",
      INIT_2A => X"6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1",
      INIT_2B => X"6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9",
      INIT_2C => X"670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C",
      INIT_2D => X"6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE",
      INIT_2E => X"5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1",
      INIT_2F => X"5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6",
      INIT_30 => X"563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81",
      INIT_31 => X"518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4",
      INIT_32 => X"4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133",
      INIT_33 => X"476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F",
      INIT_34 => X"4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C",
      INIT_35 => X"3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD",
      INIT_36 => X"3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56",
      INIT_37 => X"315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9",
      INIT_38 => X"2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB",
      INIT_39 => X"258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E",
      INIT_3A => X"1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527",
      INIT_3B => X"195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19",
      INIT_3C => X"132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8",
      INIT_3D => X"0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7",
      INIT_3E => X"06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B",
      INIT_3F => X"006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647",
      INIT_40 => X"FA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000",
      INIT_41 => X"F3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9",
      INIT_42 => X"ED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375",
      INIT_43 => X"E76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39",
      INIT_44 => X"E148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708",
      INIT_45 => X"DB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7",
      INIT_46 => X"D540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9",
      INIT_47 => X"CF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2",
      INIT_48 => X"C9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05",
      INIT_49 => X"C403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947",
      INIT_4A => X"BE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA",
      INIT_4B => X"B938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33",
      INIT_4C => X"B412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4",
      INIT_4D => X"AF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1",
      INIT_4E => X"AA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD",
      INIT_4F => X"A5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C",
      INIT_50 => X"A16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F",
      INIT_51 => X"9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A",
      INIT_52 => X"996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F",
      INIT_53 => X"95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932",
      INIT_54 => X"926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594",
      INIT_55 => X"8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237",
      INIT_56 => X"8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F",
      INIT_57 => X"89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B",
      INIT_58 => X"879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0",
      INIT_59 => X"85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D",
      INIT_5A => X"83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584",
      INIT_5B => X"828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7",
      INIT_5C => X"81738182819281A281B281C281D381E481F582078219822B823E825082648277",
      INIT_5D => X"80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164",
      INIT_5E => X"802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F",
      INIT_5F => X"8002800280038004800580078009800B800E801180148018801C802080248029",
      INIT_60 => X"80248020801C801880148011800E800B80098007800580048003800280028001",
      INIT_61 => X"8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029",
      INIT_62 => X"815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F",
      INIT_63 => X"82648250823E822B8219820781F581E481D381C281B281A28192818281738164",
      INIT_64 => X"83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277",
      INIT_65 => X"8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7",
      INIT_66 => X"875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584",
      INIT_67 => X"89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D",
      INIT_68 => X"8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0",
      INIT_69 => X"8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B",
      INIT_6A => X"920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F",
      INIT_6B => X"955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237",
      INIT_6C => X"98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594",
      INIT_6D => X"9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932",
      INIT_6E => X"A0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F",
      INIT_6F => X"A538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A",
      INIT_70 => X"A9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F",
      INIT_71 => X"AE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C",
      INIT_72 => X"B371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD",
      INIT_73 => X"B891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1",
      INIT_74 => X"BDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4",
      INIT_75 => X"C352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33",
      INIT_76 => X"C8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA",
      INIT_77 => X"CEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947",
      INIT_78 => X"D483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05",
      INIT_79 => X"DA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2",
      INIT_7A => X"E085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9",
      INIT_7B => X"E6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7",
      INIT_7C => X"ECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708",
      INIT_7D => X"F311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39",
      INIT_7E => X"F954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375",
      INIT_7F => X"FF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => \ramb_bl.ramb36_sin_bl.ram36_bl_0\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_14 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_14 : entity is "unimacro_BRAM_SINGLE_MACRO";
end skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_14;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_14 is
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_sin_bl.ram36_bl\ : label is "PRIMITIVE";
begin
\ramb_bl.ramb36_sin_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000",
      INIT_01 => X"0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647",
      INIT_02 => X"12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B",
      INIT_03 => X"1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7",
      INIT_04 => X"1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8",
      INIT_05 => X"24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19",
      INIT_06 => X"2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527",
      INIT_07 => X"309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E",
      INIT_08 => X"365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB",
      INIT_09 => X"3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9",
      INIT_0A => X"4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56",
      INIT_0B => X"46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD",
      INIT_0C => X"4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C",
      INIT_0D => X"50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F",
      INIT_0E => X"55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133",
      INIT_0F => X"5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4",
      INIT_10 => X"5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81",
      INIT_11 => X"62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6",
      INIT_12 => X"66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1",
      INIT_13 => X"6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE",
      INIT_14 => X"6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C",
      INIT_15 => X"70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9",
      INIT_16 => X"7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1",
      INIT_17 => X"761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5",
      INIT_18 => X"7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640",
      INIT_19 => X"7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883",
      INIT_1A => X"7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C",
      INIT_1B => X"7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29",
      INIT_1C => X"7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89",
      INIT_1D => X"7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C",
      INIT_1E => X"7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61",
      INIT_1F => X"7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7",
      INIT_20 => X"7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF",
      INIT_21 => X"7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7",
      INIT_22 => X"7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61",
      INIT_23 => X"7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C",
      INIT_24 => X"7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89",
      INIT_25 => X"7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29",
      INIT_26 => X"78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C",
      INIT_27 => X"7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883",
      INIT_28 => X"73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640",
      INIT_29 => X"71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5",
      INIT_2A => X"6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1",
      INIT_2B => X"6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9",
      INIT_2C => X"670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C",
      INIT_2D => X"6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE",
      INIT_2E => X"5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1",
      INIT_2F => X"5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6",
      INIT_30 => X"563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81",
      INIT_31 => X"518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4",
      INIT_32 => X"4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133",
      INIT_33 => X"476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F",
      INIT_34 => X"4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C",
      INIT_35 => X"3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD",
      INIT_36 => X"3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56",
      INIT_37 => X"315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9",
      INIT_38 => X"2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB",
      INIT_39 => X"258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E",
      INIT_3A => X"1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527",
      INIT_3B => X"195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19",
      INIT_3C => X"132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8",
      INIT_3D => X"0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7",
      INIT_3E => X"06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B",
      INIT_3F => X"006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647",
      INIT_40 => X"FA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000",
      INIT_41 => X"F3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9",
      INIT_42 => X"ED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375",
      INIT_43 => X"E76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39",
      INIT_44 => X"E148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708",
      INIT_45 => X"DB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7",
      INIT_46 => X"D540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9",
      INIT_47 => X"CF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2",
      INIT_48 => X"C9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05",
      INIT_49 => X"C403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947",
      INIT_4A => X"BE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA",
      INIT_4B => X"B938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33",
      INIT_4C => X"B412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4",
      INIT_4D => X"AF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1",
      INIT_4E => X"AA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD",
      INIT_4F => X"A5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C",
      INIT_50 => X"A16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F",
      INIT_51 => X"9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A",
      INIT_52 => X"996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F",
      INIT_53 => X"95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932",
      INIT_54 => X"926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594",
      INIT_55 => X"8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237",
      INIT_56 => X"8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F",
      INIT_57 => X"89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B",
      INIT_58 => X"879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0",
      INIT_59 => X"85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D",
      INIT_5A => X"83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584",
      INIT_5B => X"828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7",
      INIT_5C => X"81738182819281A281B281C281D381E481F582078219822B823E825082648277",
      INIT_5D => X"80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164",
      INIT_5E => X"802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F",
      INIT_5F => X"8002800280038004800580078009800B800E801180148018801C802080248029",
      INIT_60 => X"80248020801C801880148011800E800B80098007800580048003800280028001",
      INIT_61 => X"8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029",
      INIT_62 => X"815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F",
      INIT_63 => X"82648250823E822B8219820781F581E481D381C281B281A28192818281738164",
      INIT_64 => X"83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277",
      INIT_65 => X"8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7",
      INIT_66 => X"875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584",
      INIT_67 => X"89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D",
      INIT_68 => X"8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0",
      INIT_69 => X"8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B",
      INIT_6A => X"920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F",
      INIT_6B => X"955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237",
      INIT_6C => X"98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594",
      INIT_6D => X"9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932",
      INIT_6E => X"A0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F",
      INIT_6F => X"A538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A",
      INIT_70 => X"A9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F",
      INIT_71 => X"AE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C",
      INIT_72 => X"B371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD",
      INIT_73 => X"B891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1",
      INIT_74 => X"BDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4",
      INIT_75 => X"C352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33",
      INIT_76 => X"C8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA",
      INIT_77 => X"CEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947",
      INIT_78 => X"D483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05",
      INIT_79 => X"DA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2",
      INIT_7A => X"E085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9",
      INIT_7B => X"E6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7",
      INIT_7C => X"ECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708",
      INIT_7D => X"F311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39",
      INIT_7E => X"F954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375",
      INIT_7F => X"FF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => \ramb_bl.ramb36_sin_bl.ram36_bl_0\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_19 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_19 : entity is "unimacro_BRAM_SINGLE_MACRO";
end skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_19;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_19 is
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_sin_bl.ram36_bl\ : label is "PRIMITIVE";
begin
\ramb_bl.ramb36_sin_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000",
      INIT_01 => X"0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647",
      INIT_02 => X"12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B",
      INIT_03 => X"1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7",
      INIT_04 => X"1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8",
      INIT_05 => X"24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19",
      INIT_06 => X"2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527",
      INIT_07 => X"309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E",
      INIT_08 => X"365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB",
      INIT_09 => X"3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9",
      INIT_0A => X"4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56",
      INIT_0B => X"46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD",
      INIT_0C => X"4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C",
      INIT_0D => X"50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F",
      INIT_0E => X"55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133",
      INIT_0F => X"5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4",
      INIT_10 => X"5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81",
      INIT_11 => X"62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6",
      INIT_12 => X"66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1",
      INIT_13 => X"6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE",
      INIT_14 => X"6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C",
      INIT_15 => X"70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9",
      INIT_16 => X"7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1",
      INIT_17 => X"761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5",
      INIT_18 => X"7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640",
      INIT_19 => X"7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883",
      INIT_1A => X"7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C",
      INIT_1B => X"7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29",
      INIT_1C => X"7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89",
      INIT_1D => X"7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C",
      INIT_1E => X"7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61",
      INIT_1F => X"7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7",
      INIT_20 => X"7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF",
      INIT_21 => X"7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7",
      INIT_22 => X"7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61",
      INIT_23 => X"7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C",
      INIT_24 => X"7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89",
      INIT_25 => X"7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29",
      INIT_26 => X"78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C",
      INIT_27 => X"7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883",
      INIT_28 => X"73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640",
      INIT_29 => X"71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5",
      INIT_2A => X"6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1",
      INIT_2B => X"6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9",
      INIT_2C => X"670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C",
      INIT_2D => X"6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE",
      INIT_2E => X"5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1",
      INIT_2F => X"5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6",
      INIT_30 => X"563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81",
      INIT_31 => X"518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4",
      INIT_32 => X"4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133",
      INIT_33 => X"476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F",
      INIT_34 => X"4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C",
      INIT_35 => X"3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD",
      INIT_36 => X"3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56",
      INIT_37 => X"315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9",
      INIT_38 => X"2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB",
      INIT_39 => X"258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E",
      INIT_3A => X"1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527",
      INIT_3B => X"195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19",
      INIT_3C => X"132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8",
      INIT_3D => X"0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7",
      INIT_3E => X"06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B",
      INIT_3F => X"006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647",
      INIT_40 => X"FA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000",
      INIT_41 => X"F3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9",
      INIT_42 => X"ED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375",
      INIT_43 => X"E76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39",
      INIT_44 => X"E148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708",
      INIT_45 => X"DB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7",
      INIT_46 => X"D540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9",
      INIT_47 => X"CF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2",
      INIT_48 => X"C9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05",
      INIT_49 => X"C403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947",
      INIT_4A => X"BE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA",
      INIT_4B => X"B938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33",
      INIT_4C => X"B412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4",
      INIT_4D => X"AF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1",
      INIT_4E => X"AA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD",
      INIT_4F => X"A5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C",
      INIT_50 => X"A16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F",
      INIT_51 => X"9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A",
      INIT_52 => X"996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F",
      INIT_53 => X"95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932",
      INIT_54 => X"926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594",
      INIT_55 => X"8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237",
      INIT_56 => X"8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F",
      INIT_57 => X"89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B",
      INIT_58 => X"879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0",
      INIT_59 => X"85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D",
      INIT_5A => X"83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584",
      INIT_5B => X"828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7",
      INIT_5C => X"81738182819281A281B281C281D381E481F582078219822B823E825082648277",
      INIT_5D => X"80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164",
      INIT_5E => X"802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F",
      INIT_5F => X"8002800280038004800580078009800B800E801180148018801C802080248029",
      INIT_60 => X"80248020801C801880148011800E800B80098007800580048003800280028001",
      INIT_61 => X"8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029",
      INIT_62 => X"815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F",
      INIT_63 => X"82648250823E822B8219820781F581E481D381C281B281A28192818281738164",
      INIT_64 => X"83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277",
      INIT_65 => X"8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7",
      INIT_66 => X"875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584",
      INIT_67 => X"89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D",
      INIT_68 => X"8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0",
      INIT_69 => X"8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B",
      INIT_6A => X"920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F",
      INIT_6B => X"955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237",
      INIT_6C => X"98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594",
      INIT_6D => X"9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932",
      INIT_6E => X"A0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F",
      INIT_6F => X"A538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A",
      INIT_70 => X"A9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F",
      INIT_71 => X"AE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C",
      INIT_72 => X"B371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD",
      INIT_73 => X"B891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1",
      INIT_74 => X"BDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4",
      INIT_75 => X"C352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33",
      INIT_76 => X"C8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA",
      INIT_77 => X"CEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947",
      INIT_78 => X"D483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05",
      INIT_79 => X"DA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2",
      INIT_7A => X"E085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9",
      INIT_7B => X"E6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7",
      INIT_7C => X"ECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708",
      INIT_7D => X"F311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39",
      INIT_7E => X"F954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375",
      INIT_7F => X"FF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => \ramb_bl.ramb36_sin_bl.ram36_bl_0\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_24 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_24 : entity is "unimacro_BRAM_SINGLE_MACRO";
end skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_24;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_24 is
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_sin_bl.ram36_bl\ : label is "PRIMITIVE";
begin
\ramb_bl.ramb36_sin_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000",
      INIT_01 => X"0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647",
      INIT_02 => X"12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B",
      INIT_03 => X"1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7",
      INIT_04 => X"1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8",
      INIT_05 => X"24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19",
      INIT_06 => X"2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527",
      INIT_07 => X"309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E",
      INIT_08 => X"365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB",
      INIT_09 => X"3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9",
      INIT_0A => X"4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56",
      INIT_0B => X"46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD",
      INIT_0C => X"4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C",
      INIT_0D => X"50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F",
      INIT_0E => X"55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133",
      INIT_0F => X"5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4",
      INIT_10 => X"5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81",
      INIT_11 => X"62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6",
      INIT_12 => X"66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1",
      INIT_13 => X"6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE",
      INIT_14 => X"6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C",
      INIT_15 => X"70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9",
      INIT_16 => X"7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1",
      INIT_17 => X"761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5",
      INIT_18 => X"7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640",
      INIT_19 => X"7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883",
      INIT_1A => X"7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C",
      INIT_1B => X"7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29",
      INIT_1C => X"7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89",
      INIT_1D => X"7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C",
      INIT_1E => X"7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61",
      INIT_1F => X"7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7",
      INIT_20 => X"7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF",
      INIT_21 => X"7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7",
      INIT_22 => X"7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61",
      INIT_23 => X"7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C",
      INIT_24 => X"7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89",
      INIT_25 => X"7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29",
      INIT_26 => X"78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C",
      INIT_27 => X"7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883",
      INIT_28 => X"73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640",
      INIT_29 => X"71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5",
      INIT_2A => X"6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1",
      INIT_2B => X"6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9",
      INIT_2C => X"670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C",
      INIT_2D => X"6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE",
      INIT_2E => X"5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1",
      INIT_2F => X"5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6",
      INIT_30 => X"563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81",
      INIT_31 => X"518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4",
      INIT_32 => X"4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133",
      INIT_33 => X"476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F",
      INIT_34 => X"4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C",
      INIT_35 => X"3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD",
      INIT_36 => X"3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56",
      INIT_37 => X"315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9",
      INIT_38 => X"2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB",
      INIT_39 => X"258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E",
      INIT_3A => X"1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527",
      INIT_3B => X"195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19",
      INIT_3C => X"132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8",
      INIT_3D => X"0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7",
      INIT_3E => X"06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B",
      INIT_3F => X"006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647",
      INIT_40 => X"FA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000",
      INIT_41 => X"F3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9",
      INIT_42 => X"ED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375",
      INIT_43 => X"E76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39",
      INIT_44 => X"E148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708",
      INIT_45 => X"DB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7",
      INIT_46 => X"D540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9",
      INIT_47 => X"CF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2",
      INIT_48 => X"C9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05",
      INIT_49 => X"C403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947",
      INIT_4A => X"BE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA",
      INIT_4B => X"B938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33",
      INIT_4C => X"B412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4",
      INIT_4D => X"AF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1",
      INIT_4E => X"AA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD",
      INIT_4F => X"A5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C",
      INIT_50 => X"A16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F",
      INIT_51 => X"9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A",
      INIT_52 => X"996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F",
      INIT_53 => X"95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932",
      INIT_54 => X"926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594",
      INIT_55 => X"8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237",
      INIT_56 => X"8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F",
      INIT_57 => X"89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B",
      INIT_58 => X"879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0",
      INIT_59 => X"85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D",
      INIT_5A => X"83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584",
      INIT_5B => X"828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7",
      INIT_5C => X"81738182819281A281B281C281D381E481F582078219822B823E825082648277",
      INIT_5D => X"80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164",
      INIT_5E => X"802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F",
      INIT_5F => X"8002800280038004800580078009800B800E801180148018801C802080248029",
      INIT_60 => X"80248020801C801880148011800E800B80098007800580048003800280028001",
      INIT_61 => X"8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029",
      INIT_62 => X"815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F",
      INIT_63 => X"82648250823E822B8219820781F581E481D381C281B281A28192818281738164",
      INIT_64 => X"83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277",
      INIT_65 => X"8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7",
      INIT_66 => X"875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584",
      INIT_67 => X"89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D",
      INIT_68 => X"8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0",
      INIT_69 => X"8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B",
      INIT_6A => X"920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F",
      INIT_6B => X"955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237",
      INIT_6C => X"98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594",
      INIT_6D => X"9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932",
      INIT_6E => X"A0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F",
      INIT_6F => X"A538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A",
      INIT_70 => X"A9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F",
      INIT_71 => X"AE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C",
      INIT_72 => X"B371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD",
      INIT_73 => X"B891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1",
      INIT_74 => X"BDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4",
      INIT_75 => X"C352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33",
      INIT_76 => X"C8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA",
      INIT_77 => X"CEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947",
      INIT_78 => X"D483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05",
      INIT_79 => X"DA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2",
      INIT_7A => X"E085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9",
      INIT_7B => X"E6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7",
      INIT_7C => X"ECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708",
      INIT_7D => X"F311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39",
      INIT_7E => X"F954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375",
      INIT_7F => X"FF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => \ramb_bl.ramb36_sin_bl.ram36_bl_0\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_29 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_29 : entity is "unimacro_BRAM_SINGLE_MACRO";
end skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_29;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_29 is
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_sin_bl.ram36_bl\ : label is "PRIMITIVE";
begin
\ramb_bl.ramb36_sin_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000",
      INIT_01 => X"0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647",
      INIT_02 => X"12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B",
      INIT_03 => X"1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7",
      INIT_04 => X"1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8",
      INIT_05 => X"24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19",
      INIT_06 => X"2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527",
      INIT_07 => X"309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E",
      INIT_08 => X"365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB",
      INIT_09 => X"3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9",
      INIT_0A => X"4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56",
      INIT_0B => X"46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD",
      INIT_0C => X"4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C",
      INIT_0D => X"50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F",
      INIT_0E => X"55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133",
      INIT_0F => X"5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4",
      INIT_10 => X"5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81",
      INIT_11 => X"62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6",
      INIT_12 => X"66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1",
      INIT_13 => X"6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE",
      INIT_14 => X"6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C",
      INIT_15 => X"70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9",
      INIT_16 => X"7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1",
      INIT_17 => X"761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5",
      INIT_18 => X"7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640",
      INIT_19 => X"7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883",
      INIT_1A => X"7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C",
      INIT_1B => X"7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29",
      INIT_1C => X"7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89",
      INIT_1D => X"7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C",
      INIT_1E => X"7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61",
      INIT_1F => X"7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7",
      INIT_20 => X"7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF",
      INIT_21 => X"7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7",
      INIT_22 => X"7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61",
      INIT_23 => X"7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C",
      INIT_24 => X"7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89",
      INIT_25 => X"7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29",
      INIT_26 => X"78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C",
      INIT_27 => X"7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883",
      INIT_28 => X"73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640",
      INIT_29 => X"71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5",
      INIT_2A => X"6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1",
      INIT_2B => X"6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9",
      INIT_2C => X"670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C",
      INIT_2D => X"6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE",
      INIT_2E => X"5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1",
      INIT_2F => X"5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6",
      INIT_30 => X"563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81",
      INIT_31 => X"518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4",
      INIT_32 => X"4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133",
      INIT_33 => X"476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F",
      INIT_34 => X"4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C",
      INIT_35 => X"3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD",
      INIT_36 => X"3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56",
      INIT_37 => X"315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9",
      INIT_38 => X"2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB",
      INIT_39 => X"258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E",
      INIT_3A => X"1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527",
      INIT_3B => X"195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19",
      INIT_3C => X"132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8",
      INIT_3D => X"0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7",
      INIT_3E => X"06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B",
      INIT_3F => X"006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647",
      INIT_40 => X"FA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000",
      INIT_41 => X"F3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9",
      INIT_42 => X"ED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375",
      INIT_43 => X"E76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39",
      INIT_44 => X"E148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708",
      INIT_45 => X"DB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7",
      INIT_46 => X"D540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9",
      INIT_47 => X"CF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2",
      INIT_48 => X"C9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05",
      INIT_49 => X"C403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947",
      INIT_4A => X"BE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA",
      INIT_4B => X"B938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33",
      INIT_4C => X"B412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4",
      INIT_4D => X"AF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1",
      INIT_4E => X"AA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD",
      INIT_4F => X"A5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C",
      INIT_50 => X"A16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F",
      INIT_51 => X"9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A",
      INIT_52 => X"996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F",
      INIT_53 => X"95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932",
      INIT_54 => X"926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594",
      INIT_55 => X"8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237",
      INIT_56 => X"8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F",
      INIT_57 => X"89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B",
      INIT_58 => X"879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0",
      INIT_59 => X"85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D",
      INIT_5A => X"83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584",
      INIT_5B => X"828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7",
      INIT_5C => X"81738182819281A281B281C281D381E481F582078219822B823E825082648277",
      INIT_5D => X"80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164",
      INIT_5E => X"802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F",
      INIT_5F => X"8002800280038004800580078009800B800E801180148018801C802080248029",
      INIT_60 => X"80248020801C801880148011800E800B80098007800580048003800280028001",
      INIT_61 => X"8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029",
      INIT_62 => X"815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F",
      INIT_63 => X"82648250823E822B8219820781F581E481D381C281B281A28192818281738164",
      INIT_64 => X"83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277",
      INIT_65 => X"8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7",
      INIT_66 => X"875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584",
      INIT_67 => X"89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D",
      INIT_68 => X"8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0",
      INIT_69 => X"8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B",
      INIT_6A => X"920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F",
      INIT_6B => X"955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237",
      INIT_6C => X"98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594",
      INIT_6D => X"9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932",
      INIT_6E => X"A0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F",
      INIT_6F => X"A538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A",
      INIT_70 => X"A9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F",
      INIT_71 => X"AE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C",
      INIT_72 => X"B371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD",
      INIT_73 => X"B891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1",
      INIT_74 => X"BDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4",
      INIT_75 => X"C352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33",
      INIT_76 => X"C8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA",
      INIT_77 => X"CEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947",
      INIT_78 => X"D483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05",
      INIT_79 => X"DA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2",
      INIT_7A => X"E085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9",
      INIT_7B => X"E6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7",
      INIT_7C => X"ECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708",
      INIT_7D => X"F311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39",
      INIT_7E => X"F954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375",
      INIT_7F => X"FF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => \ramb_bl.ramb36_sin_bl.ram36_bl_0\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_34 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_34 : entity is "unimacro_BRAM_SINGLE_MACRO";
end skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_34;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_34 is
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_sin_bl.ram36_bl\ : label is "PRIMITIVE";
begin
\ramb_bl.ramb36_sin_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000",
      INIT_01 => X"0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647",
      INIT_02 => X"12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B",
      INIT_03 => X"1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7",
      INIT_04 => X"1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8",
      INIT_05 => X"24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19",
      INIT_06 => X"2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527",
      INIT_07 => X"309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E",
      INIT_08 => X"365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB",
      INIT_09 => X"3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9",
      INIT_0A => X"4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56",
      INIT_0B => X"46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD",
      INIT_0C => X"4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C",
      INIT_0D => X"50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F",
      INIT_0E => X"55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133",
      INIT_0F => X"5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4",
      INIT_10 => X"5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81",
      INIT_11 => X"62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6",
      INIT_12 => X"66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1",
      INIT_13 => X"6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE",
      INIT_14 => X"6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C",
      INIT_15 => X"70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9",
      INIT_16 => X"7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1",
      INIT_17 => X"761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5",
      INIT_18 => X"7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640",
      INIT_19 => X"7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883",
      INIT_1A => X"7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C",
      INIT_1B => X"7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29",
      INIT_1C => X"7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89",
      INIT_1D => X"7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C",
      INIT_1E => X"7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61",
      INIT_1F => X"7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7",
      INIT_20 => X"7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF",
      INIT_21 => X"7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7",
      INIT_22 => X"7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61",
      INIT_23 => X"7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C",
      INIT_24 => X"7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89",
      INIT_25 => X"7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29",
      INIT_26 => X"78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C",
      INIT_27 => X"7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883",
      INIT_28 => X"73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640",
      INIT_29 => X"71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5",
      INIT_2A => X"6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1",
      INIT_2B => X"6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9",
      INIT_2C => X"670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C",
      INIT_2D => X"6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE",
      INIT_2E => X"5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1",
      INIT_2F => X"5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6",
      INIT_30 => X"563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81",
      INIT_31 => X"518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4",
      INIT_32 => X"4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133",
      INIT_33 => X"476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F",
      INIT_34 => X"4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C",
      INIT_35 => X"3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD",
      INIT_36 => X"3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56",
      INIT_37 => X"315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9",
      INIT_38 => X"2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB",
      INIT_39 => X"258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E",
      INIT_3A => X"1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527",
      INIT_3B => X"195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19",
      INIT_3C => X"132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8",
      INIT_3D => X"0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7",
      INIT_3E => X"06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B",
      INIT_3F => X"006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647",
      INIT_40 => X"FA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000",
      INIT_41 => X"F3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9",
      INIT_42 => X"ED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375",
      INIT_43 => X"E76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39",
      INIT_44 => X"E148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708",
      INIT_45 => X"DB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7",
      INIT_46 => X"D540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9",
      INIT_47 => X"CF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2",
      INIT_48 => X"C9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05",
      INIT_49 => X"C403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947",
      INIT_4A => X"BE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA",
      INIT_4B => X"B938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33",
      INIT_4C => X"B412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4",
      INIT_4D => X"AF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1",
      INIT_4E => X"AA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD",
      INIT_4F => X"A5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C",
      INIT_50 => X"A16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F",
      INIT_51 => X"9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A",
      INIT_52 => X"996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F",
      INIT_53 => X"95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932",
      INIT_54 => X"926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594",
      INIT_55 => X"8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237",
      INIT_56 => X"8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F",
      INIT_57 => X"89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B",
      INIT_58 => X"879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0",
      INIT_59 => X"85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D",
      INIT_5A => X"83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584",
      INIT_5B => X"828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7",
      INIT_5C => X"81738182819281A281B281C281D381E481F582078219822B823E825082648277",
      INIT_5D => X"80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164",
      INIT_5E => X"802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F",
      INIT_5F => X"8002800280038004800580078009800B800E801180148018801C802080248029",
      INIT_60 => X"80248020801C801880148011800E800B80098007800580048003800280028001",
      INIT_61 => X"8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029",
      INIT_62 => X"815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F",
      INIT_63 => X"82648250823E822B8219820781F581E481D381C281B281A28192818281738164",
      INIT_64 => X"83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277",
      INIT_65 => X"8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7",
      INIT_66 => X"875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584",
      INIT_67 => X"89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D",
      INIT_68 => X"8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0",
      INIT_69 => X"8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B",
      INIT_6A => X"920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F",
      INIT_6B => X"955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237",
      INIT_6C => X"98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594",
      INIT_6D => X"9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932",
      INIT_6E => X"A0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F",
      INIT_6F => X"A538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A",
      INIT_70 => X"A9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F",
      INIT_71 => X"AE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C",
      INIT_72 => X"B371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD",
      INIT_73 => X"B891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1",
      INIT_74 => X"BDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4",
      INIT_75 => X"C352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33",
      INIT_76 => X"C8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA",
      INIT_77 => X"CEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947",
      INIT_78 => X"D483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05",
      INIT_79 => X"DA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2",
      INIT_7A => X"E085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9",
      INIT_7B => X"E6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7",
      INIT_7C => X"ECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708",
      INIT_7D => X"F311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39",
      INIT_7E => X"F954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375",
      INIT_7F => X"FF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => \ramb_bl.ramb36_sin_bl.ram36_bl_0\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_39 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_39 : entity is "unimacro_BRAM_SINGLE_MACRO";
end skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_39;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_39 is
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_sin_bl.ram36_bl\ : label is "PRIMITIVE";
begin
\ramb_bl.ramb36_sin_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000",
      INIT_01 => X"0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647",
      INIT_02 => X"12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B",
      INIT_03 => X"1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7",
      INIT_04 => X"1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8",
      INIT_05 => X"24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19",
      INIT_06 => X"2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527",
      INIT_07 => X"309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E",
      INIT_08 => X"365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB",
      INIT_09 => X"3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9",
      INIT_0A => X"4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56",
      INIT_0B => X"46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD",
      INIT_0C => X"4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C",
      INIT_0D => X"50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F",
      INIT_0E => X"55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133",
      INIT_0F => X"5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4",
      INIT_10 => X"5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81",
      INIT_11 => X"62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6",
      INIT_12 => X"66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1",
      INIT_13 => X"6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE",
      INIT_14 => X"6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C",
      INIT_15 => X"70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9",
      INIT_16 => X"7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1",
      INIT_17 => X"761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5",
      INIT_18 => X"7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640",
      INIT_19 => X"7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883",
      INIT_1A => X"7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C",
      INIT_1B => X"7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29",
      INIT_1C => X"7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89",
      INIT_1D => X"7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C",
      INIT_1E => X"7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61",
      INIT_1F => X"7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7",
      INIT_20 => X"7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF",
      INIT_21 => X"7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7",
      INIT_22 => X"7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61",
      INIT_23 => X"7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C",
      INIT_24 => X"7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89",
      INIT_25 => X"7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29",
      INIT_26 => X"78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C",
      INIT_27 => X"7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883",
      INIT_28 => X"73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640",
      INIT_29 => X"71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5",
      INIT_2A => X"6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1",
      INIT_2B => X"6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9",
      INIT_2C => X"670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C",
      INIT_2D => X"6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE",
      INIT_2E => X"5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1",
      INIT_2F => X"5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6",
      INIT_30 => X"563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81",
      INIT_31 => X"518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4",
      INIT_32 => X"4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133",
      INIT_33 => X"476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F",
      INIT_34 => X"4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C",
      INIT_35 => X"3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD",
      INIT_36 => X"3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56",
      INIT_37 => X"315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9",
      INIT_38 => X"2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB",
      INIT_39 => X"258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E",
      INIT_3A => X"1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527",
      INIT_3B => X"195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19",
      INIT_3C => X"132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8",
      INIT_3D => X"0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7",
      INIT_3E => X"06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B",
      INIT_3F => X"006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647",
      INIT_40 => X"FA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000",
      INIT_41 => X"F3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9",
      INIT_42 => X"ED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375",
      INIT_43 => X"E76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39",
      INIT_44 => X"E148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708",
      INIT_45 => X"DB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7",
      INIT_46 => X"D540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9",
      INIT_47 => X"CF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2",
      INIT_48 => X"C9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05",
      INIT_49 => X"C403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947",
      INIT_4A => X"BE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA",
      INIT_4B => X"B938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33",
      INIT_4C => X"B412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4",
      INIT_4D => X"AF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1",
      INIT_4E => X"AA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD",
      INIT_4F => X"A5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C",
      INIT_50 => X"A16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F",
      INIT_51 => X"9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A",
      INIT_52 => X"996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F",
      INIT_53 => X"95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932",
      INIT_54 => X"926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594",
      INIT_55 => X"8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237",
      INIT_56 => X"8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F",
      INIT_57 => X"89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B",
      INIT_58 => X"879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0",
      INIT_59 => X"85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D",
      INIT_5A => X"83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584",
      INIT_5B => X"828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7",
      INIT_5C => X"81738182819281A281B281C281D381E481F582078219822B823E825082648277",
      INIT_5D => X"80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164",
      INIT_5E => X"802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F",
      INIT_5F => X"8002800280038004800580078009800B800E801180148018801C802080248029",
      INIT_60 => X"80248020801C801880148011800E800B80098007800580048003800280028001",
      INIT_61 => X"8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029",
      INIT_62 => X"815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F",
      INIT_63 => X"82648250823E822B8219820781F581E481D381C281B281A28192818281738164",
      INIT_64 => X"83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277",
      INIT_65 => X"8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7",
      INIT_66 => X"875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584",
      INIT_67 => X"89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D",
      INIT_68 => X"8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0",
      INIT_69 => X"8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B",
      INIT_6A => X"920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F",
      INIT_6B => X"955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237",
      INIT_6C => X"98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594",
      INIT_6D => X"9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932",
      INIT_6E => X"A0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F",
      INIT_6F => X"A538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A",
      INIT_70 => X"A9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F",
      INIT_71 => X"AE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C",
      INIT_72 => X"B371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD",
      INIT_73 => X"B891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1",
      INIT_74 => X"BDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4",
      INIT_75 => X"C352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33",
      INIT_76 => X"C8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA",
      INIT_77 => X"CEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947",
      INIT_78 => X"D483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05",
      INIT_79 => X"DA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2",
      INIT_7A => X"E085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9",
      INIT_7B => X"E6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7",
      INIT_7C => X"ECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708",
      INIT_7D => X"F311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39",
      INIT_7E => X"F954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375",
      INIT_7F => X"FF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => \ramb_bl.ramb36_sin_bl.ram36_bl_0\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_44 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_44 : entity is "unimacro_BRAM_SINGLE_MACRO";
end skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_44;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_44 is
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_sin_bl.ram36_bl\ : label is "PRIMITIVE";
begin
\ramb_bl.ramb36_sin_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000",
      INIT_01 => X"0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647",
      INIT_02 => X"12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B",
      INIT_03 => X"1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7",
      INIT_04 => X"1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8",
      INIT_05 => X"24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19",
      INIT_06 => X"2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527",
      INIT_07 => X"309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E",
      INIT_08 => X"365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB",
      INIT_09 => X"3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9",
      INIT_0A => X"4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56",
      INIT_0B => X"46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD",
      INIT_0C => X"4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C",
      INIT_0D => X"50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F",
      INIT_0E => X"55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133",
      INIT_0F => X"5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4",
      INIT_10 => X"5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81",
      INIT_11 => X"62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6",
      INIT_12 => X"66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1",
      INIT_13 => X"6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE",
      INIT_14 => X"6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C",
      INIT_15 => X"70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9",
      INIT_16 => X"7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1",
      INIT_17 => X"761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5",
      INIT_18 => X"7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640",
      INIT_19 => X"7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883",
      INIT_1A => X"7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C",
      INIT_1B => X"7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29",
      INIT_1C => X"7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89",
      INIT_1D => X"7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C",
      INIT_1E => X"7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61",
      INIT_1F => X"7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7",
      INIT_20 => X"7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF",
      INIT_21 => X"7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7",
      INIT_22 => X"7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61",
      INIT_23 => X"7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C",
      INIT_24 => X"7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89",
      INIT_25 => X"7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29",
      INIT_26 => X"78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C",
      INIT_27 => X"7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883",
      INIT_28 => X"73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640",
      INIT_29 => X"71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5",
      INIT_2A => X"6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1",
      INIT_2B => X"6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9",
      INIT_2C => X"670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C",
      INIT_2D => X"6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE",
      INIT_2E => X"5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1",
      INIT_2F => X"5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6",
      INIT_30 => X"563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81",
      INIT_31 => X"518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4",
      INIT_32 => X"4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133",
      INIT_33 => X"476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F",
      INIT_34 => X"4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C",
      INIT_35 => X"3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD",
      INIT_36 => X"3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56",
      INIT_37 => X"315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9",
      INIT_38 => X"2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB",
      INIT_39 => X"258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E",
      INIT_3A => X"1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527",
      INIT_3B => X"195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19",
      INIT_3C => X"132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8",
      INIT_3D => X"0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7",
      INIT_3E => X"06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B",
      INIT_3F => X"006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647",
      INIT_40 => X"FA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000",
      INIT_41 => X"F3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9",
      INIT_42 => X"ED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375",
      INIT_43 => X"E76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39",
      INIT_44 => X"E148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708",
      INIT_45 => X"DB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7",
      INIT_46 => X"D540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9",
      INIT_47 => X"CF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2",
      INIT_48 => X"C9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05",
      INIT_49 => X"C403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947",
      INIT_4A => X"BE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA",
      INIT_4B => X"B938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33",
      INIT_4C => X"B412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4",
      INIT_4D => X"AF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1",
      INIT_4E => X"AA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD",
      INIT_4F => X"A5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C",
      INIT_50 => X"A16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F",
      INIT_51 => X"9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A",
      INIT_52 => X"996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F",
      INIT_53 => X"95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932",
      INIT_54 => X"926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594",
      INIT_55 => X"8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237",
      INIT_56 => X"8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F",
      INIT_57 => X"89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B",
      INIT_58 => X"879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0",
      INIT_59 => X"85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D",
      INIT_5A => X"83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584",
      INIT_5B => X"828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7",
      INIT_5C => X"81738182819281A281B281C281D381E481F582078219822B823E825082648277",
      INIT_5D => X"80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164",
      INIT_5E => X"802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F",
      INIT_5F => X"8002800280038004800580078009800B800E801180148018801C802080248029",
      INIT_60 => X"80248020801C801880148011800E800B80098007800580048003800280028001",
      INIT_61 => X"8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029",
      INIT_62 => X"815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F",
      INIT_63 => X"82648250823E822B8219820781F581E481D381C281B281A28192818281738164",
      INIT_64 => X"83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277",
      INIT_65 => X"8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7",
      INIT_66 => X"875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584",
      INIT_67 => X"89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D",
      INIT_68 => X"8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0",
      INIT_69 => X"8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B",
      INIT_6A => X"920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F",
      INIT_6B => X"955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237",
      INIT_6C => X"98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594",
      INIT_6D => X"9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932",
      INIT_6E => X"A0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F",
      INIT_6F => X"A538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A",
      INIT_70 => X"A9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F",
      INIT_71 => X"AE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C",
      INIT_72 => X"B371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD",
      INIT_73 => X"B891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1",
      INIT_74 => X"BDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4",
      INIT_75 => X"C352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33",
      INIT_76 => X"C8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA",
      INIT_77 => X"CEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947",
      INIT_78 => X"D483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05",
      INIT_79 => X"DA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2",
      INIT_7A => X"E085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9",
      INIT_7B => X"E6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7",
      INIT_7C => X"ECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708",
      INIT_7D => X"F311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39",
      INIT_7E => X"F954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375",
      INIT_7F => X"FF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => \ramb_bl.ramb36_sin_bl.ram36_bl_0\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_49 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_49 : entity is "unimacro_BRAM_SINGLE_MACRO";
end skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_49;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_49 is
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_sin_bl.ram36_bl\ : label is "PRIMITIVE";
begin
\ramb_bl.ramb36_sin_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000",
      INIT_01 => X"0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647",
      INIT_02 => X"12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B",
      INIT_03 => X"1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7",
      INIT_04 => X"1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8",
      INIT_05 => X"24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19",
      INIT_06 => X"2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527",
      INIT_07 => X"309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E",
      INIT_08 => X"365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB",
      INIT_09 => X"3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9",
      INIT_0A => X"4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56",
      INIT_0B => X"46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD",
      INIT_0C => X"4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C",
      INIT_0D => X"50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F",
      INIT_0E => X"55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133",
      INIT_0F => X"5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4",
      INIT_10 => X"5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81",
      INIT_11 => X"62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6",
      INIT_12 => X"66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1",
      INIT_13 => X"6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE",
      INIT_14 => X"6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C",
      INIT_15 => X"70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9",
      INIT_16 => X"7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1",
      INIT_17 => X"761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5",
      INIT_18 => X"7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640",
      INIT_19 => X"7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883",
      INIT_1A => X"7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C",
      INIT_1B => X"7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29",
      INIT_1C => X"7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89",
      INIT_1D => X"7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C",
      INIT_1E => X"7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61",
      INIT_1F => X"7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7",
      INIT_20 => X"7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF",
      INIT_21 => X"7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7",
      INIT_22 => X"7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61",
      INIT_23 => X"7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C",
      INIT_24 => X"7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89",
      INIT_25 => X"7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29",
      INIT_26 => X"78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C",
      INIT_27 => X"7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883",
      INIT_28 => X"73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640",
      INIT_29 => X"71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5",
      INIT_2A => X"6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1",
      INIT_2B => X"6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9",
      INIT_2C => X"670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C",
      INIT_2D => X"6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE",
      INIT_2E => X"5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1",
      INIT_2F => X"5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6",
      INIT_30 => X"563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81",
      INIT_31 => X"518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4",
      INIT_32 => X"4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133",
      INIT_33 => X"476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F",
      INIT_34 => X"4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C",
      INIT_35 => X"3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD",
      INIT_36 => X"3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56",
      INIT_37 => X"315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9",
      INIT_38 => X"2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB",
      INIT_39 => X"258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E",
      INIT_3A => X"1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527",
      INIT_3B => X"195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19",
      INIT_3C => X"132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8",
      INIT_3D => X"0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7",
      INIT_3E => X"06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B",
      INIT_3F => X"006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647",
      INIT_40 => X"FA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000",
      INIT_41 => X"F3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9",
      INIT_42 => X"ED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375",
      INIT_43 => X"E76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39",
      INIT_44 => X"E148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708",
      INIT_45 => X"DB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7",
      INIT_46 => X"D540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9",
      INIT_47 => X"CF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2",
      INIT_48 => X"C9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05",
      INIT_49 => X"C403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947",
      INIT_4A => X"BE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA",
      INIT_4B => X"B938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33",
      INIT_4C => X"B412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4",
      INIT_4D => X"AF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1",
      INIT_4E => X"AA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD",
      INIT_4F => X"A5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C",
      INIT_50 => X"A16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F",
      INIT_51 => X"9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A",
      INIT_52 => X"996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F",
      INIT_53 => X"95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932",
      INIT_54 => X"926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594",
      INIT_55 => X"8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237",
      INIT_56 => X"8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F",
      INIT_57 => X"89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B",
      INIT_58 => X"879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0",
      INIT_59 => X"85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D",
      INIT_5A => X"83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584",
      INIT_5B => X"828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7",
      INIT_5C => X"81738182819281A281B281C281D381E481F582078219822B823E825082648277",
      INIT_5D => X"80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164",
      INIT_5E => X"802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F",
      INIT_5F => X"8002800280038004800580078009800B800E801180148018801C802080248029",
      INIT_60 => X"80248020801C801880148011800E800B80098007800580048003800280028001",
      INIT_61 => X"8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029",
      INIT_62 => X"815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F",
      INIT_63 => X"82648250823E822B8219820781F581E481D381C281B281A28192818281738164",
      INIT_64 => X"83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277",
      INIT_65 => X"8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7",
      INIT_66 => X"875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584",
      INIT_67 => X"89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D",
      INIT_68 => X"8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0",
      INIT_69 => X"8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B",
      INIT_6A => X"920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F",
      INIT_6B => X"955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237",
      INIT_6C => X"98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594",
      INIT_6D => X"9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932",
      INIT_6E => X"A0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F",
      INIT_6F => X"A538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A",
      INIT_70 => X"A9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F",
      INIT_71 => X"AE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C",
      INIT_72 => X"B371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD",
      INIT_73 => X"B891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1",
      INIT_74 => X"BDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4",
      INIT_75 => X"C352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33",
      INIT_76 => X"C8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA",
      INIT_77 => X"CEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947",
      INIT_78 => X"D483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05",
      INIT_79 => X"DA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2",
      INIT_7A => X"E085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9",
      INIT_7B => X"E6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7",
      INIT_7C => X"ECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708",
      INIT_7D => X"F311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39",
      INIT_7E => X"F954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375",
      INIT_7F => X"FF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => SR(0),
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_54 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_54 : entity is "unimacro_BRAM_SINGLE_MACRO";
end skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_54;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_54 is
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_sin_bl.ram36_bl\ : label is "PRIMITIVE";
begin
\ramb_bl.ramb36_sin_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000",
      INIT_01 => X"0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647",
      INIT_02 => X"12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B",
      INIT_03 => X"1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7",
      INIT_04 => X"1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8",
      INIT_05 => X"24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19",
      INIT_06 => X"2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527",
      INIT_07 => X"309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E",
      INIT_08 => X"365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB",
      INIT_09 => X"3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9",
      INIT_0A => X"4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56",
      INIT_0B => X"46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD",
      INIT_0C => X"4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C",
      INIT_0D => X"50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F",
      INIT_0E => X"55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133",
      INIT_0F => X"5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4",
      INIT_10 => X"5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81",
      INIT_11 => X"62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6",
      INIT_12 => X"66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1",
      INIT_13 => X"6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE",
      INIT_14 => X"6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C",
      INIT_15 => X"70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9",
      INIT_16 => X"7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1",
      INIT_17 => X"761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5",
      INIT_18 => X"7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640",
      INIT_19 => X"7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883",
      INIT_1A => X"7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C",
      INIT_1B => X"7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29",
      INIT_1C => X"7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89",
      INIT_1D => X"7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C",
      INIT_1E => X"7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61",
      INIT_1F => X"7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7",
      INIT_20 => X"7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF",
      INIT_21 => X"7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7",
      INIT_22 => X"7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61",
      INIT_23 => X"7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C",
      INIT_24 => X"7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89",
      INIT_25 => X"7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29",
      INIT_26 => X"78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C",
      INIT_27 => X"7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883",
      INIT_28 => X"73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640",
      INIT_29 => X"71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5",
      INIT_2A => X"6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1",
      INIT_2B => X"6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9",
      INIT_2C => X"670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C",
      INIT_2D => X"6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE",
      INIT_2E => X"5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1",
      INIT_2F => X"5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6",
      INIT_30 => X"563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81",
      INIT_31 => X"518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4",
      INIT_32 => X"4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133",
      INIT_33 => X"476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F",
      INIT_34 => X"4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C",
      INIT_35 => X"3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD",
      INIT_36 => X"3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56",
      INIT_37 => X"315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9",
      INIT_38 => X"2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB",
      INIT_39 => X"258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E",
      INIT_3A => X"1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527",
      INIT_3B => X"195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19",
      INIT_3C => X"132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8",
      INIT_3D => X"0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7",
      INIT_3E => X"06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B",
      INIT_3F => X"006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647",
      INIT_40 => X"FA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000",
      INIT_41 => X"F3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9",
      INIT_42 => X"ED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375",
      INIT_43 => X"E76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39",
      INIT_44 => X"E148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708",
      INIT_45 => X"DB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7",
      INIT_46 => X"D540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9",
      INIT_47 => X"CF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2",
      INIT_48 => X"C9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05",
      INIT_49 => X"C403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947",
      INIT_4A => X"BE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA",
      INIT_4B => X"B938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33",
      INIT_4C => X"B412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4",
      INIT_4D => X"AF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1",
      INIT_4E => X"AA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD",
      INIT_4F => X"A5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C",
      INIT_50 => X"A16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F",
      INIT_51 => X"9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A",
      INIT_52 => X"996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F",
      INIT_53 => X"95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932",
      INIT_54 => X"926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594",
      INIT_55 => X"8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237",
      INIT_56 => X"8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F",
      INIT_57 => X"89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B",
      INIT_58 => X"879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0",
      INIT_59 => X"85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D",
      INIT_5A => X"83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584",
      INIT_5B => X"828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7",
      INIT_5C => X"81738182819281A281B281C281D381E481F582078219822B823E825082648277",
      INIT_5D => X"80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164",
      INIT_5E => X"802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F",
      INIT_5F => X"8002800280038004800580078009800B800E801180148018801C802080248029",
      INIT_60 => X"80248020801C801880148011800E800B80098007800580048003800280028001",
      INIT_61 => X"8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029",
      INIT_62 => X"815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F",
      INIT_63 => X"82648250823E822B8219820781F581E481D381C281B281A28192818281738164",
      INIT_64 => X"83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277",
      INIT_65 => X"8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7",
      INIT_66 => X"875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584",
      INIT_67 => X"89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D",
      INIT_68 => X"8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0",
      INIT_69 => X"8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B",
      INIT_6A => X"920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F",
      INIT_6B => X"955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237",
      INIT_6C => X"98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594",
      INIT_6D => X"9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932",
      INIT_6E => X"A0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F",
      INIT_6F => X"A538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A",
      INIT_70 => X"A9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F",
      INIT_71 => X"AE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C",
      INIT_72 => X"B371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD",
      INIT_73 => X"B891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1",
      INIT_74 => X"BDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4",
      INIT_75 => X"C352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33",
      INIT_76 => X"C8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA",
      INIT_77 => X"CEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947",
      INIT_78 => X"D483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05",
      INIT_79 => X"DA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2",
      INIT_7A => X"E085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9",
      INIT_7B => X"E6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7",
      INIT_7C => X"ECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708",
      INIT_7D => X"F311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39",
      INIT_7E => X"F954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375",
      INIT_7F => X"FF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => \ramb_bl.ramb36_sin_bl.ram36_bl_0\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_59 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_59 : entity is "unimacro_BRAM_SINGLE_MACRO";
end skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_59;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_59 is
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_sin_bl.ram36_bl\ : label is "PRIMITIVE";
begin
\ramb_bl.ramb36_sin_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000",
      INIT_01 => X"0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647",
      INIT_02 => X"12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B",
      INIT_03 => X"1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7",
      INIT_04 => X"1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8",
      INIT_05 => X"24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19",
      INIT_06 => X"2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527",
      INIT_07 => X"309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E",
      INIT_08 => X"365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB",
      INIT_09 => X"3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9",
      INIT_0A => X"4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56",
      INIT_0B => X"46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD",
      INIT_0C => X"4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C",
      INIT_0D => X"50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F",
      INIT_0E => X"55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133",
      INIT_0F => X"5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4",
      INIT_10 => X"5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81",
      INIT_11 => X"62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6",
      INIT_12 => X"66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1",
      INIT_13 => X"6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE",
      INIT_14 => X"6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C",
      INIT_15 => X"70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9",
      INIT_16 => X"7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1",
      INIT_17 => X"761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5",
      INIT_18 => X"7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640",
      INIT_19 => X"7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883",
      INIT_1A => X"7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C",
      INIT_1B => X"7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29",
      INIT_1C => X"7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89",
      INIT_1D => X"7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C",
      INIT_1E => X"7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61",
      INIT_1F => X"7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7",
      INIT_20 => X"7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF",
      INIT_21 => X"7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7",
      INIT_22 => X"7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61",
      INIT_23 => X"7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C",
      INIT_24 => X"7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89",
      INIT_25 => X"7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29",
      INIT_26 => X"78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C",
      INIT_27 => X"7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883",
      INIT_28 => X"73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640",
      INIT_29 => X"71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5",
      INIT_2A => X"6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1",
      INIT_2B => X"6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9",
      INIT_2C => X"670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C",
      INIT_2D => X"6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE",
      INIT_2E => X"5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1",
      INIT_2F => X"5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6",
      INIT_30 => X"563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81",
      INIT_31 => X"518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4",
      INIT_32 => X"4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133",
      INIT_33 => X"476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F",
      INIT_34 => X"4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C",
      INIT_35 => X"3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD",
      INIT_36 => X"3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56",
      INIT_37 => X"315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9",
      INIT_38 => X"2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB",
      INIT_39 => X"258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E",
      INIT_3A => X"1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527",
      INIT_3B => X"195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19",
      INIT_3C => X"132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8",
      INIT_3D => X"0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7",
      INIT_3E => X"06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B",
      INIT_3F => X"006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647",
      INIT_40 => X"FA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000",
      INIT_41 => X"F3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9",
      INIT_42 => X"ED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375",
      INIT_43 => X"E76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39",
      INIT_44 => X"E148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708",
      INIT_45 => X"DB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7",
      INIT_46 => X"D540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9",
      INIT_47 => X"CF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2",
      INIT_48 => X"C9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05",
      INIT_49 => X"C403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947",
      INIT_4A => X"BE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA",
      INIT_4B => X"B938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33",
      INIT_4C => X"B412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4",
      INIT_4D => X"AF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1",
      INIT_4E => X"AA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD",
      INIT_4F => X"A5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C",
      INIT_50 => X"A16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F",
      INIT_51 => X"9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A",
      INIT_52 => X"996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F",
      INIT_53 => X"95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932",
      INIT_54 => X"926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594",
      INIT_55 => X"8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237",
      INIT_56 => X"8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F",
      INIT_57 => X"89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B",
      INIT_58 => X"879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0",
      INIT_59 => X"85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D",
      INIT_5A => X"83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584",
      INIT_5B => X"828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7",
      INIT_5C => X"81738182819281A281B281C281D381E481F582078219822B823E825082648277",
      INIT_5D => X"80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164",
      INIT_5E => X"802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F",
      INIT_5F => X"8002800280038004800580078009800B800E801180148018801C802080248029",
      INIT_60 => X"80248020801C801880148011800E800B80098007800580048003800280028001",
      INIT_61 => X"8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029",
      INIT_62 => X"815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F",
      INIT_63 => X"82648250823E822B8219820781F581E481D381C281B281A28192818281738164",
      INIT_64 => X"83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277",
      INIT_65 => X"8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7",
      INIT_66 => X"875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584",
      INIT_67 => X"89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D",
      INIT_68 => X"8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0",
      INIT_69 => X"8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B",
      INIT_6A => X"920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F",
      INIT_6B => X"955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237",
      INIT_6C => X"98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594",
      INIT_6D => X"9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932",
      INIT_6E => X"A0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F",
      INIT_6F => X"A538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A",
      INIT_70 => X"A9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F",
      INIT_71 => X"AE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C",
      INIT_72 => X"B371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD",
      INIT_73 => X"B891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1",
      INIT_74 => X"BDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4",
      INIT_75 => X"C352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33",
      INIT_76 => X"C8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA",
      INIT_77 => X"CEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947",
      INIT_78 => X"D483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05",
      INIT_79 => X"DA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2",
      INIT_7A => X"E085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9",
      INIT_7B => X"E6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7",
      INIT_7C => X"ECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708",
      INIT_7D => X"F311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39",
      INIT_7E => X"F954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375",
      INIT_7F => X"FF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => \ramb_bl.ramb36_sin_bl.ram36_bl_0\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_64 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_64 : entity is "unimacro_BRAM_SINGLE_MACRO";
end skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_64;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_64 is
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb36_sin_bl.ram36_bl\ : label is "PRIMITIVE";
begin
\ramb_bl.ramb36_sin_bl.ram36_bl\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"05E3057E051A04B6045103ED0388032402BF025B01F60192012D00C900640000",
      INIT_01 => X"0C270BC30B5F0AFB0A970A3209CE096A090608A1083D07D90774071006AC0647",
      INIT_02 => X"12641200119D113910D61072100E0FAB0F470EE30E7F0E1B0DB70D530CEF0C8B",
      INIT_03 => X"1895183317D0176D170A16A7164415E1157E151B14B8145513F2138E132B12C7",
      INIT_04 => X"1EB81E561DF41D931D311CCF1C6D1C0B1BA91B461AE41A821A2019BD195B18F8",
      INIT_05 => X"24C72467240623A6234522E42284222321C221612100209F203D1FDC1F7B1F19",
      INIT_06 => X"2AC02A612A0229A3294428E52885282627C62767270726A7264725E725872527",
      INIT_07 => X"309E30412FE42F862F292ECC2E6E2E102DB22D542CF62C982C3A2BDB2B7D2B1E",
      INIT_08 => X"365E360335A8354D34F13496343A33DE3382332632CA326D321131B4315830FB",
      INIT_09 => X"3BFD3BA43B4B3AF23A993A3F39E6398C393238D8387E382437C9376F371436B9",
      INIT_0A => X"4177412040CA4073401C3FC53F6E3F163EBF3E673E0F3DB73D5F3D073CAE3C56",
      INIT_0B => X"46C84674462045CC4578452344CF447A442543D0437A432542CF4279422341CD",
      INIT_0C => X"4BEE4B9D4B4C4AFA4AA94A574A0549B34961490E48BC4869481647C3476F471C",
      INIT_0D => X"50E5509750494FFA4FAC4F5D4F0E4EBF4E6F4E204DD04D804D304CE04C8F4C3F",
      INIT_0E => X"55AA555F551454C9547D543253E6539A534E530152B55268521B51CE51805133",
      INIT_0F => X"5A3A59F359AB5963591B58D3588A584257F957B05766571D56D35689563F55F4",
      INIT_10 => X"5E935E4F5E0B5DC65D825D3D5CF85CB35C6D5C285BE25B9C5B565B0F5AC85A81",
      INIT_11 => X"62B16271623061F061AF616E612D60EB60A9606760255FE25FA05F5D5F1A5ED6",
      INIT_12 => X"66926656661965DD65A06562652564E764A9646B642D63EE63AF6370633062F1",
      INIT_13 => X"6A3469FC69C4698B6952691968DF68A5686B683167F767BC67816745670A66CE",
      INIT_14 => X"6D956D616D2C6CF86CC36C8E6C586C236BED6BB76B806B4A6B136ADB6AA46A6C",
      INIT_15 => X"70B27082705270226FF16FC06F8F6F5E6F2C6EFA6EC86E956E636E306DFC6DC9",
      INIT_16 => X"7389735E7332730672DA72AE72817254722671F971CB719D716E7140711170E1",
      INIT_17 => X"761A75F375CC75A4757C7554752C750374DB74B17488745E7434740A73DF73B5",
      INIT_18 => X"7861783F781C77F977D677B3778F776B7747772276FD76D876B2768D76677640",
      INIT_19 => X"7A5E7A417A237A0479E679C779A87989796979497929790878E778C678A57883",
      INIT_1A => X"7C107BF77BDE7BC47BAB7B917B767B5C7B417B257B0A7AEE7AD27AB57A997A7C",
      INIT_1B => X"7D757D617D4D7D387D237D0E7CF87CE27CCC7CB67C9F7C887C707C597C417C29",
      INIT_1C => X"7E8D7E7E7E6E7E5E7E4E7E3E7E2D7E1C7E0B7DF97DE77DD57DC27DB07D9C7D89",
      INIT_1D => X"7F577F4C7F427F377F2C7F207F147F087EFC7EEF7EE27ED47EC77EB97EAA7E9C",
      INIT_1E => X"7FD27FCD7FC77FC17FBB7FB47FAD7FA67F9E7F967F8E7F867F7D7F747F6A7F61",
      INIT_1F => X"7FFE7FFE7FFD7FFC7FFB7FF97FF77FF57FF27FEF7FEC7FE87FE47FE07FDC7FD7",
      INIT_20 => X"7FDC7FE07FE47FE87FEC7FEF7FF27FF57FF77FF97FFB7FFC7FFD7FFE7FFE7FFF",
      INIT_21 => X"7F6A7F747F7D7F867F8E7F967F9E7FA67FAD7FB47FBB7FC17FC77FCD7FD27FD7",
      INIT_22 => X"7EAA7EB97EC77ED47EE27EEF7EFC7F087F147F207F2C7F377F427F4C7F577F61",
      INIT_23 => X"7D9C7DB07DC27DD57DE77DF97E0B7E1C7E2D7E3E7E4E7E5E7E6E7E7E7E8D7E9C",
      INIT_24 => X"7C417C597C707C887C9F7CB67CCC7CE27CF87D0E7D237D387D4D7D617D757D89",
      INIT_25 => X"7A997AB57AD27AEE7B0A7B257B417B5C7B767B917BAB7BC47BDE7BF77C107C29",
      INIT_26 => X"78A578C678E77908792979497969798979A879C779E67A047A237A417A5E7A7C",
      INIT_27 => X"7667768D76B276D876FD77227747776B778F77B377D677F9781C783F78617883",
      INIT_28 => X"73DF740A7434745E748874B174DB7503752C7554757C75A475CC75F3761A7640",
      INIT_29 => X"71117140716E719D71CB71F972267254728172AE72DA73067332735E738973B5",
      INIT_2A => X"6DFC6E306E636E956EC86EFA6F2C6F5E6F8F6FC06FF170227052708270B270E1",
      INIT_2B => X"6AA46ADB6B136B4A6B806BB76BED6C236C586C8E6CC36CF86D2C6D616D956DC9",
      INIT_2C => X"670A6745678167BC67F76831686B68A568DF69196952698B69C469FC6A346A6C",
      INIT_2D => X"6330637063AF63EE642D646B64A964E76525656265A065DD66196656669266CE",
      INIT_2E => X"5F1A5F5D5FA05FE26025606760A960EB612D616E61AF61F06230627162B162F1",
      INIT_2F => X"5AC85B0F5B565B9C5BE25C285C6D5CB35CF85D3D5D825DC65E0B5E4F5E935ED6",
      INIT_30 => X"563F568956D3571D576657B057F95842588A58D3591B596359AB59F35A3A5A81",
      INIT_31 => X"518051CE521B526852B55301534E539A53E65432547D54C95514555F55AA55F4",
      INIT_32 => X"4C8F4CE04D304D804DD04E204E6F4EBF4F0E4F5D4FAC4FFA5049509750E55133",
      INIT_33 => X"476F47C34816486948BC490E496149B34A054A574AA94AFA4B4C4B9D4BEE4C3F",
      INIT_34 => X"4223427942CF4325437A43D04425447A44CF4523457845CC4620467446C8471C",
      INIT_35 => X"3CAE3D073D5F3DB73E0F3E673EBF3F163F6E3FC5401C407340CA4120417741CD",
      INIT_36 => X"3714376F37C93824387E38D83932398C39E63A3F3A993AF23B4B3BA43BFD3C56",
      INIT_37 => X"315831B43211326D32CA3326338233DE343A349634F1354D35A83603365E36B9",
      INIT_38 => X"2B7D2BDB2C3A2C982CF62D542DB22E102E6E2ECC2F292F862FE43041309E30FB",
      INIT_39 => X"258725E7264726A72707276727C62826288528E5294429A32A022A612AC02B1E",
      INIT_3A => X"1F7B1FDC203D209F2100216121C22223228422E4234523A62406246724C72527",
      INIT_3B => X"195B19BD1A201A821AE41B461BA91C0B1C6D1CCF1D311D931DF41E561EB81F19",
      INIT_3C => X"132B138E13F2145514B8151B157E15E1164416A7170A176D17D01833189518F8",
      INIT_3D => X"0CEF0D530DB70E1B0E7F0EE30F470FAB100E107210D61139119D1200126412C7",
      INIT_3E => X"06AC0710077407D9083D08A10906096A09CE0A320A970AFB0B5F0BC30C270C8B",
      INIT_3F => X"006400C9012D019201F6025B02BF0324038803ED045104B6051A057E05E30647",
      INIT_40 => X"FA1DFA82FAE6FB4AFBAFFC13FC78FCDCFD41FDA5FE0AFE6EFED3FF37FF9C0000",
      INIT_41 => X"F3D9F43DF4A1F505F569F5CEF632F696F6FAF75FF7C3F827F88CF8F0F954F9B9",
      INIT_42 => X"ED9CEE00EE63EEC7EF2AEF8EEFF2F055F0B9F11DF181F1E5F249F2ADF311F375",
      INIT_43 => X"E76BE7CDE830E893E8F6E959E9BCEA1FEA82EAE5EB48EBABEC0EEC72ECD5ED39",
      INIT_44 => X"E148E1AAE20CE26DE2CFE331E393E3F5E457E4BAE51CE57EE5E0E643E6A5E708",
      INIT_45 => X"DB39DB99DBFADC5ADCBBDD1CDD7CDDDDDE3EDE9FDF00DF61DFC3E024E085E0E7",
      INIT_46 => X"D540D59FD5FED65DD6BCD71BD77BD7DAD83AD899D8F9D959D9B9DA19DA79DAD9",
      INIT_47 => X"CF62CFBFD01CD07AD0D7D134D192D1F0D24ED2ACD30AD368D3C6D425D483D4E2",
      INIT_48 => X"C9A2C9FDCA58CAB3CB0FCB6ACBC6CC22CC7ECCDACD36CD93CDEFCE4CCEA8CF05",
      INIT_49 => X"C403C45CC4B5C50EC567C5C1C61AC674C6CEC728C782C7DCC837C891C8ECC947",
      INIT_4A => X"BE89BEE0BF36BF8DBFE4C03BC092C0EAC141C199C1F1C249C2A1C2F9C352C3AA",
      INIT_4B => X"B938B98CB9E0BA34BA88BADDBB31BB86BBDBBC30BC86BCDBBD31BD87BDDDBE33",
      INIT_4C => X"B412B463B4B4B506B557B5A9B5FBB64DB69FB6F2B744B797B7EAB83DB891B8E4",
      INIT_4D => X"AF1BAF69AFB7B006B054B0A3B0F2B141B191B1E0B230B280B2D0B320B371B3C1",
      INIT_4E => X"AA56AAA1AAECAB37AB83ABCEAC1AAC66ACB2ACFFAD4BAD98ADE5AE32AE80AECD",
      INIT_4F => X"A5C6A60DA655A69DA6E5A72DA776A7BEA807A850A89AA8E3A92DA977A9C1AA0C",
      INIT_50 => X"A16DA1B1A1F5A23AA27EA2C3A308A34DA393A3D8A41EA464A4AAA4F1A538A57F",
      INIT_51 => X"9D4F9D8F9DD09E109E519E929ED39F159F579F999FDBA01EA060A0A3A0E6A12A",
      INIT_52 => X"996E99AA99E79A239A609A9E9ADB9B199B579B959BD39C129C519C909CD09D0F",
      INIT_53 => X"95CC9604963C967596AE96E79721975B979597CF98099844987F98BB98F69932",
      INIT_54 => X"926B929F92D49308933D937293A893DD94139449948094B694ED9525955C9594",
      INIT_55 => X"8F4E8F7E8FAE8FDE900F9040907190A290D491069138916B919D91D092049237",
      INIT_56 => X"8C778CA28CCE8CFA8D268D528D7F8DAC8DDA8E078E358E638E928EC08EEF8F1F",
      INIT_57 => X"89E68A0D8A348A5C8A848AAC8AD48AFD8B258B4F8B788BA28BCC8BF68C218C4B",
      INIT_58 => X"879F87C187E48807882A884D8871889588B988DE89038928894E8973899989C0",
      INIT_59 => X"85A285BF85DD85FC861A863986588677869786B786D786F88719873A875B877D",
      INIT_5A => X"83F084098422843C8455846F848A84A484BF84DB84F68512852E854B85678584",
      INIT_5B => X"828B829F82B382C882DD82F28308831E8334834A83618378839083A783BF83D7",
      INIT_5C => X"81738182819281A281B281C281D381E481F582078219822B823E825082648277",
      INIT_5D => X"80A980B480BE80C980D480E080EC80F881048111811E812C8139814781568164",
      INIT_5E => X"802E80338039803F8045804C8053805A8062806A8072807A8083808C8096809F",
      INIT_5F => X"8002800280038004800580078009800B800E801180148018801C802080248029",
      INIT_60 => X"80248020801C801880148011800E800B80098007800580048003800280028001",
      INIT_61 => X"8096808C8083807A8072806A8062805A8053804C8045803F80398033802E8029",
      INIT_62 => X"815681478139812C811E8111810480F880EC80E080D480C980BE80B480A9809F",
      INIT_63 => X"82648250823E822B8219820781F581E481D381C281B281A28192818281738164",
      INIT_64 => X"83BF83A7839083788361834A8334831E830882F282DD82C882B3829F828B8277",
      INIT_65 => X"8567854B852E851284F684DB84BF84A4848A846F8455843C8422840983F083D7",
      INIT_66 => X"875B873A871986F886D786B78697867786588639861A85FC85DD85BF85A28584",
      INIT_67 => X"89998973894E8928890388DE88B988958871884D882A880787E487C1879F877D",
      INIT_68 => X"8C218BF68BCC8BA28B788B4F8B258AFD8AD48AAC8A848A5C8A348A0D89E689C0",
      INIT_69 => X"8EEF8EC08E928E638E358E078DDA8DAC8D7F8D528D268CFA8CCE8CA28C778C4B",
      INIT_6A => X"920491D0919D916B9138910690D490A290719040900F8FDE8FAE8F7E8F4E8F1F",
      INIT_6B => X"955C952594ED94B694809449941393DD93A89372933D930892D4929F926B9237",
      INIT_6C => X"98F698BB987F9844980997CF9795975B972196E796AE9675963C960495CC9594",
      INIT_6D => X"9CD09C909C519C129BD39B959B579B199ADB9A9E9A609A2399E799AA996E9932",
      INIT_6E => X"A0E6A0A3A060A01E9FDB9F999F579F159ED39E929E519E109DD09D8F9D4F9D0F",
      INIT_6F => X"A538A4F1A4AAA464A41EA3D8A393A34DA308A2C3A27EA23AA1F5A1B1A16DA12A",
      INIT_70 => X"A9C1A977A92DA8E3A89AA850A807A7BEA776A72DA6E5A69DA655A60DA5C6A57F",
      INIT_71 => X"AE80AE32ADE5AD98AD4BACFFACB2AC66AC1AABCEAB83AB37AAECAAA1AA56AA0C",
      INIT_72 => X"B371B320B2D0B280B230B1E0B191B141B0F2B0A3B054B006AFB7AF69AF1BAECD",
      INIT_73 => X"B891B83DB7EAB797B744B6F2B69FB64DB5FBB5A9B557B506B4B4B463B412B3C1",
      INIT_74 => X"BDDDBD87BD31BCDBBC86BC30BBDBBB86BB31BADDBA88BA34B9E0B98CB938B8E4",
      INIT_75 => X"C352C2F9C2A1C249C1F1C199C141C0EAC092C03BBFE4BF8DBF36BEE0BE89BE33",
      INIT_76 => X"C8ECC891C837C7DCC782C728C6CEC674C61AC5C1C567C50EC4B5C45CC403C3AA",
      INIT_77 => X"CEA8CE4CCDEFCD93CD36CCDACC7ECC22CBC6CB6ACB0FCAB3CA58C9FDC9A2C947",
      INIT_78 => X"D483D425D3C6D368D30AD2ACD24ED1F0D192D134D0D7D07AD01CCFBFCF62CF05",
      INIT_79 => X"DA79DA19D9B9D959D8F9D899D83AD7DAD77BD71BD6BCD65DD5FED59FD540D4E2",
      INIT_7A => X"E085E024DFC3DF61DF00DE9FDE3EDDDDDD7CDD1CDCBBDC5ADBFADB99DB39DAD9",
      INIT_7B => X"E6A5E643E5E0E57EE51CE4BAE457E3F5E393E331E2CFE26DE20CE1AAE148E0E7",
      INIT_7C => X"ECD5EC72EC0EEBABEB48EAE5EA82EA1FE9BCE959E8F6E893E830E7CDE76BE708",
      INIT_7D => X"F311F2ADF249F1E5F181F11DF0B9F055EFF2EF8EEF2AEEC7EE63EE00ED9CED39",
      INIT_7E => X"F954F8F0F88CF827F7C3F75FF6FAF696F632F5CEF569F505F4A1F43DF3D9F375",
      INIT_7F => X"FF9CFF37FED3FE6EFE0AFDA5FD41FCDCFC78FC13FBAFFB4AFAE6FA82FA1DF9B9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => s_axi_aclk,
      CLKBWRCLK => '0',
      DBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => \ramb_bl.ramb36_sin_bl.ram36_bl_0\,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_ramb_bl.ramb36_sin_bl.ram36_bl_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_MULT_MACRO is
  port (
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO : entity is "unimacro_MULT_MACRO";
end skrach_design_skrach_core_0_1_unimacro_MULT_MACRO;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \bl.DSP48E_2_n_63\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_80\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_81\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_82\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_83\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_84\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_85\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_86\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 9) => DOADO(15 downto 0),
      A(8 downto 0) => B"000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => Q(7 downto 0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42) => \bl.DSP48E_2_n_63\,
      P(41 downto 26) => \bl.DSP48E_2_0\(15 downto 0),
      P(25) => \bl.DSP48E_2_n_80\,
      P(24) => \bl.DSP48E_2_n_81\,
      P(23) => \bl.DSP48E_2_n_82\,
      P(22) => \bl.DSP48E_2_n_83\,
      P(21) => \bl.DSP48E_2_n_84\,
      P(20) => \bl.DSP48E_2_n_85\,
      P(19) => \bl.DSP48E_2_n_86\,
      P(18 downto 0) => RESULT_OUT(18 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \bl.DSP48E_2_1\,
      RSTALLCARRYIN => \bl.DSP48E_2_1\,
      RSTALUMODE => \bl.DSP48E_2_1\,
      RSTB => \bl.DSP48E_2_1\,
      RSTC => \bl.DSP48E_2_1\,
      RSTCTRL => \bl.DSP48E_2_1\,
      RSTD => \bl.DSP48E_2_1\,
      RSTINMODE => \bl.DSP48E_2_1\,
      RSTM => \bl.DSP48E_2_1\,
      RSTP => \bl.DSP48E_2_1\,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_15 is
  port (
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bl.DSP48E_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[7]_i_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[7]_i_23\ : out STD_LOGIC;
    \mixedSigInt_reg[11]_i_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[7]_i_23_0\ : out STD_LOGIC;
    \mixedSigInt_reg[11]_i_14\ : out STD_LOGIC;
    \mixedSigInt_reg[11]_i_14_0\ : out STD_LOGIC;
    \mixedSigInt_reg[11]_i_14_1\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[11]_i_14_2\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_14\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_14_0\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_14_1\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_15_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[15]_i_14_2\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[19]_i_11_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mixedSigInt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mixedSigInt_reg[7]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mixedSigInt_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[11]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt[11]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt[11]_i_6_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_15 : entity is "unimacro_MULT_MACRO";
end skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_15;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_15 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^bl.dsp48e_2_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bl.DSP48E_2_n_63\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_80\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_81\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_82\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_83\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_84\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_85\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_86\ : STD_LOGIC;
  signal \^mixedsigint_reg[11]_i_14\ : STD_LOGIC;
  signal \^mixedsigint_reg[11]_i_14_0\ : STD_LOGIC;
  signal \^mixedsigint_reg[11]_i_14_1\ : STD_LOGIC;
  signal \^mixedsigint_reg[11]_i_14_2\ : STD_LOGIC;
  signal \^mixedsigint_reg[15]_i_14\ : STD_LOGIC;
  signal \^mixedsigint_reg[15]_i_14_0\ : STD_LOGIC;
  signal \^mixedsigint_reg[15]_i_14_1\ : STD_LOGIC;
  signal \^mixedsigint_reg[15]_i_14_2\ : STD_LOGIC;
  signal \^mixedsigint_reg[7]_i_23\ : STD_LOGIC;
  signal \^mixedsigint_reg[7]_i_23_0\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
  \bl.DSP48E_2_0\(15 downto 0) <= \^bl.dsp48e_2_0\(15 downto 0);
  \mixedSigInt_reg[11]_i_14\ <= \^mixedsigint_reg[11]_i_14\;
  \mixedSigInt_reg[11]_i_14_0\ <= \^mixedsigint_reg[11]_i_14_0\;
  \mixedSigInt_reg[11]_i_14_1\ <= \^mixedsigint_reg[11]_i_14_1\;
  \mixedSigInt_reg[11]_i_14_2\ <= \^mixedsigint_reg[11]_i_14_2\;
  \mixedSigInt_reg[15]_i_14\ <= \^mixedsigint_reg[15]_i_14\;
  \mixedSigInt_reg[15]_i_14_0\ <= \^mixedsigint_reg[15]_i_14_0\;
  \mixedSigInt_reg[15]_i_14_1\ <= \^mixedsigint_reg[15]_i_14_1\;
  \mixedSigInt_reg[15]_i_14_2\ <= \^mixedsigint_reg[15]_i_14_2\;
  \mixedSigInt_reg[7]_i_23\ <= \^mixedsigint_reg[7]_i_23\;
  \mixedSigInt_reg[7]_i_23_0\ <= \^mixedsigint_reg[7]_i_23_0\;
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 9) => DOADO(15 downto 0),
      A(8 downto 0) => B"000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => Q(7 downto 0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42) => \bl.DSP48E_2_n_63\,
      P(41 downto 26) => \^bl.dsp48e_2_0\(15 downto 0),
      P(25) => \bl.DSP48E_2_n_80\,
      P(24) => \bl.DSP48E_2_n_81\,
      P(23) => \bl.DSP48E_2_n_82\,
      P(22) => \bl.DSP48E_2_n_83\,
      P(21) => \bl.DSP48E_2_n_84\,
      P(20) => \bl.DSP48E_2_n_85\,
      P(19) => \bl.DSP48E_2_n_86\,
      P(18 downto 0) => RESULT_OUT(18 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \bl.DSP48E_2_2\,
      RSTALLCARRYIN => \bl.DSP48E_2_2\,
      RSTALUMODE => \bl.DSP48E_2_2\,
      RSTB => \bl.DSP48E_2_2\,
      RSTC => \bl.DSP48E_2_2\,
      RSTCTRL => \bl.DSP48E_2_2\,
      RSTD => \bl.DSP48E_2_2\,
      RSTINMODE => \bl.DSP48E_2_2\,
      RSTM => \bl.DSP48E_2_2\,
      RSTP => \bl.DSP48E_2_2\,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
\mixedSigInt[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt[11]_i_6\(2),
      I1 => \mixedSigInt[11]_i_6_0\(2),
      I2 => \mixedSigInt[11]_i_6_1\(2),
      O => \^mixedsigint_reg[15]_i_14_1\
    );
\mixedSigInt[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt[11]_i_6\(1),
      I1 => \mixedSigInt[11]_i_6_0\(1),
      I2 => \mixedSigInt[11]_i_6_1\(1),
      O => \^mixedsigint_reg[15]_i_14_0\
    );
\mixedSigInt[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt[11]_i_6\(0),
      I1 => \mixedSigInt[11]_i_6_0\(0),
      I2 => \mixedSigInt[11]_i_6_1\(0),
      O => \^mixedsigint_reg[15]_i_14\
    );
\mixedSigInt[11]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[11]_0\(3),
      I1 => \mixedSigInt_reg[11]_1\(3),
      I2 => \mixedSigInt_reg[11]_2\(3),
      O => \^mixedsigint_reg[11]_i_14_2\
    );
\mixedSigInt[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \mixedSigInt_reg[15]\(2),
      I1 => \^mixedsigint_reg[15]_i_14_1\,
      I2 => \mixedSigInt[11]_i_6\(1),
      I3 => \mixedSigInt[11]_i_6_1\(1),
      I4 => \mixedSigInt[11]_i_6_0\(1),
      O => \mixedSigInt_reg[15]_i_15\(3)
    );
\mixedSigInt[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \mixedSigInt_reg[15]\(1),
      I1 => \^mixedsigint_reg[15]_i_14_0\,
      I2 => \mixedSigInt[11]_i_6\(0),
      I3 => \mixedSigInt[11]_i_6_1\(0),
      I4 => \mixedSigInt[11]_i_6_0\(0),
      O => \mixedSigInt_reg[15]_i_15\(2)
    );
\mixedSigInt[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \mixedSigInt_reg[15]\(0),
      I1 => \^mixedsigint_reg[15]_i_14\,
      I2 => \mixedSigInt_reg[11]_0\(3),
      I3 => \mixedSigInt_reg[11]_2\(3),
      I4 => \mixedSigInt_reg[11]_1\(3),
      O => \mixedSigInt_reg[15]_i_15\(1)
    );
\mixedSigInt[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \mixedSigInt_reg[11]\(3),
      I1 => \^mixedsigint_reg[11]_i_14_2\,
      I2 => \mixedSigInt_reg[11]_0\(2),
      I3 => \mixedSigInt_reg[11]_2\(2),
      I4 => \mixedSigInt_reg[11]_1\(2),
      O => \mixedSigInt_reg[15]_i_15\(0)
    );
\mixedSigInt[15]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt[11]_i_6\(3),
      I1 => \mixedSigInt[11]_i_6_0\(3),
      I2 => \mixedSigInt[11]_i_6_1\(3),
      O => \^mixedsigint_reg[15]_i_14_2\
    );
\mixedSigInt[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \mixedSigInt_reg[15]\(3),
      I1 => \^mixedsigint_reg[15]_i_14_2\,
      I2 => \mixedSigInt[11]_i_6\(2),
      I3 => \mixedSigInt[11]_i_6_1\(2),
      I4 => \mixedSigInt[11]_i_6_0\(2),
      O => \mixedSigInt_reg[15]_i_15_0\(0)
    );
\mixedSigInt[19]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^bl.dsp48e_2_0\(15),
      I1 => \mixedSigInt_reg[19]_i_11\(0),
      I2 => \mixedSigInt_reg[19]_i_11_0\(0),
      O => \bl.DSP48E_2_1\(0)
    );
\mixedSigInt[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => O(0),
      I1 => \^mixedsigint_reg[7]_i_23\,
      I2 => \mixedSigInt_reg[7]\(0),
      I3 => \mixedSigInt_reg[7]_0\(0),
      I4 => \mixedSigInt_reg[7]_1\(0),
      O => \mixedSigInt_reg[7]_i_24\(0)
    );
\mixedSigInt[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[11]_0\(2),
      I1 => \mixedSigInt_reg[11]_1\(2),
      I2 => \mixedSigInt_reg[11]_2\(2),
      O => \^mixedsigint_reg[11]_i_14_1\
    );
\mixedSigInt[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[11]_0\(1),
      I1 => \mixedSigInt_reg[11]_1\(1),
      I2 => \mixedSigInt_reg[11]_2\(1),
      O => \^mixedsigint_reg[11]_i_14_0\
    );
\mixedSigInt[7]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[11]_0\(0),
      I1 => \mixedSigInt_reg[11]_1\(0),
      I2 => \mixedSigInt_reg[11]_2\(0),
      O => \^mixedsigint_reg[11]_i_14\
    );
\mixedSigInt[7]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[7]\(2),
      I1 => \mixedSigInt_reg[7]_1\(2),
      I2 => \mixedSigInt_reg[7]_0\(2),
      O => \^mixedsigint_reg[7]_i_23_0\
    );
\mixedSigInt[7]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[7]\(1),
      I1 => \mixedSigInt_reg[7]_1\(1),
      I2 => \mixedSigInt_reg[7]_0\(1),
      O => \^mixedsigint_reg[7]_i_23\
    );
\mixedSigInt[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \mixedSigInt_reg[11]\(2),
      I1 => \^mixedsigint_reg[11]_i_14_1\,
      I2 => \mixedSigInt_reg[11]_0\(1),
      I3 => \mixedSigInt_reg[11]_2\(1),
      I4 => \mixedSigInt_reg[11]_1\(1),
      O => \mixedSigInt_reg[11]_i_15\(3)
    );
\mixedSigInt[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \mixedSigInt_reg[11]\(1),
      I1 => \^mixedsigint_reg[11]_i_14_0\,
      I2 => \mixedSigInt_reg[11]_0\(0),
      I3 => \mixedSigInt_reg[11]_2\(0),
      I4 => \mixedSigInt_reg[11]_1\(0),
      O => \mixedSigInt_reg[11]_i_15\(2)
    );
\mixedSigInt[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \mixedSigInt_reg[11]\(0),
      I1 => \^mixedsigint_reg[11]_i_14\,
      I2 => \mixedSigInt_reg[7]\(2),
      I3 => \mixedSigInt_reg[7]_0\(2),
      I4 => \mixedSigInt_reg[7]_1\(2),
      O => \mixedSigInt_reg[11]_i_15\(1)
    );
\mixedSigInt[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => O(1),
      I1 => \^mixedsigint_reg[7]_i_23_0\,
      I2 => \mixedSigInt_reg[7]\(1),
      I3 => \mixedSigInt_reg[7]_0\(1),
      I4 => \mixedSigInt_reg[7]_1\(1),
      O => \mixedSigInt_reg[11]_i_15\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_20 is
  port (
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bl.DSP48E_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bl.DSP48E_2_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[19]_i_16_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_20 : entity is "unimacro_MULT_MACRO";
end skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_20;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_20 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^bl.dsp48e_2_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bl.DSP48E_2_n_63\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_80\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_81\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_82\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_83\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_84\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_85\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_86\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
  \bl.DSP48E_2_0\(15 downto 0) <= \^bl.dsp48e_2_0\(15 downto 0);
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 9) => DOADO(15 downto 0),
      A(8 downto 0) => B"000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => Q(7 downto 0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42) => \bl.DSP48E_2_n_63\,
      P(41 downto 26) => \^bl.dsp48e_2_0\(15 downto 0),
      P(25) => \bl.DSP48E_2_n_80\,
      P(24) => \bl.DSP48E_2_n_81\,
      P(23) => \bl.DSP48E_2_n_82\,
      P(22) => \bl.DSP48E_2_n_83\,
      P(21) => \bl.DSP48E_2_n_84\,
      P(20) => \bl.DSP48E_2_n_85\,
      P(19) => \bl.DSP48E_2_n_86\,
      P(18 downto 0) => RESULT_OUT(18 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \bl.DSP48E_2_3\,
      RSTALLCARRYIN => \bl.DSP48E_2_3\,
      RSTALUMODE => \bl.DSP48E_2_3\,
      RSTB => \bl.DSP48E_2_3\,
      RSTC => \bl.DSP48E_2_3\,
      RSTCTRL => \bl.DSP48E_2_3\,
      RSTD => \bl.DSP48E_2_3\,
      RSTINMODE => \bl.DSP48E_2_3\,
      RSTM => \bl.DSP48E_2_3\,
      RSTP => \bl.DSP48E_2_3\,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
\mixedSigInt[19]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^bl.dsp48e_2_0\(15),
      I1 => \mixedSigInt_reg[19]_i_16\(1),
      I2 => \mixedSigInt_reg[19]_i_16_0\(1),
      O => \bl.DSP48E_2_2\(0)
    );
\mixedSigInt[19]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^bl.dsp48e_2_0\(15),
      I1 => \mixedSigInt_reg[19]_i_16\(1),
      I2 => \mixedSigInt_reg[19]_i_16_0\(1),
      I3 => \^bl.dsp48e_2_0\(14),
      I4 => \mixedSigInt_reg[19]_i_16\(0),
      I5 => \mixedSigInt_reg[19]_i_16_0\(0),
      O => \bl.DSP48E_2_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_25 is
  port (
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_25 : entity is "unimacro_MULT_MACRO";
end skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_25;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_25 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \bl.DSP48E_2_n_63\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_80\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_81\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_82\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_83\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_84\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_85\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_86\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 9) => DOADO(15 downto 0),
      A(8 downto 0) => B"000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => Q(7 downto 0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42) => \bl.DSP48E_2_n_63\,
      P(41 downto 26) => \bl.DSP48E_2_0\(15 downto 0),
      P(25) => \bl.DSP48E_2_n_80\,
      P(24) => \bl.DSP48E_2_n_81\,
      P(23) => \bl.DSP48E_2_n_82\,
      P(22) => \bl.DSP48E_2_n_83\,
      P(21) => \bl.DSP48E_2_n_84\,
      P(20) => \bl.DSP48E_2_n_85\,
      P(19) => \bl.DSP48E_2_n_86\,
      P(18 downto 0) => RESULT_OUT(18 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \bl.DSP48E_2_1\,
      RSTALLCARRYIN => \bl.DSP48E_2_1\,
      RSTALUMODE => \bl.DSP48E_2_1\,
      RSTB => \bl.DSP48E_2_1\,
      RSTC => \bl.DSP48E_2_1\,
      RSTCTRL => \bl.DSP48E_2_1\,
      RSTD => \bl.DSP48E_2_1\,
      RSTINMODE => \bl.DSP48E_2_1\,
      RSTM => \bl.DSP48E_2_1\,
      RSTP => \bl.DSP48E_2_1\,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_30 is
  port (
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bl.DSP48E_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[19]_i_12_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_30 : entity is "unimacro_MULT_MACRO";
end skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_30;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_30 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^bl.dsp48e_2_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bl.DSP48E_2_n_63\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_80\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_81\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_82\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_83\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_84\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_85\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_86\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
  \bl.DSP48E_2_0\(15 downto 0) <= \^bl.dsp48e_2_0\(15 downto 0);
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 9) => DOADO(15 downto 0),
      A(8 downto 0) => B"000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => Q(7 downto 0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42) => \bl.DSP48E_2_n_63\,
      P(41 downto 26) => \^bl.dsp48e_2_0\(15 downto 0),
      P(25) => \bl.DSP48E_2_n_80\,
      P(24) => \bl.DSP48E_2_n_81\,
      P(23) => \bl.DSP48E_2_n_82\,
      P(22) => \bl.DSP48E_2_n_83\,
      P(21) => \bl.DSP48E_2_n_84\,
      P(20) => \bl.DSP48E_2_n_85\,
      P(19) => \bl.DSP48E_2_n_86\,
      P(18 downto 0) => RESULT_OUT(18 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \bl.DSP48E_2_2\,
      RSTALLCARRYIN => \bl.DSP48E_2_2\,
      RSTALUMODE => \bl.DSP48E_2_2\,
      RSTB => \bl.DSP48E_2_2\,
      RSTC => \bl.DSP48E_2_2\,
      RSTCTRL => \bl.DSP48E_2_2\,
      RSTD => \bl.DSP48E_2_2\,
      RSTINMODE => \bl.DSP48E_2_2\,
      RSTM => \bl.DSP48E_2_2\,
      RSTP => \bl.DSP48E_2_2\,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
\mixedSigInt[19]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^bl.dsp48e_2_0\(15),
      I1 => \mixedSigInt_reg[19]_i_12\(0),
      I2 => \mixedSigInt_reg[19]_i_12_0\(0),
      O => \bl.DSP48E_2_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_35 is
  port (
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bl.DSP48E_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bl.DSP48E_2_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_17\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[19]_i_17_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_35 : entity is "unimacro_MULT_MACRO";
end skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_35;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_35 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^bl.dsp48e_2_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bl.DSP48E_2_n_63\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_80\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_81\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_82\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_83\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_84\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_85\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_86\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
  \bl.DSP48E_2_0\(15 downto 0) <= \^bl.dsp48e_2_0\(15 downto 0);
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 9) => DOADO(15 downto 0),
      A(8 downto 0) => B"000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => Q(7 downto 0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42) => \bl.DSP48E_2_n_63\,
      P(41 downto 26) => \^bl.dsp48e_2_0\(15 downto 0),
      P(25) => \bl.DSP48E_2_n_80\,
      P(24) => \bl.DSP48E_2_n_81\,
      P(23) => \bl.DSP48E_2_n_82\,
      P(22) => \bl.DSP48E_2_n_83\,
      P(21) => \bl.DSP48E_2_n_84\,
      P(20) => \bl.DSP48E_2_n_85\,
      P(19) => \bl.DSP48E_2_n_86\,
      P(18 downto 0) => RESULT_OUT(18 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \bl.DSP48E_2_3\,
      RSTALLCARRYIN => \bl.DSP48E_2_3\,
      RSTALUMODE => \bl.DSP48E_2_3\,
      RSTB => \bl.DSP48E_2_3\,
      RSTC => \bl.DSP48E_2_3\,
      RSTCTRL => \bl.DSP48E_2_3\,
      RSTD => \bl.DSP48E_2_3\,
      RSTINMODE => \bl.DSP48E_2_3\,
      RSTM => \bl.DSP48E_2_3\,
      RSTP => \bl.DSP48E_2_3\,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
\mixedSigInt[19]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^bl.dsp48e_2_0\(15),
      I1 => \mixedSigInt_reg[19]_i_17\(1),
      I2 => \mixedSigInt_reg[19]_i_17_0\(1),
      O => \bl.DSP48E_2_2\(0)
    );
\mixedSigInt[19]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^bl.dsp48e_2_0\(15),
      I1 => \mixedSigInt_reg[19]_i_17\(1),
      I2 => \mixedSigInt_reg[19]_i_17_0\(1),
      I3 => \^bl.dsp48e_2_0\(14),
      I4 => \mixedSigInt_reg[19]_i_17\(0),
      I5 => \mixedSigInt_reg[19]_i_17_0\(0),
      O => \bl.DSP48E_2_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_40 is
  port (
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_40 : entity is "unimacro_MULT_MACRO";
end skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_40;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_40 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \bl.DSP48E_2_n_63\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_80\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_81\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_82\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_83\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_84\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_85\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_86\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 9) => DOADO(15 downto 0),
      A(8 downto 0) => B"000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => Q(7 downto 0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42) => \bl.DSP48E_2_n_63\,
      P(41 downto 26) => \bl.DSP48E_2_0\(15 downto 0),
      P(25) => \bl.DSP48E_2_n_80\,
      P(24) => \bl.DSP48E_2_n_81\,
      P(23) => \bl.DSP48E_2_n_82\,
      P(22) => \bl.DSP48E_2_n_83\,
      P(21) => \bl.DSP48E_2_n_84\,
      P(20) => \bl.DSP48E_2_n_85\,
      P(19) => \bl.DSP48E_2_n_86\,
      P(18 downto 0) => RESULT_OUT(18 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \bl.DSP48E_2_1\,
      RSTALLCARRYIN => \bl.DSP48E_2_1\,
      RSTALUMODE => \bl.DSP48E_2_1\,
      RSTB => \bl.DSP48E_2_1\,
      RSTC => \bl.DSP48E_2_1\,
      RSTCTRL => \bl.DSP48E_2_1\,
      RSTD => \bl.DSP48E_2_1\,
      RSTINMODE => \bl.DSP48E_2_1\,
      RSTM => \bl.DSP48E_2_1\,
      RSTP => \bl.DSP48E_2_1\,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_45 is
  port (
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bl.DSP48E_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[19]_i_13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_45 : entity is "unimacro_MULT_MACRO";
end skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_45;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_45 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^bl.dsp48e_2_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bl.DSP48E_2_n_63\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_80\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_81\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_82\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_83\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_84\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_85\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_86\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
  \bl.DSP48E_2_0\(15 downto 0) <= \^bl.dsp48e_2_0\(15 downto 0);
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 9) => DOADO(15 downto 0),
      A(8 downto 0) => B"000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => Q(7 downto 0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42) => \bl.DSP48E_2_n_63\,
      P(41 downto 26) => \^bl.dsp48e_2_0\(15 downto 0),
      P(25) => \bl.DSP48E_2_n_80\,
      P(24) => \bl.DSP48E_2_n_81\,
      P(23) => \bl.DSP48E_2_n_82\,
      P(22) => \bl.DSP48E_2_n_83\,
      P(21) => \bl.DSP48E_2_n_84\,
      P(20) => \bl.DSP48E_2_n_85\,
      P(19) => \bl.DSP48E_2_n_86\,
      P(18 downto 0) => RESULT_OUT(18 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \bl.DSP48E_2_2\,
      RSTALLCARRYIN => \bl.DSP48E_2_2\,
      RSTALUMODE => \bl.DSP48E_2_2\,
      RSTB => \bl.DSP48E_2_2\,
      RSTC => \bl.DSP48E_2_2\,
      RSTCTRL => \bl.DSP48E_2_2\,
      RSTD => \bl.DSP48E_2_2\,
      RSTINMODE => \bl.DSP48E_2_2\,
      RSTM => \bl.DSP48E_2_2\,
      RSTP => \bl.DSP48E_2_2\,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
\mixedSigInt[19]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^bl.dsp48e_2_0\(15),
      I1 => \mixedSigInt_reg[19]_i_13\(0),
      I2 => \mixedSigInt_reg[19]_i_13_0\(0),
      O => \bl.DSP48E_2_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_50 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aresetn_0 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_50 : entity is "unimacro_MULT_MACRO";
end skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_50;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_50 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \bl.DSP48E_2_n_63\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_80\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_81\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_82\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_83\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_84\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_85\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_86\ : STD_LOGIC;
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^s_axi_aresetn_0\
    );
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 9) => DOADO(15 downto 0),
      A(8 downto 0) => B"000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => Q(7 downto 0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42) => \bl.DSP48E_2_n_63\,
      P(41 downto 26) => P(15 downto 0),
      P(25) => \bl.DSP48E_2_n_80\,
      P(24) => \bl.DSP48E_2_n_81\,
      P(23) => \bl.DSP48E_2_n_82\,
      P(22) => \bl.DSP48E_2_n_83\,
      P(21) => \bl.DSP48E_2_n_84\,
      P(20) => \bl.DSP48E_2_n_85\,
      P(19) => \bl.DSP48E_2_n_86\,
      P(18 downto 0) => RESULT_OUT(18 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \^s_axi_aresetn_0\,
      RSTALLCARRYIN => \^s_axi_aresetn_0\,
      RSTALUMODE => \^s_axi_aresetn_0\,
      RSTB => \^s_axi_aresetn_0\,
      RSTC => \^s_axi_aresetn_0\,
      RSTCTRL => \^s_axi_aresetn_0\,
      RSTD => \^s_axi_aresetn_0\,
      RSTINMODE => \^s_axi_aresetn_0\,
      RSTM => \^s_axi_aresetn_0\,
      RSTP => \^s_axi_aresetn_0\,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_55 is
  port (
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bl.DSP48E_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[19]_i_9\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_55 : entity is "unimacro_MULT_MACRO";
end skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_55;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_55 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^bl.dsp48e_2_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bl.DSP48E_2_n_63\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_80\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_81\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_82\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_83\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_84\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_85\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_86\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
  \bl.DSP48E_2_0\(15 downto 0) <= \^bl.dsp48e_2_0\(15 downto 0);
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 9) => DOADO(15 downto 0),
      A(8 downto 0) => B"000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => Q(7 downto 0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42) => \bl.DSP48E_2_n_63\,
      P(41 downto 26) => \^bl.dsp48e_2_0\(15 downto 0),
      P(25) => \bl.DSP48E_2_n_80\,
      P(24) => \bl.DSP48E_2_n_81\,
      P(23) => \bl.DSP48E_2_n_82\,
      P(22) => \bl.DSP48E_2_n_83\,
      P(21) => \bl.DSP48E_2_n_84\,
      P(20) => \bl.DSP48E_2_n_85\,
      P(19) => \bl.DSP48E_2_n_86\,
      P(18 downto 0) => RESULT_OUT(18 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \bl.DSP48E_2_2\,
      RSTALLCARRYIN => \bl.DSP48E_2_2\,
      RSTALUMODE => \bl.DSP48E_2_2\,
      RSTB => \bl.DSP48E_2_2\,
      RSTC => \bl.DSP48E_2_2\,
      RSTCTRL => \bl.DSP48E_2_2\,
      RSTD => \bl.DSP48E_2_2\,
      RSTINMODE => \bl.DSP48E_2_2\,
      RSTM => \bl.DSP48E_2_2\,
      RSTP => \bl.DSP48E_2_2\,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
\mixedSigInt[19]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^bl.dsp48e_2_0\(15),
      I1 => P(0),
      I2 => \mixedSigInt_reg[19]_i_9\(0),
      O => \bl.DSP48E_2_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_60 is
  port (
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \bl.DSP48E_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bl.DSP48E_2_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[19]_i_15_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_60 : entity is "unimacro_MULT_MACRO";
end skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_60;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_60 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^bl.dsp48e_2_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bl.DSP48E_2_n_63\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_80\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_81\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_82\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_83\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_84\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_85\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_86\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
  \bl.DSP48E_2_0\(15 downto 0) <= \^bl.dsp48e_2_0\(15 downto 0);
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 9) => DOADO(15 downto 0),
      A(8 downto 0) => B"000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => Q(7 downto 0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42) => \bl.DSP48E_2_n_63\,
      P(41 downto 26) => \^bl.dsp48e_2_0\(15 downto 0),
      P(25) => \bl.DSP48E_2_n_80\,
      P(24) => \bl.DSP48E_2_n_81\,
      P(23) => \bl.DSP48E_2_n_82\,
      P(22) => \bl.DSP48E_2_n_83\,
      P(21) => \bl.DSP48E_2_n_84\,
      P(20) => \bl.DSP48E_2_n_85\,
      P(19) => \bl.DSP48E_2_n_86\,
      P(18 downto 0) => RESULT_OUT(18 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \bl.DSP48E_2_3\,
      RSTALLCARRYIN => \bl.DSP48E_2_3\,
      RSTALUMODE => \bl.DSP48E_2_3\,
      RSTB => \bl.DSP48E_2_3\,
      RSTC => \bl.DSP48E_2_3\,
      RSTCTRL => \bl.DSP48E_2_3\,
      RSTD => \bl.DSP48E_2_3\,
      RSTINMODE => \bl.DSP48E_2_3\,
      RSTM => \bl.DSP48E_2_3\,
      RSTP => \bl.DSP48E_2_3\,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
\mixedSigInt[19]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^bl.dsp48e_2_0\(15),
      I1 => \mixedSigInt_reg[19]_i_15\(1),
      I2 => \mixedSigInt_reg[19]_i_15_0\(1),
      O => \bl.DSP48E_2_2\(0)
    );
\mixedSigInt[19]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^bl.dsp48e_2_0\(15),
      I1 => \mixedSigInt_reg[19]_i_15\(1),
      I2 => \mixedSigInt_reg[19]_i_15_0\(1),
      I3 => \^bl.dsp48e_2_0\(14),
      I4 => \mixedSigInt_reg[19]_i_15\(0),
      I5 => \mixedSigInt_reg[19]_i_15_0\(0),
      O => \bl.DSP48E_2_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_65 is
  port (
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[19]_i_18\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_65 : entity is "unimacro_MULT_MACRO";
end skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_65;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_65 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^bl.dsp48e_2_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \bl.DSP48E_2_n_63\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_80\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_81\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_82\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_83\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_84\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_85\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_86\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
  \bl.DSP48E_2_0\(15 downto 0) <= \^bl.dsp48e_2_0\(15 downto 0);
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 9) => DOADO(15 downto 0),
      A(8 downto 0) => B"000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => Q(7 downto 0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42) => \bl.DSP48E_2_n_63\,
      P(41 downto 26) => \^bl.dsp48e_2_0\(15 downto 0),
      P(25) => \bl.DSP48E_2_n_80\,
      P(24) => \bl.DSP48E_2_n_81\,
      P(23) => \bl.DSP48E_2_n_82\,
      P(22) => \bl.DSP48E_2_n_83\,
      P(21) => \bl.DSP48E_2_n_84\,
      P(20) => \bl.DSP48E_2_n_85\,
      P(19) => \bl.DSP48E_2_n_86\,
      P(18 downto 0) => RESULT_OUT(18 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \bl.DSP48E_2_1\,
      RSTALLCARRYIN => \bl.DSP48E_2_1\,
      RSTALUMODE => \bl.DSP48E_2_1\,
      RSTB => \bl.DSP48E_2_1\,
      RSTC => \bl.DSP48E_2_1\,
      RSTCTRL => \bl.DSP48E_2_1\,
      RSTD => \bl.DSP48E_2_1\,
      RSTINMODE => \bl.DSP48E_2_1\,
      RSTM => \bl.DSP48E_2_1\,
      RSTP => \bl.DSP48E_2_1\,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
\mixedSigInt[19]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^bl.dsp48e_2_0\(15),
      I1 => P(1),
      I2 => \mixedSigInt_reg[19]_i_18\(1),
      O => DI(0)
    );
\mixedSigInt[19]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \^bl.dsp48e_2_0\(15),
      I1 => P(1),
      I2 => \mixedSigInt_reg[19]_i_18\(1),
      I3 => \^bl.dsp48e_2_0\(14),
      I4 => P(0),
      I5 => \mixedSigInt_reg[19]_i_18\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_66 is
  port (
    sigOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_0\ : in STD_LOGIC;
    \bl.DSP48E_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \axi_rdata_reg[16]\ : in STD_LOGIC;
    \axi_rdata_reg[16]_0\ : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \axi_rdata_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[16]_2\ : in STD_LOGIC;
    \axi_rdata_reg[17]\ : in STD_LOGIC;
    \axi_rdata_reg[18]\ : in STD_LOGIC;
    \axi_rdata_reg[19]\ : in STD_LOGIC;
    \axi_rdata_reg[20]\ : in STD_LOGIC;
    \axi_rdata_reg[21]\ : in STD_LOGIC;
    \axi_rdata_reg[22]\ : in STD_LOGIC;
    \axi_rdata_reg[23]\ : in STD_LOGIC;
    \axi_rdata_reg[24]\ : in STD_LOGIC;
    \axi_rdata_reg[25]\ : in STD_LOGIC;
    \axi_rdata_reg[26]\ : in STD_LOGIC;
    \axi_rdata_reg[27]\ : in STD_LOGIC;
    \axi_rdata_reg[28]\ : in STD_LOGIC;
    \axi_rdata_reg[29]\ : in STD_LOGIC;
    \axi_rdata_reg[30]\ : in STD_LOGIC;
    \axi_rdata_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_66 : entity is "unimacro_MULT_MACRO";
end skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_66;

architecture STRUCTURE of skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_66 is
  signal RESULT_OUT : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \bl.DSP48E_2_n_63\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_80\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_81\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_82\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_83\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_84\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_85\ : STD_LOGIC;
  signal \bl.DSP48E_2_n_86\ : STD_LOGIC;
  signal \^sigout\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.DSP48E_2_P_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 43 );
  signal \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of \bl.DSP48E_2\ : label is "PRIMITIVE";
begin
  sigOut(15 downto 0) <= \^sigout\(15 downto 0);
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(0),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(0),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[16]_2\,
      O => D(0)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(1),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(1),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[17]\,
      O => D(1)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(2),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(2),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[18]\,
      O => D(2)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(3),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(3),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[19]\,
      O => D(3)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(4),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(4),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[20]\,
      O => D(4)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(5),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(5),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[21]\,
      O => D(5)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(6),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(6),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[22]\,
      O => D(6)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(7),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(7),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[23]\,
      O => D(7)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(8),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(8),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[24]\,
      O => D(8)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(9),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(9),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[25]\,
      O => D(9)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(10),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(10),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[26]\,
      O => D(10)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(11),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(11),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[27]\,
      O => D(11)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(12),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(12),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[28]\,
      O => D(12)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(13),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(13),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[29]\,
      O => D(13)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(14),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(14),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[30]\,
      O => D(14)
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata_reg[16]\,
      I1 => \^sigout\(15),
      I2 => \axi_rdata_reg[16]_0\,
      I3 => opPhase(15),
      I4 => \axi_rdata_reg[16]_1\(0),
      I5 => \axi_rdata_reg[31]\,
      O => D(15)
    );
\bl.DSP48E_2\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 0,
      ALUMODEREG => 1,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 1,
      CARRYINSELREG => 1,
      CREG => 1,
      DREG => 0,
      INMODEREG => 1,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 1,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 25) => B"00000",
      A(24 downto 9) => Q(15 downto 0),
      A(8 downto 0) => B"000000000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_bl.DSP48E_2_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => \bl.DSP48E_2_1\(7 downto 0),
      B(9 downto 0) => B"0000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_bl.DSP48E_2_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_bl.DSP48E_2_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_bl.DSP48E_2_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '1',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => s_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_bl.DSP48E_2_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_bl.DSP48E_2_OVERFLOW_UNCONNECTED\,
      P(47 downto 43) => \NLW_bl.DSP48E_2_P_UNCONNECTED\(47 downto 43),
      P(42) => \bl.DSP48E_2_n_63\,
      P(41 downto 26) => \^sigout\(15 downto 0),
      P(25) => \bl.DSP48E_2_n_80\,
      P(24) => \bl.DSP48E_2_n_81\,
      P(23) => \bl.DSP48E_2_n_82\,
      P(22) => \bl.DSP48E_2_n_83\,
      P(21) => \bl.DSP48E_2_n_84\,
      P(20) => \bl.DSP48E_2_n_85\,
      P(19) => \bl.DSP48E_2_n_86\,
      P(18 downto 0) => RESULT_OUT(18 downto 0),
      PATTERNBDETECT => \NLW_bl.DSP48E_2_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_bl.DSP48E_2_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \NLW_bl.DSP48E_2_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => \bl.DSP48E_2_0\,
      RSTALLCARRYIN => \bl.DSP48E_2_0\,
      RSTALUMODE => \bl.DSP48E_2_0\,
      RSTB => \bl.DSP48E_2_0\,
      RSTC => \bl.DSP48E_2_0\,
      RSTCTRL => \bl.DSP48E_2_0\,
      RSTD => \bl.DSP48E_2_0\,
      RSTINMODE => \bl.DSP48E_2_0\,
      RSTM => \bl.DSP48E_2_0\,
      RSTP => \bl.DSP48E_2_0\,
      UNDERFLOW => \NLW_bl.DSP48E_2_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_adsr is
  port (
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_0 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_1 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    count02_out_7 : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \amplitude_reg[4]_0\ : in STD_LOGIC;
    \amplitude0_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_adsr : entity is "adsr";
end skrach_design_skrach_core_0_1_adsr;

architecture STRUCTURE of skrach_design_skrach_core_0_1_adsr is
  signal \FSM_sequential_state[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8__7_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_1\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_3\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_3\ : STD_LOGIC;
  signal \amplitude0_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_4__7_n_0\ : STD_LOGIC;
  signal amplitude0_carry_n_0 : STD_LOGIC;
  signal amplitude0_carry_n_1 : STD_LOGIC;
  signal amplitude0_carry_n_2 : STD_LOGIC;
  signal amplitude0_carry_n_3 : STD_LOGIC;
  signal amplitude0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \amplitude[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \amplitude[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \amplitude[1]_i_2__7_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_2__7_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_3__7_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_2__7_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_3__7_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_4__7_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_2__7_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_3__7_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_4__7_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_2__7_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_3__7_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_10__7_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_3__7_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_4__7_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_5__7_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_6__7_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_7__7_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_8__6_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_9__7_n_0\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[0]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[1]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[2]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[3]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[4]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[5]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[6]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[7]\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count0__0\ : STD_LOGIC;
  signal \count[0]_i_10__7_n_0\ : STD_LOGIC;
  signal \count[0]_i_11__7_n_0\ : STD_LOGIC;
  signal \count[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \count[0]_i_6__7_n_0\ : STD_LOGIC;
  signal \count[0]_i_7__7_n_0\ : STD_LOGIC;
  signal \count[0]_i_8__7_n_0\ : STD_LOGIC;
  signal \count[0]_i_9__7_n_0\ : STD_LOGIC;
  signal \count[31]_i_1__7_n_0\ : STD_LOGIC;
  signal \count[31]_i_3__7_n_0\ : STD_LOGIC;
  signal \count[31]_i_4__7_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_reg[0]_i_12__7_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_12__7_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_12__7_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_12__7_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_13__7_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_13__7_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_13__7_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_13__7_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_14__7_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_14__7_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_15__7_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_15__7_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_15__7_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_15__7_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_16__7_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_16__7_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_16__7_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_16__7_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_17__7_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_17__7_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_17__7_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_17__7_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_18__7_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_18__7_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_18__7_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_18__7_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_19__7_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_19__7_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_19__7_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_19__7_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_3__7_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_3__7_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_3__7_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__7_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_3__7_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_3__7_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_3__7_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1__7_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1__7_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1__7_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1__7_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1__7_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1__7_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1__7_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1__7_n_1\ : STD_LOGIC;
  signal \count_reg[16]_i_1__7_n_2\ : STD_LOGIC;
  signal \count_reg[16]_i_1__7_n_3\ : STD_LOGIC;
  signal \count_reg[16]_i_1__7_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1__7_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1__7_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1__7_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1__7_n_1\ : STD_LOGIC;
  signal \count_reg[20]_i_1__7_n_2\ : STD_LOGIC;
  signal \count_reg[20]_i_1__7_n_3\ : STD_LOGIC;
  signal \count_reg[20]_i_1__7_n_4\ : STD_LOGIC;
  signal \count_reg[20]_i_1__7_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1__7_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1__7_n_7\ : STD_LOGIC;
  signal \count_reg[24]_i_1__7_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1__7_n_1\ : STD_LOGIC;
  signal \count_reg[24]_i_1__7_n_2\ : STD_LOGIC;
  signal \count_reg[24]_i_1__7_n_3\ : STD_LOGIC;
  signal \count_reg[24]_i_1__7_n_4\ : STD_LOGIC;
  signal \count_reg[24]_i_1__7_n_5\ : STD_LOGIC;
  signal \count_reg[24]_i_1__7_n_6\ : STD_LOGIC;
  signal \count_reg[24]_i_1__7_n_7\ : STD_LOGIC;
  signal \count_reg[28]_i_1__7_n_1\ : STD_LOGIC;
  signal \count_reg[28]_i_1__7_n_2\ : STD_LOGIC;
  signal \count_reg[28]_i_1__7_n_3\ : STD_LOGIC;
  signal \count_reg[28]_i_1__7_n_4\ : STD_LOGIC;
  signal \count_reg[28]_i_1__7_n_5\ : STD_LOGIC;
  signal \count_reg[28]_i_1__7_n_6\ : STD_LOGIC;
  signal \count_reg[28]_i_1__7_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1__7_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1__7_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1__7_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1__7_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1__7_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1__7_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1__7_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1__7_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1__7_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1__7_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1__7_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1__7_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1__7_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1__7_n_7\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[30]\ : STD_LOGIC;
  signal \count_reg_n_0_[31]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal \i__carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \nextIncSig_i_1__7_n_0\ : STD_LOGIC;
  signal nextIncSig_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^prevstate_reg_0\ : STD_LOGIC;
  signal \state1_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_1\ : STD_LOGIC;
  signal \state1_carry__0_n_2\ : STD_LOGIC;
  signal \state1_carry__0_n_3\ : STD_LOGIC;
  signal \state1_carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \state1_carry__1_n_1\ : STD_LOGIC;
  signal \state1_carry__1_n_2\ : STD_LOGIC;
  signal \state1_carry__1_n_3\ : STD_LOGIC;
  signal \state1_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \state1_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \state1_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \state1_carry_i_4__7_n_0\ : STD_LOGIC;
  signal state1_carry_n_0 : STD_LOGIC;
  signal state1_carry_n_1 : STD_LOGIC;
  signal state1_carry_n_2 : STD_LOGIC;
  signal state1_carry_n_3 : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_0\ : STD_LOGIC;
  signal \state2_carry__0_n_1\ : STD_LOGIC;
  signal \state2_carry__0_n_2\ : STD_LOGIC;
  signal \state2_carry__0_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_4\ : STD_LOGIC;
  signal \state2_carry__0_n_5\ : STD_LOGIC;
  signal \state2_carry__0_n_6\ : STD_LOGIC;
  signal \state2_carry__0_n_7\ : STD_LOGIC;
  signal \state2_carry__1_n_0\ : STD_LOGIC;
  signal \state2_carry__1_n_1\ : STD_LOGIC;
  signal \state2_carry__1_n_2\ : STD_LOGIC;
  signal \state2_carry__1_n_3\ : STD_LOGIC;
  signal \state2_carry__1_n_4\ : STD_LOGIC;
  signal \state2_carry__1_n_5\ : STD_LOGIC;
  signal \state2_carry__1_n_6\ : STD_LOGIC;
  signal \state2_carry__1_n_7\ : STD_LOGIC;
  signal \state2_carry__2_n_0\ : STD_LOGIC;
  signal \state2_carry__2_n_1\ : STD_LOGIC;
  signal \state2_carry__2_n_2\ : STD_LOGIC;
  signal \state2_carry__2_n_3\ : STD_LOGIC;
  signal \state2_carry__2_n_4\ : STD_LOGIC;
  signal \state2_carry__2_n_5\ : STD_LOGIC;
  signal \state2_carry__2_n_6\ : STD_LOGIC;
  signal \state2_carry__2_n_7\ : STD_LOGIC;
  signal \state2_carry__3_n_0\ : STD_LOGIC;
  signal \state2_carry__3_n_1\ : STD_LOGIC;
  signal \state2_carry__3_n_2\ : STD_LOGIC;
  signal \state2_carry__3_n_3\ : STD_LOGIC;
  signal \state2_carry__3_n_4\ : STD_LOGIC;
  signal \state2_carry__3_n_5\ : STD_LOGIC;
  signal \state2_carry__3_n_6\ : STD_LOGIC;
  signal \state2_carry__3_n_7\ : STD_LOGIC;
  signal \state2_carry__4_n_0\ : STD_LOGIC;
  signal \state2_carry__4_n_1\ : STD_LOGIC;
  signal \state2_carry__4_n_2\ : STD_LOGIC;
  signal \state2_carry__4_n_3\ : STD_LOGIC;
  signal \state2_carry__4_n_4\ : STD_LOGIC;
  signal \state2_carry__4_n_5\ : STD_LOGIC;
  signal \state2_carry__4_n_6\ : STD_LOGIC;
  signal \state2_carry__4_n_7\ : STD_LOGIC;
  signal \state2_carry__5_n_0\ : STD_LOGIC;
  signal \state2_carry__5_n_1\ : STD_LOGIC;
  signal \state2_carry__5_n_2\ : STD_LOGIC;
  signal \state2_carry__5_n_3\ : STD_LOGIC;
  signal \state2_carry__5_n_4\ : STD_LOGIC;
  signal \state2_carry__5_n_5\ : STD_LOGIC;
  signal \state2_carry__5_n_6\ : STD_LOGIC;
  signal \state2_carry__5_n_7\ : STD_LOGIC;
  signal \state2_carry__6_n_2\ : STD_LOGIC;
  signal \state2_carry__6_n_3\ : STD_LOGIC;
  signal \state2_carry__6_n_5\ : STD_LOGIC;
  signal \state2_carry__6_n_6\ : STD_LOGIC;
  signal \state2_carry__6_n_7\ : STD_LOGIC;
  signal state2_carry_n_0 : STD_LOGIC;
  signal state2_carry_n_1 : STD_LOGIC;
  signal state2_carry_n_2 : STD_LOGIC;
  signal state2_carry_n_3 : STD_LOGIC;
  signal state2_carry_n_4 : STD_LOGIC;
  signal state2_carry_n_5 : STD_LOGIC;
  signal state2_carry_n_6 : STD_LOGIC;
  signal state2_carry_n_7 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_amplitude0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_amplitude0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[0]_i_14__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[0]_i_14__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[28]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4__7\ : label is "soft_lutpair302";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute SOFT_HLUTNM of \amplitude[0]_i_2__7\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \amplitude[0]_i_3__7\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \amplitude[1]_i_2__7\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \amplitude[2]_i_1__7\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \amplitude[2]_i_3__7\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \amplitude[3]_i_2__7\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \amplitude[5]_i_2__7\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \amplitude[5]_i_4__7\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \amplitude[7]_i_10__7\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \amplitude[7]_i_4__7\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \amplitude[7]_i_5__7\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \amplitude[7]_i_7__7\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \amplitude[7]_i_9__7\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \count[0]_i_1__7\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \count[10]_i_1__7\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \count[11]_i_1__7\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \count[12]_i_1__7\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \count[13]_i_1__7\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \count[14]_i_1__7\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \count[15]_i_1__7\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \count[16]_i_1__7\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \count[17]_i_1__7\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \count[18]_i_1__7\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \count[19]_i_1__7\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \count[1]_i_1__7\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \count[20]_i_1__7\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \count[21]_i_1__7\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \count[22]_i_1__7\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \count[23]_i_1__7\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \count[24]_i_1__7\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \count[25]_i_1__7\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \count[26]_i_1__7\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \count[27]_i_1__7\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \count[28]_i_1__7\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \count[29]_i_1__7\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \count[2]_i_1__7\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \count[30]_i_1__7\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \count[31]_i_2__7\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \count[3]_i_1__7\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \count[4]_i_1__7\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \count[5]_i_1__7\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \count[6]_i_1__7\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \count[7]_i_1__7\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \count[8]_i_1__7\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \count[9]_i_1__7\ : label is "soft_lutpair316";
begin
  prevState_reg_0 <= \^prevstate_reg_0\;
\FSM_sequential_state[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77700805555A0AA"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__7_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__7_n_0\,
      O => \FSM_sequential_state[0]_i_1__7_n_0\
    );
\FSM_sequential_state[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF00FFA0F500"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__7_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__7_n_0\,
      O => \FSM_sequential_state[1]_i_1__7_n_0\
    );
\FSM_sequential_state[1]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_4__7_n_0\,
      I1 => \FSM_sequential_state[1]_i_5__7_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude_reg_n_0_[6]\,
      I4 => \amplitude_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_2__7_n_0\
    );
\FSM_sequential_state[1]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4500FFFF"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \FSM_sequential_state[1]_i_6__7_n_0\,
      I2 => \state1_inferred__0/i__carry__1_n_1\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_3__7_n_0\
    );
\FSM_sequential_state[1]_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_0\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      O => \FSM_sequential_state[1]_i_4__7_n_0\
    );
\FSM_sequential_state[1]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \state1_carry__1_n_1\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[5]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_5__7_n_0\
    );
\FSM_sequential_state[1]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_7__7_n_0\,
      I1 => \FSM_sequential_state[1]_i_8__7_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude0_carry__1_0\(23),
      I4 => \amplitude_reg_n_0_[6]\,
      I5 => \amplitude0_carry__1_0\(22),
      O => \FSM_sequential_state[1]_i_6__7_n_0\
    );
\FSM_sequential_state[1]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(16),
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude0_carry__1_0\(17),
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude0_carry__1_0\(18),
      O => \FSM_sequential_state[1]_i_7__7_n_0\
    );
\FSM_sequential_state[1]_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(19),
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[4]\,
      I3 => \amplitude0_carry__1_0\(20),
      I4 => \amplitude_reg_n_0_[5]\,
      I5 => \amplitude0_carry__1_0\(21),
      O => \FSM_sequential_state[1]_i_8__7_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__7_n_0\,
      Q => \state__0\(0),
      R => \bl.DSP48E_2_0\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__7_n_0\,
      Q => \state__0\(1),
      R => \bl.DSP48E_2_0\
    );
amplitude0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => amplitude0_carry_n_0,
      CO(2) => amplitude0_carry_n_1,
      CO(1) => amplitude0_carry_n_2,
      CO(0) => amplitude0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_amplitude0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \amplitude0_carry_i_1__7_n_0\,
      S(2) => \amplitude0_carry_i_2__7_n_0\,
      S(1) => \amplitude0_carry_i_3__7_n_0\,
      S(0) => \amplitude0_carry_i_4__7_n_0\
    );
\amplitude0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => amplitude0_carry_n_0,
      CO(3) => \amplitude0_carry__0_n_0\,
      CO(2) => \amplitude0_carry__0_n_1\,
      CO(1) => \amplitude0_carry__0_n_2\,
      CO(0) => \amplitude0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \amplitude0_carry__0_i_1__7_n_0\,
      S(2) => \amplitude0_carry__0_i_2__7_n_0\,
      S(1) => \amplitude0_carry__0_i_3__7_n_0\,
      S(0) => \amplitude0_carry__0_i_4__7_n_0\
    );
\amplitude0_carry__0_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \state2_carry__4_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_7\,
      O => \amplitude0_carry__0_i_1__7_n_0\
    );
\amplitude0_carry__0_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \state2_carry__3_n_4\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__3_n_6\,
      O => \amplitude0_carry__0_i_2__7_n_0\
    );
\amplitude0_carry__0_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \state2_carry__3_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__2_n_5\,
      O => \amplitude0_carry__0_i_3__7_n_0\
    );
\amplitude0_carry__0_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \state2_carry__2_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_4\,
      O => \amplitude0_carry__0_i_4__7_n_0\
    );
\amplitude0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \amplitude0_carry__0_n_0\,
      CO(3) => \NLW_amplitude0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => data0,
      CO(1) => \amplitude0_carry__1_n_2\,
      CO(0) => \amplitude0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \amplitude0_carry__1_i_1__7_n_0\,
      S(1) => \amplitude0_carry__1_i_2__7_n_0\,
      S(0) => \amplitude0_carry__1_i_3__7_n_0\
    );
\amplitude0_carry__1_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(31),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \amplitude0_carry__1_i_1__7_n_0\
    );
\amplitude0_carry__1_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \state2_carry__6_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__5_n_5\,
      O => \amplitude0_carry__1_i_2__7_n_0\
    );
\amplitude0_carry__1_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \state2_carry__5_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_4\,
      O => \amplitude0_carry__1_i_3__7_n_0\
    );
\amplitude0_carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \state2_carry__1_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_7\,
      O => \amplitude0_carry_i_1__7_n_0\
    );
\amplitude0_carry_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(30),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(31),
      I4 => \state2_carry__0_n_4\,
      O => \amplitude0_carry_i_2__7_n_0\
    );
\amplitude0_carry_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(29),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(28),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(27),
      O => \amplitude0_carry_i_3__7_n_0\
    );
\amplitude0_carry_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(26),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(24),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(25),
      O => \amplitude0_carry_i_4__7_n_0\
    );
\amplitude[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FB00FB00BB00FB"
    )
        port map (
      I0 => \amplitude[0]_i_2__7_n_0\,
      I1 => \amplitude[0]_i_3__7_n_0\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg[4]_0\,
      I5 => \amplitude0_carry__1_0\(16),
      O => amplitude0_in(0)
    );
\amplitude[0]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_1\,
      O => \amplitude[0]_i_2__7_n_0\
    );
\amplitude[0]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \amplitude[0]_i_3__7_n_0\
    );
\amplitude[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFCFEEEFCFCEE"
    )
        port map (
      I0 => \amplitude[3]_i_2__7_n_0\,
      I1 => \amplitude[1]_i_2__7_n_0\,
      I2 => \amplitude[7]_i_7__7_n_0\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \count_reg[0]_0\,
      O => amplitude0_in(1)
    );
\amplitude[1]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \amplitude0_carry__1_0\(17),
      I2 => \state__0\(1),
      O => \amplitude[1]_i_2__7_n_0\
    );
\amplitude[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA900"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude[3]_i_2__7_n_0\,
      I4 => \amplitude[2]_i_2__7_n_0\,
      O => amplitude0_in(2)
    );
\amplitude[2]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[2]_i_3__7_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(18),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[2]_i_2__7_n_0\
    );
\amplitude[2]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      O => \amplitude[2]_i_3__7_n_0\
    );
\amplitude[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[1]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude[3]_i_2__7_n_0\,
      I5 => \amplitude[3]_i_3__7_n_0\,
      O => amplitude0_in(3)
    );
\amplitude[3]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F11"
    )
        port map (
      I0 => \count_reg[0]_1\,
      I1 => \state__0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state__0\(1),
      O => \amplitude[3]_i_2__7_n_0\
    );
\amplitude[3]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[3]_i_4__7_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(19),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[3]_i_3__7_n_0\
    );
\amplitude[3]_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[3]_i_4__7_n_0\
    );
\amplitude[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAFFEAAA"
    )
        port map (
      I0 => \amplitude[4]_i_2__7_n_0\,
      I1 => \amplitude_reg[4]_0\,
      I2 => \amplitude0_carry__1_0\(20),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \amplitude[4]_i_3__6_n_0\,
      O => amplitude0_in(4)
    );
\amplitude[4]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \amplitude[3]_i_2__7_n_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_2__7_n_0\
    );
\amplitude[4]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000015555555"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_3__6_n_0\
    );
\amplitude[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F900"
    )
        port map (
      I0 => \amplitude[5]_i_2__7_n_0\,
      I1 => \amplitude_reg_n_0_[5]\,
      I2 => \count_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[5]_i_3__7_n_0\,
      O => amplitude0_in(5)
    );
\amplitude[5]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[5]_i_2__7_n_0\
    );
\amplitude[5]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude[5]_i_4__7_n_0\,
      I2 => \amplitude[3]_i_2__7_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(21),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[5]_i_3__7_n_0\
    );
\amplitude[5]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[3]\,
      O => \amplitude[5]_i_4__7_n_0\
    );
\amplitude[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BE00"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude[7]_i_6__7_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[6]_i_2__7_n_0\,
      O => amplitude0_in(6)
    );
\amplitude[6]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__7_n_0\,
      I2 => \amplitude[3]_i_2__7_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(22),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[6]_i_2__7_n_0\
    );
\amplitude[6]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[6]_i_3__7_n_0\
    );
\amplitude[7]_i_10__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__7_n_0\,
      O => \amplitude[7]_i_10__7_n_0\
    );
\amplitude[7]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008AAA8A"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \amplitude[7]_i_3__7_n_0\,
      I2 => \amplitude[7]_i_4__7_n_0\,
      I3 => \state__0\(0),
      I4 => \amplitude[7]_i_5__7_n_0\,
      O => \amplitude[7]_i_1__7_n_0\
    );
\amplitude[7]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007800"
    )
        port map (
      I0 => \amplitude[7]_i_6__7_n_0\,
      I1 => \amplitude_reg_n_0_[6]\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude[7]_i_7__7_n_0\,
      I4 => \count_reg[0]_0\,
      I5 => \amplitude[7]_i_8__6_n_0\,
      O => amplitude0_in(7)
    );
\amplitude[7]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \amplitude[7]_i_9__7_n_0\,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => data0,
      I4 => \count_reg[0]_1\,
      O => \amplitude[7]_i_3__7_n_0\
    );
\amplitude[7]_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state1_inferred__0/i__carry__1_n_1\,
      O => \amplitude[7]_i_4__7_n_0\
    );
\amplitude[7]_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state1_carry__1_n_1\,
      I3 => \count_reg[0]_0\,
      O => \amplitude[7]_i_5__7_n_0\
    );
\amplitude[7]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[7]_i_6__7_n_0\
    );
\amplitude[7]_i_7__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \amplitude[7]_i_7__7_n_0\
    );
\amplitude[7]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \amplitude0_carry__1_0\(23),
      I2 => \amplitude_reg[4]_0\,
      I3 => \amplitude_reg_n_0_[7]\,
      I4 => \amplitude[7]_i_10__7_n_0\,
      I5 => \amplitude[3]_i_2__7_n_0\,
      O => \amplitude[7]_i_8__6_n_0\
    );
\amplitude[7]_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \amplitude_reg_n_0_[7]\,
      I1 => \amplitude[6]_i_3__7_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      O => \amplitude[7]_i_9__7_n_0\
    );
\amplitude_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__7_n_0\,
      D => amplitude0_in(0),
      Q => \amplitude_reg_n_0_[0]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__7_n_0\,
      D => amplitude0_in(1),
      Q => \amplitude_reg_n_0_[1]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__7_n_0\,
      D => amplitude0_in(2),
      Q => \amplitude_reg_n_0_[2]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__7_n_0\,
      D => amplitude0_in(3),
      Q => \amplitude_reg_n_0_[3]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__7_n_0\,
      D => amplitude0_in(4),
      Q => \amplitude_reg_n_0_[4]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__7_n_0\,
      D => amplitude0_in(5),
      Q => \amplitude_reg_n_0_[5]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__7_n_0\,
      D => amplitude0_in(6),
      Q => \amplitude_reg_n_0_[6]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__7_n_0\,
      D => amplitude0_in(7),
      Q => \amplitude_reg_n_0_[7]\,
      R => \bl.DSP48E_2_0\
    );
\count[0]_i_10__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(30),
      I1 => p_0_in(31),
      O => \count[0]_i_10__7_n_0\
    );
\count[0]_i_11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => count_reg(0),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => p_0_in(5),
      O => \count[0]_i_11__7_n_0\
    );
\count[0]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \count0__0\,
      I1 => nextSample,
      I2 => \^prevstate_reg_0\,
      I3 => s_axi_aresetn,
      O => \count[0]_i_1__19_n_0\
    );
\count[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(0)
    );
\count[0]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count[0]_i_6__7_n_0\,
      I1 => \count[0]_i_7__7_n_0\,
      I2 => \count[0]_i_8__7_n_0\,
      I3 => \count[0]_i_9__7_n_0\,
      I4 => \count[0]_i_10__7_n_0\,
      I5 => \count[0]_i_11__7_n_0\,
      O => \count0__0\
    );
\count[0]_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => p_0_in(0)
    );
\count[0]_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_0_in(25),
      I2 => p_0_in(26),
      I3 => p_0_in(27),
      I4 => p_0_in(28),
      I5 => p_0_in(29),
      O => \count[0]_i_6__7_n_0\
    );
\count[0]_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_0_in(9),
      I4 => p_0_in(10),
      I5 => p_0_in(11),
      O => \count[0]_i_7__7_n_0\
    );
\count[0]_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_0_in(19),
      I2 => p_0_in(20),
      I3 => p_0_in(21),
      I4 => p_0_in(22),
      I5 => p_0_in(23),
      O => \count[0]_i_8__7_n_0\
    );
\count[0]_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      I4 => p_0_in(16),
      I5 => p_0_in(17),
      O => \count[0]_i_9__7_n_0\
    );
\count[10]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(10)
    );
\count[11]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_5\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(11)
    );
\count[12]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_4\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(12)
    );
\count[13]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(13)
    );
\count[14]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_6\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(14)
    );
\count[15]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_5\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(15)
    );
\count[16]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(16)
    );
\count[17]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_7\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(17)
    );
\count[18]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_6\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(18)
    );
\count[19]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(19)
    );
\count[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_7,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(1)
    );
\count[20]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_4\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(20)
    );
\count[21]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_7\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(21)
    );
\count[22]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(22)
    );
\count[23]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_5\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(23)
    );
\count[24]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_4\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(24)
    );
\count[25]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(25)
    );
\count[26]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_6\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(26)
    );
\count[27]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_5\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(27)
    );
\count[28]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(28)
    );
\count[29]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_7\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(29)
    );
\count[2]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(2)
    );
\count[30]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_6\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(30)
    );
\count[31]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \count[31]_i_3__7_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \count_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[1]_0\(0),
      O => \count[31]_i_1__7_n_0\
    );
\count[31]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_5\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(31)
    );
\count[31]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0202"
    )
        port map (
      I0 => \amplitude[7]_i_9__7_n_0\,
      I1 => \count_reg[0]_1\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg[4]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\(0),
      I5 => \state__0\(0),
      O => \count[31]_i_3__7_n_0\
    );
\count[31]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF0FE0F0E000E"
    )
        port map (
      I0 => data0,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state1_carry__1_n_1\,
      I5 => \state1_inferred__0/i__carry__1_n_1\,
      O => \count[31]_i_4__7_n_0\
    );
\count[3]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_5,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(3)
    );
\count[4]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_4,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(4)
    );
\count[5]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(5)
    );
\count[6]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_6\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(6)
    );
\count[7]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_5\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(7)
    );
\count[8]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_4\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(8)
    );
\count[9]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_7\,
      I1 => \count[31]_i_4__7_n_0\,
      O => count(9)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(0),
      Q => \count_reg_n_0_[0]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[0]_i_3__7_n_7\,
      Q => count_reg(0),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[0]_i_12__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_17__7_n_0\,
      CO(3) => \count_reg[0]_i_12__7_n_0\,
      CO(2) => \count_reg[0]_i_12__7_n_1\,
      CO(1) => \count_reg[0]_i_12__7_n_2\,
      CO(0) => \count_reg[0]_i_12__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(24 downto 21),
      S(3 downto 0) => count_reg(24 downto 21)
    );
\count_reg[0]_i_13__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_12__7_n_0\,
      CO(3) => \count_reg[0]_i_13__7_n_0\,
      CO(2) => \count_reg[0]_i_13__7_n_1\,
      CO(1) => \count_reg[0]_i_13__7_n_2\,
      CO(0) => \count_reg[0]_i_13__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(28 downto 25),
      S(3 downto 0) => count_reg(28 downto 25)
    );
\count_reg[0]_i_14__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_13__7_n_0\,
      CO(3 downto 2) => \NLW_count_reg[0]_i_14__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_reg[0]_i_14__7_n_2\,
      CO(0) => \count_reg[0]_i_14__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[0]_i_14__7_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => count_reg(31 downto 29)
    );
\count_reg[0]_i_15__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_19__7_n_0\,
      CO(3) => \count_reg[0]_i_15__7_n_0\,
      CO(2) => \count_reg[0]_i_15__7_n_1\,
      CO(1) => \count_reg[0]_i_15__7_n_2\,
      CO(0) => \count_reg[0]_i_15__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3 downto 0) => count_reg(8 downto 5)
    );
\count_reg[0]_i_16__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_15__7_n_0\,
      CO(3) => \count_reg[0]_i_16__7_n_0\,
      CO(2) => \count_reg[0]_i_16__7_n_1\,
      CO(1) => \count_reg[0]_i_16__7_n_2\,
      CO(0) => \count_reg[0]_i_16__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3 downto 0) => count_reg(12 downto 9)
    );
\count_reg[0]_i_17__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_18__7_n_0\,
      CO(3) => \count_reg[0]_i_17__7_n_0\,
      CO(2) => \count_reg[0]_i_17__7_n_1\,
      CO(1) => \count_reg[0]_i_17__7_n_2\,
      CO(0) => \count_reg[0]_i_17__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3 downto 0) => count_reg(20 downto 17)
    );
\count_reg[0]_i_18__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_16__7_n_0\,
      CO(3) => \count_reg[0]_i_18__7_n_0\,
      CO(2) => \count_reg[0]_i_18__7_n_1\,
      CO(1) => \count_reg[0]_i_18__7_n_2\,
      CO(0) => \count_reg[0]_i_18__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3 downto 0) => count_reg(16 downto 13)
    );
\count_reg[0]_i_19__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_19__7_n_0\,
      CO(2) => \count_reg[0]_i_19__7_n_1\,
      CO(1) => \count_reg[0]_i_19__7_n_2\,
      CO(0) => \count_reg[0]_i_19__7_n_3\,
      CYINIT => count_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3 downto 0) => count_reg(4 downto 1)
    );
\count_reg[0]_i_3__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_3__7_n_0\,
      CO(2) => \count_reg[0]_i_3__7_n_1\,
      CO(1) => \count_reg[0]_i_3__7_n_2\,
      CO(0) => \count_reg[0]_i_3__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_3__7_n_4\,
      O(2) => \count_reg[0]_i_3__7_n_5\,
      O(1) => \count_reg[0]_i_3__7_n_6\,
      O(0) => \count_reg[0]_i_3__7_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => p_0_in(0)
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(10),
      Q => \count_reg_n_0_[10]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[8]_i_1__7_n_5\,
      Q => count_reg(10),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(11),
      Q => \count_reg_n_0_[11]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[8]_i_1__7_n_4\,
      Q => count_reg(11),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(12),
      Q => \count_reg_n_0_[12]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[12]_i_1__7_n_7\,
      Q => count_reg(12),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[12]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1__7_n_0\,
      CO(3) => \count_reg[12]_i_1__7_n_0\,
      CO(2) => \count_reg[12]_i_1__7_n_1\,
      CO(1) => \count_reg[12]_i_1__7_n_2\,
      CO(0) => \count_reg[12]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1__7_n_4\,
      O(2) => \count_reg[12]_i_1__7_n_5\,
      O(1) => \count_reg[12]_i_1__7_n_6\,
      O(0) => \count_reg[12]_i_1__7_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(13),
      Q => \count_reg_n_0_[13]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[12]_i_1__7_n_6\,
      Q => count_reg(13),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(14),
      Q => \count_reg_n_0_[14]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[12]_i_1__7_n_5\,
      Q => count_reg(14),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(15),
      Q => \count_reg_n_0_[15]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[12]_i_1__7_n_4\,
      Q => count_reg(15),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(16),
      Q => \count_reg_n_0_[16]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[16]_i_1__7_n_7\,
      Q => count_reg(16),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[16]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1__7_n_0\,
      CO(3) => \count_reg[16]_i_1__7_n_0\,
      CO(2) => \count_reg[16]_i_1__7_n_1\,
      CO(1) => \count_reg[16]_i_1__7_n_2\,
      CO(0) => \count_reg[16]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1__7_n_4\,
      O(2) => \count_reg[16]_i_1__7_n_5\,
      O(1) => \count_reg[16]_i_1__7_n_6\,
      O(0) => \count_reg[16]_i_1__7_n_7\,
      S(3 downto 0) => count_reg(19 downto 16)
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(17),
      Q => \count_reg_n_0_[17]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[16]_i_1__7_n_6\,
      Q => count_reg(17),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(18),
      Q => \count_reg_n_0_[18]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[16]_i_1__7_n_5\,
      Q => count_reg(18),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(19),
      Q => \count_reg_n_0_[19]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[16]_i_1__7_n_4\,
      Q => count_reg(19),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[0]_i_3__7_n_6\,
      Q => count_reg(1),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(20),
      Q => \count_reg_n_0_[20]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[20]_i_1__7_n_7\,
      Q => count_reg(20),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[20]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1__7_n_0\,
      CO(3) => \count_reg[20]_i_1__7_n_0\,
      CO(2) => \count_reg[20]_i_1__7_n_1\,
      CO(1) => \count_reg[20]_i_1__7_n_2\,
      CO(0) => \count_reg[20]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[20]_i_1__7_n_4\,
      O(2) => \count_reg[20]_i_1__7_n_5\,
      O(1) => \count_reg[20]_i_1__7_n_6\,
      O(0) => \count_reg[20]_i_1__7_n_7\,
      S(3 downto 0) => count_reg(23 downto 20)
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(21),
      Q => \count_reg_n_0_[21]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[20]_i_1__7_n_6\,
      Q => count_reg(21),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(22),
      Q => \count_reg_n_0_[22]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[20]_i_1__7_n_5\,
      Q => count_reg(22),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(23),
      Q => \count_reg_n_0_[23]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[20]_i_1__7_n_4\,
      Q => count_reg(23),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(24),
      Q => \count_reg_n_0_[24]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[24]_i_1__7_n_7\,
      Q => count_reg(24),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[24]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1__7_n_0\,
      CO(3) => \count_reg[24]_i_1__7_n_0\,
      CO(2) => \count_reg[24]_i_1__7_n_1\,
      CO(1) => \count_reg[24]_i_1__7_n_2\,
      CO(0) => \count_reg[24]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[24]_i_1__7_n_4\,
      O(2) => \count_reg[24]_i_1__7_n_5\,
      O(1) => \count_reg[24]_i_1__7_n_6\,
      O(0) => \count_reg[24]_i_1__7_n_7\,
      S(3 downto 0) => count_reg(27 downto 24)
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(25),
      Q => \count_reg_n_0_[25]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[24]_i_1__7_n_6\,
      Q => count_reg(25),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(26),
      Q => \count_reg_n_0_[26]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[24]_i_1__7_n_5\,
      Q => count_reg(26),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(27),
      Q => \count_reg_n_0_[27]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[24]_i_1__7_n_4\,
      Q => count_reg(27),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(28),
      Q => \count_reg_n_0_[28]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[28]_i_1__7_n_7\,
      Q => count_reg(28),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[28]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1__7_n_0\,
      CO(3) => \NLW_count_reg[28]_i_1__7_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[28]_i_1__7_n_1\,
      CO(1) => \count_reg[28]_i_1__7_n_2\,
      CO(0) => \count_reg[28]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[28]_i_1__7_n_4\,
      O(2) => \count_reg[28]_i_1__7_n_5\,
      O(1) => \count_reg[28]_i_1__7_n_6\,
      O(0) => \count_reg[28]_i_1__7_n_7\,
      S(3 downto 0) => count_reg(31 downto 28)
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(29),
      Q => \count_reg_n_0_[29]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[28]_i_1__7_n_6\,
      Q => count_reg(29),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(2),
      Q => \count_reg_n_0_[2]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[0]_i_3__7_n_5\,
      Q => count_reg(2),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(30),
      Q => \count_reg_n_0_[30]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[28]_i_1__7_n_5\,
      Q => count_reg(30),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(31),
      Q => \count_reg_n_0_[31]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[28]_i_1__7_n_4\,
      Q => count_reg(31),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(3),
      Q => \count_reg_n_0_[3]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[0]_i_3__7_n_4\,
      Q => count_reg(3),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(4),
      Q => \count_reg_n_0_[4]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[4]_i_1__7_n_7\,
      Q => count_reg(4),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[4]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_3__7_n_0\,
      CO(3) => \count_reg[4]_i_1__7_n_0\,
      CO(2) => \count_reg[4]_i_1__7_n_1\,
      CO(1) => \count_reg[4]_i_1__7_n_2\,
      CO(0) => \count_reg[4]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1__7_n_4\,
      O(2) => \count_reg[4]_i_1__7_n_5\,
      O(1) => \count_reg[4]_i_1__7_n_6\,
      O(0) => \count_reg[4]_i_1__7_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(5),
      Q => \count_reg_n_0_[5]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[4]_i_1__7_n_6\,
      Q => count_reg(5),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(6),
      Q => \count_reg_n_0_[6]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[4]_i_1__7_n_5\,
      Q => count_reg(6),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(7),
      Q => \count_reg_n_0_[7]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[4]_i_1__7_n_4\,
      Q => count_reg(7),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(8),
      Q => \count_reg_n_0_[8]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[8]_i_1__7_n_7\,
      Q => count_reg(8),
      R => \count[0]_i_1__19_n_0\
    );
\count_reg[8]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1__7_n_0\,
      CO(3) => \count_reg[8]_i_1__7_n_0\,
      CO(2) => \count_reg[8]_i_1__7_n_1\,
      CO(1) => \count_reg[8]_i_1__7_n_2\,
      CO(0) => \count_reg[8]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1__7_n_4\,
      O(2) => \count_reg[8]_i_1__7_n_5\,
      O(1) => \count_reg[8]_i_1__7_n_6\,
      O(0) => \count_reg[8]_i_1__7_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__7_n_0\,
      D => count(9),
      Q => \count_reg_n_0_[9]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_7,
      D => \count_reg[8]_i_1__7_n_6\,
      Q => count_reg(9),
      R => \count[0]_i_1__19_n_0\
    );
\i__carry__0_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \i__carry__0_i_1__7_n_0\
    );
\i__carry__0_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \i__carry__0_i_2__7_n_0\
    );
\i__carry__0_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \i__carry__0_i_3__7_n_0\
    );
\i__carry__0_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \i__carry__0_i_4__7_n_0\
    );
\i__carry__1_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \i__carry__1_i_1__7_n_0\
    );
\i__carry__1_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \i__carry__1_i_2__7_n_0\
    );
\i__carry__1_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \i__carry__1_i_3__7_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(14),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(15),
      I4 => \state2_carry__0_n_4\,
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \amplitude0_carry__1_0\(13),
      I2 => state2_carry_n_5,
      I3 => \amplitude0_carry__1_0\(11),
      I4 => \amplitude0_carry__1_0\(12),
      I5 => state2_carry_n_4,
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \amplitude0_carry__1_0\(10),
      I2 => \count_reg_n_0_[0]\,
      I3 => \amplitude0_carry__1_0\(8),
      I4 => \amplitude0_carry__1_0\(9),
      I5 => state2_carry_n_7,
      O => \i__carry_i_4__7_n_0\
    );
multipy_signal: entity work.skrach_design_skrach_core_0_1_unimacro_MULT_MACRO
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(7) => \amplitude_reg_n_0_[7]\,
      Q(6) => \amplitude_reg_n_0_[6]\,
      Q(5) => \amplitude_reg_n_0_[5]\,
      Q(4) => \amplitude_reg_n_0_[4]\,
      Q(3) => \amplitude_reg_n_0_[3]\,
      Q(2) => \amplitude_reg_n_0_[2]\,
      Q(1) => \amplitude_reg_n_0_[1]\,
      Q(0) => \amplitude_reg_n_0_[0]\,
      \bl.DSP48E_2_0\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_1\ => \bl.DSP48E_2_0\,
      s_axi_aclk => s_axi_aclk
    );
\nextIncSig_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3020"
    )
        port map (
      I0 => \count0__0\,
      I1 => \^prevstate_reg_0\,
      I2 => nextSample,
      I3 => nextIncSig_reg_n_0,
      O => \nextIncSig_i_1__7_n_0\
    );
nextIncSig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nextIncSig_i_1__7_n_0\,
      Q => nextIncSig_reg_n_0,
      R => \bl.DSP48E_2_0\
    );
prevState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prevState_reg_1,
      Q => \^prevstate_reg_0\,
      R => '0'
    );
state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state1_carry_n_0,
      CO(2) => state1_carry_n_1,
      CO(1) => state1_carry_n_2,
      CO(0) => state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \state1_carry_i_1__7_n_0\,
      S(2) => \state1_carry_i_2__7_n_0\,
      S(1) => \state1_carry_i_3__7_n_0\,
      S(0) => \state1_carry_i_4__7_n_0\
    );
\state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state1_carry_n_0,
      CO(3) => \state1_carry__0_n_0\,
      CO(2) => \state1_carry__0_n_1\,
      CO(1) => \state1_carry__0_n_2\,
      CO(0) => \state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state1_carry__0_i_1__7_n_0\,
      S(2) => \state1_carry__0_i_2__7_n_0\,
      S(1) => \state1_carry__0_i_3__7_n_0\,
      S(0) => \state1_carry__0_i_4__7_n_0\
    );
\state1_carry__0_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \state1_carry__0_i_1__7_n_0\
    );
\state1_carry__0_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \state1_carry__0_i_2__7_n_0\
    );
\state1_carry__0_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \state1_carry__0_i_3__7_n_0\
    );
\state1_carry__0_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \state1_carry__0_i_4__7_n_0\
    );
\state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_carry__0_n_0\,
      CO(3) => \NLW_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_carry__1_n_1\,
      CO(1) => \state1_carry__1_n_2\,
      CO(0) => \state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state1_carry__1_i_1__7_n_0\,
      S(1) => \state1_carry__1_i_2__7_n_0\,
      S(0) => \state1_carry__1_i_3__7_n_0\
    );
\state1_carry__1_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \state1_carry__1_i_1__7_n_0\
    );
\state1_carry__1_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \state1_carry__1_i_2__7_n_0\
    );
\state1_carry__1_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \state1_carry__1_i_3__7_n_0\
    );
\state1_carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \state1_carry_i_1__7_n_0\
    );
\state1_carry_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(6),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(7),
      I4 => \state2_carry__0_n_4\,
      O => \state1_carry_i_2__7_n_0\
    );
\state1_carry_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(5),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(4),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(3),
      O => \state1_carry_i_3__7_n_0\
    );
\state1_carry_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(2),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(0),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(1),
      O => \state1_carry_i_4__7_n_0\
    );
\state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__0/i__carry_n_0\,
      CO(2) => \state1_inferred__0/i__carry_n_1\,
      CO(1) => \state1_inferred__0/i__carry_n_2\,
      CO(0) => \state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__7_n_0\,
      S(2) => \i__carry_i_2__7_n_0\,
      S(1) => \i__carry_i_3__7_n_0\,
      S(0) => \i__carry_i_4__7_n_0\
    );
\state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry_n_0\,
      CO(3) => \state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__7_n_0\,
      S(2) => \i__carry__0_i_2__7_n_0\,
      S(1) => \i__carry__0_i_3__7_n_0\,
      S(0) => \i__carry__0_i_4__7_n_0\
    );
\state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_inferred__0/i__carry__1_n_1\,
      CO(1) => \state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__7_n_0\,
      S(1) => \i__carry__1_i_2__7_n_0\,
      S(0) => \i__carry__1_i_3__7_n_0\
    );
state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state2_carry_n_0,
      CO(2) => state2_carry_n_1,
      CO(1) => state2_carry_n_2,
      CO(0) => state2_carry_n_3,
      CYINIT => \count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => state2_carry_n_4,
      O(2) => state2_carry_n_5,
      O(1) => state2_carry_n_6,
      O(0) => state2_carry_n_7,
      S(3) => \count_reg_n_0_[4]\,
      S(2) => \count_reg_n_0_[3]\,
      S(1) => \count_reg_n_0_[2]\,
      S(0) => \count_reg_n_0_[1]\
    );
\state2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state2_carry_n_0,
      CO(3) => \state2_carry__0_n_0\,
      CO(2) => \state2_carry__0_n_1\,
      CO(1) => \state2_carry__0_n_2\,
      CO(0) => \state2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__0_n_4\,
      O(2) => \state2_carry__0_n_5\,
      O(1) => \state2_carry__0_n_6\,
      O(0) => \state2_carry__0_n_7\,
      S(3) => \count_reg_n_0_[8]\,
      S(2) => \count_reg_n_0_[7]\,
      S(1) => \count_reg_n_0_[6]\,
      S(0) => \count_reg_n_0_[5]\
    );
\state2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__0_n_0\,
      CO(3) => \state2_carry__1_n_0\,
      CO(2) => \state2_carry__1_n_1\,
      CO(1) => \state2_carry__1_n_2\,
      CO(0) => \state2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__1_n_4\,
      O(2) => \state2_carry__1_n_5\,
      O(1) => \state2_carry__1_n_6\,
      O(0) => \state2_carry__1_n_7\,
      S(3) => \count_reg_n_0_[12]\,
      S(2) => \count_reg_n_0_[11]\,
      S(1) => \count_reg_n_0_[10]\,
      S(0) => \count_reg_n_0_[9]\
    );
\state2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__1_n_0\,
      CO(3) => \state2_carry__2_n_0\,
      CO(2) => \state2_carry__2_n_1\,
      CO(1) => \state2_carry__2_n_2\,
      CO(0) => \state2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__2_n_4\,
      O(2) => \state2_carry__2_n_5\,
      O(1) => \state2_carry__2_n_6\,
      O(0) => \state2_carry__2_n_7\,
      S(3) => \count_reg_n_0_[16]\,
      S(2) => \count_reg_n_0_[15]\,
      S(1) => \count_reg_n_0_[14]\,
      S(0) => \count_reg_n_0_[13]\
    );
\state2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__2_n_0\,
      CO(3) => \state2_carry__3_n_0\,
      CO(2) => \state2_carry__3_n_1\,
      CO(1) => \state2_carry__3_n_2\,
      CO(0) => \state2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__3_n_4\,
      O(2) => \state2_carry__3_n_5\,
      O(1) => \state2_carry__3_n_6\,
      O(0) => \state2_carry__3_n_7\,
      S(3) => \count_reg_n_0_[20]\,
      S(2) => \count_reg_n_0_[19]\,
      S(1) => \count_reg_n_0_[18]\,
      S(0) => \count_reg_n_0_[17]\
    );
\state2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__3_n_0\,
      CO(3) => \state2_carry__4_n_0\,
      CO(2) => \state2_carry__4_n_1\,
      CO(1) => \state2_carry__4_n_2\,
      CO(0) => \state2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__4_n_4\,
      O(2) => \state2_carry__4_n_5\,
      O(1) => \state2_carry__4_n_6\,
      O(0) => \state2_carry__4_n_7\,
      S(3) => \count_reg_n_0_[24]\,
      S(2) => \count_reg_n_0_[23]\,
      S(1) => \count_reg_n_0_[22]\,
      S(0) => \count_reg_n_0_[21]\
    );
\state2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__4_n_0\,
      CO(3) => \state2_carry__5_n_0\,
      CO(2) => \state2_carry__5_n_1\,
      CO(1) => \state2_carry__5_n_2\,
      CO(0) => \state2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__5_n_4\,
      O(2) => \state2_carry__5_n_5\,
      O(1) => \state2_carry__5_n_6\,
      O(0) => \state2_carry__5_n_7\,
      S(3) => \count_reg_n_0_[28]\,
      S(2) => \count_reg_n_0_[27]\,
      S(1) => \count_reg_n_0_[26]\,
      S(0) => \count_reg_n_0_[25]\
    );
\state2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_state2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state2_carry__6_n_2\,
      CO(0) => \state2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state2_carry__6_O_UNCONNECTED\(3),
      O(2) => \state2_carry__6_n_5\,
      O(1) => \state2_carry__6_n_6\,
      O(0) => \state2_carry__6_n_7\,
      S(3) => '0',
      S(2) => \count_reg_n_0_[31]\,
      S(1) => \count_reg_n_0_[30]\,
      S(0) => \count_reg_n_0_[29]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_adsr_11 is
  port (
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_0 : out STD_LOGIC;
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[7]_i_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[7]_i_23\ : out STD_LOGIC;
    \mixedSigInt_reg[11]_i_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[7]_i_23_0\ : out STD_LOGIC;
    \mixedSigInt_reg[11]_i_14\ : out STD_LOGIC;
    \mixedSigInt_reg[11]_i_14_0\ : out STD_LOGIC;
    \mixedSigInt_reg[11]_i_14_1\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[11]_i_14_2\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_14\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_14_0\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_14_1\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_15_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[15]_i_14_2\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_1\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_1 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \mixedSigInt_reg[19]_i_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[19]_i_11_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mixedSigInt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mixedSigInt_reg[7]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mixedSigInt_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[11]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt[11]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt[11]_i_6_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count02_out_6 : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \amplitude_reg[4]_0\ : in STD_LOGIC;
    \amplitude0_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_adsr_11 : entity is "adsr";
end skrach_design_skrach_core_0_1_adsr_11;

architecture STRUCTURE of skrach_design_skrach_core_0_1_adsr_11 is
  signal \FSM_sequential_state[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8__6_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_1\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_3\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_3\ : STD_LOGIC;
  signal \amplitude0_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_4__6_n_0\ : STD_LOGIC;
  signal amplitude0_carry_n_0 : STD_LOGIC;
  signal amplitude0_carry_n_1 : STD_LOGIC;
  signal amplitude0_carry_n_2 : STD_LOGIC;
  signal amplitude0_carry_n_3 : STD_LOGIC;
  signal amplitude0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \amplitude[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \amplitude[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \amplitude[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_2__6_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_3__6_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_2__6_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_3__6_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_4__6_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_2__6_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_3__6_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_4__6_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_2__6_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_3__6_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_10__6_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_3__6_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_4__6_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_5__6_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_6__6_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_7__6_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_8__5_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_9__6_n_0\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[0]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[1]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[2]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[3]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[4]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[5]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[6]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[7]\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count0__0\ : STD_LOGIC;
  signal \count[0]_i_10__6_n_0\ : STD_LOGIC;
  signal \count[0]_i_11__6_n_0\ : STD_LOGIC;
  signal \count[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \count[0]_i_6__6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7__6_n_0\ : STD_LOGIC;
  signal \count[0]_i_8__6_n_0\ : STD_LOGIC;
  signal \count[0]_i_9__6_n_0\ : STD_LOGIC;
  signal \count[31]_i_1__6_n_0\ : STD_LOGIC;
  signal \count[31]_i_3__6_n_0\ : STD_LOGIC;
  signal \count[31]_i_4__6_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_reg[0]_i_12__6_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_12__6_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_12__6_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_12__6_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_13__6_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_13__6_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_13__6_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_13__6_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_14__6_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_14__6_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_15__6_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_15__6_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_15__6_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_15__6_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_16__6_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_16__6_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_16__6_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_16__6_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_17__6_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_17__6_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_17__6_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_17__6_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_18__6_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_18__6_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_18__6_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_18__6_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_19__6_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_19__6_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_19__6_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_19__6_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_3__6_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_3__6_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_3__6_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__6_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_3__6_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_3__6_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_3__6_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1__6_n_1\ : STD_LOGIC;
  signal \count_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \count_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \count_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1__6_n_1\ : STD_LOGIC;
  signal \count_reg[20]_i_1__6_n_2\ : STD_LOGIC;
  signal \count_reg[20]_i_1__6_n_3\ : STD_LOGIC;
  signal \count_reg[20]_i_1__6_n_4\ : STD_LOGIC;
  signal \count_reg[20]_i_1__6_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1__6_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1__6_n_7\ : STD_LOGIC;
  signal \count_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1__6_n_1\ : STD_LOGIC;
  signal \count_reg[24]_i_1__6_n_2\ : STD_LOGIC;
  signal \count_reg[24]_i_1__6_n_3\ : STD_LOGIC;
  signal \count_reg[24]_i_1__6_n_4\ : STD_LOGIC;
  signal \count_reg[24]_i_1__6_n_5\ : STD_LOGIC;
  signal \count_reg[24]_i_1__6_n_6\ : STD_LOGIC;
  signal \count_reg[24]_i_1__6_n_7\ : STD_LOGIC;
  signal \count_reg[28]_i_1__6_n_1\ : STD_LOGIC;
  signal \count_reg[28]_i_1__6_n_2\ : STD_LOGIC;
  signal \count_reg[28]_i_1__6_n_3\ : STD_LOGIC;
  signal \count_reg[28]_i_1__6_n_4\ : STD_LOGIC;
  signal \count_reg[28]_i_1__6_n_5\ : STD_LOGIC;
  signal \count_reg[28]_i_1__6_n_6\ : STD_LOGIC;
  signal \count_reg[28]_i_1__6_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[30]\ : STD_LOGIC;
  signal \count_reg_n_0_[31]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal \i__carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \nextIncSig_i_1__6_n_0\ : STD_LOGIC;
  signal nextIncSig_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^prevstate_reg_0\ : STD_LOGIC;
  signal \state1_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_1\ : STD_LOGIC;
  signal \state1_carry__0_n_2\ : STD_LOGIC;
  signal \state1_carry__0_n_3\ : STD_LOGIC;
  signal \state1_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \state1_carry__1_n_1\ : STD_LOGIC;
  signal \state1_carry__1_n_2\ : STD_LOGIC;
  signal \state1_carry__1_n_3\ : STD_LOGIC;
  signal \state1_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \state1_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \state1_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \state1_carry_i_4__6_n_0\ : STD_LOGIC;
  signal state1_carry_n_0 : STD_LOGIC;
  signal state1_carry_n_1 : STD_LOGIC;
  signal state1_carry_n_2 : STD_LOGIC;
  signal state1_carry_n_3 : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_0\ : STD_LOGIC;
  signal \state2_carry__0_n_1\ : STD_LOGIC;
  signal \state2_carry__0_n_2\ : STD_LOGIC;
  signal \state2_carry__0_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_4\ : STD_LOGIC;
  signal \state2_carry__0_n_5\ : STD_LOGIC;
  signal \state2_carry__0_n_6\ : STD_LOGIC;
  signal \state2_carry__0_n_7\ : STD_LOGIC;
  signal \state2_carry__1_n_0\ : STD_LOGIC;
  signal \state2_carry__1_n_1\ : STD_LOGIC;
  signal \state2_carry__1_n_2\ : STD_LOGIC;
  signal \state2_carry__1_n_3\ : STD_LOGIC;
  signal \state2_carry__1_n_4\ : STD_LOGIC;
  signal \state2_carry__1_n_5\ : STD_LOGIC;
  signal \state2_carry__1_n_6\ : STD_LOGIC;
  signal \state2_carry__1_n_7\ : STD_LOGIC;
  signal \state2_carry__2_n_0\ : STD_LOGIC;
  signal \state2_carry__2_n_1\ : STD_LOGIC;
  signal \state2_carry__2_n_2\ : STD_LOGIC;
  signal \state2_carry__2_n_3\ : STD_LOGIC;
  signal \state2_carry__2_n_4\ : STD_LOGIC;
  signal \state2_carry__2_n_5\ : STD_LOGIC;
  signal \state2_carry__2_n_6\ : STD_LOGIC;
  signal \state2_carry__2_n_7\ : STD_LOGIC;
  signal \state2_carry__3_n_0\ : STD_LOGIC;
  signal \state2_carry__3_n_1\ : STD_LOGIC;
  signal \state2_carry__3_n_2\ : STD_LOGIC;
  signal \state2_carry__3_n_3\ : STD_LOGIC;
  signal \state2_carry__3_n_4\ : STD_LOGIC;
  signal \state2_carry__3_n_5\ : STD_LOGIC;
  signal \state2_carry__3_n_6\ : STD_LOGIC;
  signal \state2_carry__3_n_7\ : STD_LOGIC;
  signal \state2_carry__4_n_0\ : STD_LOGIC;
  signal \state2_carry__4_n_1\ : STD_LOGIC;
  signal \state2_carry__4_n_2\ : STD_LOGIC;
  signal \state2_carry__4_n_3\ : STD_LOGIC;
  signal \state2_carry__4_n_4\ : STD_LOGIC;
  signal \state2_carry__4_n_5\ : STD_LOGIC;
  signal \state2_carry__4_n_6\ : STD_LOGIC;
  signal \state2_carry__4_n_7\ : STD_LOGIC;
  signal \state2_carry__5_n_0\ : STD_LOGIC;
  signal \state2_carry__5_n_1\ : STD_LOGIC;
  signal \state2_carry__5_n_2\ : STD_LOGIC;
  signal \state2_carry__5_n_3\ : STD_LOGIC;
  signal \state2_carry__5_n_4\ : STD_LOGIC;
  signal \state2_carry__5_n_5\ : STD_LOGIC;
  signal \state2_carry__5_n_6\ : STD_LOGIC;
  signal \state2_carry__5_n_7\ : STD_LOGIC;
  signal \state2_carry__6_n_2\ : STD_LOGIC;
  signal \state2_carry__6_n_3\ : STD_LOGIC;
  signal \state2_carry__6_n_5\ : STD_LOGIC;
  signal \state2_carry__6_n_6\ : STD_LOGIC;
  signal \state2_carry__6_n_7\ : STD_LOGIC;
  signal state2_carry_n_0 : STD_LOGIC;
  signal state2_carry_n_1 : STD_LOGIC;
  signal state2_carry_n_2 : STD_LOGIC;
  signal state2_carry_n_3 : STD_LOGIC;
  signal state2_carry_n_4 : STD_LOGIC;
  signal state2_carry_n_5 : STD_LOGIC;
  signal state2_carry_n_6 : STD_LOGIC;
  signal state2_carry_n_7 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_amplitude0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_amplitude0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[0]_i_14__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[0]_i_14__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[28]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4__6\ : label is "soft_lutpair279";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute SOFT_HLUTNM of \amplitude[0]_i_2__6\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \amplitude[0]_i_3__6\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \amplitude[1]_i_2__6\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \amplitude[2]_i_1__6\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \amplitude[2]_i_3__6\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \amplitude[3]_i_2__6\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \amplitude[5]_i_2__6\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \amplitude[5]_i_4__6\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \amplitude[7]_i_10__6\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \amplitude[7]_i_4__6\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \amplitude[7]_i_5__6\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \amplitude[7]_i_7__6\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \amplitude[7]_i_9__6\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \count[0]_i_1__6\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \count[10]_i_1__6\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \count[11]_i_1__6\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \count[12]_i_1__6\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \count[13]_i_1__6\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \count[14]_i_1__6\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \count[15]_i_1__6\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \count[16]_i_1__6\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \count[17]_i_1__6\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \count[18]_i_1__6\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \count[19]_i_1__6\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \count[1]_i_1__6\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \count[20]_i_1__6\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \count[21]_i_1__6\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \count[22]_i_1__6\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \count[23]_i_1__6\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \count[24]_i_1__6\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \count[25]_i_1__6\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \count[26]_i_1__6\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \count[27]_i_1__6\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \count[28]_i_1__6\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \count[29]_i_1__6\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \count[2]_i_1__6\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \count[30]_i_1__6\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \count[31]_i_2__6\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \count[3]_i_1__6\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \count[4]_i_1__6\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \count[5]_i_1__6\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \count[6]_i_1__6\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \count[7]_i_1__6\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \count[8]_i_1__6\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \count[9]_i_1__6\ : label is "soft_lutpair293";
begin
  prevState_reg_0 <= \^prevstate_reg_0\;
\FSM_sequential_state[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77700805555A0AA"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__6_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__6_n_0\,
      O => \FSM_sequential_state[0]_i_1__6_n_0\
    );
\FSM_sequential_state[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF00FFA0F500"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__6_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__6_n_0\,
      O => \FSM_sequential_state[1]_i_1__6_n_0\
    );
\FSM_sequential_state[1]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_4__6_n_0\,
      I1 => \FSM_sequential_state[1]_i_5__6_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude_reg_n_0_[6]\,
      I4 => \amplitude_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_2__6_n_0\
    );
\FSM_sequential_state[1]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4500FFFF"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \FSM_sequential_state[1]_i_6__6_n_0\,
      I2 => \state1_inferred__0/i__carry__1_n_1\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_3__6_n_0\
    );
\FSM_sequential_state[1]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_0\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      O => \FSM_sequential_state[1]_i_4__6_n_0\
    );
\FSM_sequential_state[1]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \state1_carry__1_n_1\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[5]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_5__6_n_0\
    );
\FSM_sequential_state[1]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_7__6_n_0\,
      I1 => \FSM_sequential_state[1]_i_8__6_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude0_carry__1_0\(23),
      I4 => \amplitude_reg_n_0_[6]\,
      I5 => \amplitude0_carry__1_0\(22),
      O => \FSM_sequential_state[1]_i_6__6_n_0\
    );
\FSM_sequential_state[1]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(16),
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude0_carry__1_0\(17),
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude0_carry__1_0\(18),
      O => \FSM_sequential_state[1]_i_7__6_n_0\
    );
\FSM_sequential_state[1]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(19),
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[4]\,
      I3 => \amplitude0_carry__1_0\(20),
      I4 => \amplitude_reg_n_0_[5]\,
      I5 => \amplitude0_carry__1_0\(21),
      O => \FSM_sequential_state[1]_i_8__6_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__6_n_0\,
      Q => \state__0\(0),
      R => \bl.DSP48E_2_1\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__6_n_0\,
      Q => \state__0\(1),
      R => \bl.DSP48E_2_1\
    );
amplitude0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => amplitude0_carry_n_0,
      CO(2) => amplitude0_carry_n_1,
      CO(1) => amplitude0_carry_n_2,
      CO(0) => amplitude0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_amplitude0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \amplitude0_carry_i_1__6_n_0\,
      S(2) => \amplitude0_carry_i_2__6_n_0\,
      S(1) => \amplitude0_carry_i_3__6_n_0\,
      S(0) => \amplitude0_carry_i_4__6_n_0\
    );
\amplitude0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => amplitude0_carry_n_0,
      CO(3) => \amplitude0_carry__0_n_0\,
      CO(2) => \amplitude0_carry__0_n_1\,
      CO(1) => \amplitude0_carry__0_n_2\,
      CO(0) => \amplitude0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \amplitude0_carry__0_i_1__6_n_0\,
      S(2) => \amplitude0_carry__0_i_2__6_n_0\,
      S(1) => \amplitude0_carry__0_i_3__6_n_0\,
      S(0) => \amplitude0_carry__0_i_4__6_n_0\
    );
\amplitude0_carry__0_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \state2_carry__4_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_7\,
      O => \amplitude0_carry__0_i_1__6_n_0\
    );
\amplitude0_carry__0_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \state2_carry__3_n_4\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__3_n_6\,
      O => \amplitude0_carry__0_i_2__6_n_0\
    );
\amplitude0_carry__0_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \state2_carry__3_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__2_n_5\,
      O => \amplitude0_carry__0_i_3__6_n_0\
    );
\amplitude0_carry__0_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \state2_carry__2_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_4\,
      O => \amplitude0_carry__0_i_4__6_n_0\
    );
\amplitude0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \amplitude0_carry__0_n_0\,
      CO(3) => \NLW_amplitude0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => data0,
      CO(1) => \amplitude0_carry__1_n_2\,
      CO(0) => \amplitude0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \amplitude0_carry__1_i_1__6_n_0\,
      S(1) => \amplitude0_carry__1_i_2__6_n_0\,
      S(0) => \amplitude0_carry__1_i_3__6_n_0\
    );
\amplitude0_carry__1_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(31),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \amplitude0_carry__1_i_1__6_n_0\
    );
\amplitude0_carry__1_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \state2_carry__6_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__5_n_5\,
      O => \amplitude0_carry__1_i_2__6_n_0\
    );
\amplitude0_carry__1_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \state2_carry__5_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_4\,
      O => \amplitude0_carry__1_i_3__6_n_0\
    );
\amplitude0_carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \state2_carry__1_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_7\,
      O => \amplitude0_carry_i_1__6_n_0\
    );
\amplitude0_carry_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(30),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(31),
      I4 => \state2_carry__0_n_4\,
      O => \amplitude0_carry_i_2__6_n_0\
    );
\amplitude0_carry_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(29),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(28),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(27),
      O => \amplitude0_carry_i_3__6_n_0\
    );
\amplitude0_carry_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(26),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(24),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(25),
      O => \amplitude0_carry_i_4__6_n_0\
    );
\amplitude[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FB00FB00BB00FB"
    )
        port map (
      I0 => \amplitude[0]_i_2__6_n_0\,
      I1 => \amplitude[0]_i_3__6_n_0\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg[4]_0\,
      I5 => \amplitude0_carry__1_0\(16),
      O => amplitude0_in(0)
    );
\amplitude[0]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_1\,
      O => \amplitude[0]_i_2__6_n_0\
    );
\amplitude[0]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \amplitude[0]_i_3__6_n_0\
    );
\amplitude[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFCFEEEFCFCEE"
    )
        port map (
      I0 => \amplitude[3]_i_2__6_n_0\,
      I1 => \amplitude[1]_i_2__6_n_0\,
      I2 => \amplitude[7]_i_7__6_n_0\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \count_reg[0]_0\,
      O => amplitude0_in(1)
    );
\amplitude[1]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \amplitude0_carry__1_0\(17),
      I2 => \state__0\(1),
      O => \amplitude[1]_i_2__6_n_0\
    );
\amplitude[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA900"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude[3]_i_2__6_n_0\,
      I4 => \amplitude[2]_i_2__6_n_0\,
      O => amplitude0_in(2)
    );
\amplitude[2]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[2]_i_3__6_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(18),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[2]_i_2__6_n_0\
    );
\amplitude[2]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      O => \amplitude[2]_i_3__6_n_0\
    );
\amplitude[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[1]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude[3]_i_2__6_n_0\,
      I5 => \amplitude[3]_i_3__6_n_0\,
      O => amplitude0_in(3)
    );
\amplitude[3]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F11"
    )
        port map (
      I0 => \count_reg[0]_1\,
      I1 => \state__0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state__0\(1),
      O => \amplitude[3]_i_2__6_n_0\
    );
\amplitude[3]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[3]_i_4__6_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(19),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[3]_i_3__6_n_0\
    );
\amplitude[3]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[3]_i_4__6_n_0\
    );
\amplitude[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAFFEAAA"
    )
        port map (
      I0 => \amplitude[4]_i_2__6_n_0\,
      I1 => \amplitude_reg[4]_0\,
      I2 => \amplitude0_carry__1_0\(20),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \amplitude[4]_i_3__5_n_0\,
      O => amplitude0_in(4)
    );
\amplitude[4]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \amplitude[3]_i_2__6_n_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_2__6_n_0\
    );
\amplitude[4]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000015555555"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_3__5_n_0\
    );
\amplitude[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F900"
    )
        port map (
      I0 => \amplitude[5]_i_2__6_n_0\,
      I1 => \amplitude_reg_n_0_[5]\,
      I2 => \count_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[5]_i_3__6_n_0\,
      O => amplitude0_in(5)
    );
\amplitude[5]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[5]_i_2__6_n_0\
    );
\amplitude[5]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude[5]_i_4__6_n_0\,
      I2 => \amplitude[3]_i_2__6_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(21),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[5]_i_3__6_n_0\
    );
\amplitude[5]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[3]\,
      O => \amplitude[5]_i_4__6_n_0\
    );
\amplitude[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BE00"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude[7]_i_6__6_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[6]_i_2__6_n_0\,
      O => amplitude0_in(6)
    );
\amplitude[6]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__6_n_0\,
      I2 => \amplitude[3]_i_2__6_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(22),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[6]_i_2__6_n_0\
    );
\amplitude[6]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[6]_i_3__6_n_0\
    );
\amplitude[7]_i_10__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__6_n_0\,
      O => \amplitude[7]_i_10__6_n_0\
    );
\amplitude[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008AAA8A"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \amplitude[7]_i_3__6_n_0\,
      I2 => \amplitude[7]_i_4__6_n_0\,
      I3 => \state__0\(0),
      I4 => \amplitude[7]_i_5__6_n_0\,
      O => \amplitude[7]_i_1__6_n_0\
    );
\amplitude[7]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007800"
    )
        port map (
      I0 => \amplitude[7]_i_6__6_n_0\,
      I1 => \amplitude_reg_n_0_[6]\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude[7]_i_7__6_n_0\,
      I4 => \count_reg[0]_0\,
      I5 => \amplitude[7]_i_8__5_n_0\,
      O => amplitude0_in(7)
    );
\amplitude[7]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \amplitude[7]_i_9__6_n_0\,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => data0,
      I4 => \count_reg[0]_1\,
      O => \amplitude[7]_i_3__6_n_0\
    );
\amplitude[7]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state1_inferred__0/i__carry__1_n_1\,
      O => \amplitude[7]_i_4__6_n_0\
    );
\amplitude[7]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state1_carry__1_n_1\,
      I3 => \count_reg[0]_0\,
      O => \amplitude[7]_i_5__6_n_0\
    );
\amplitude[7]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[7]_i_6__6_n_0\
    );
\amplitude[7]_i_7__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \amplitude[7]_i_7__6_n_0\
    );
\amplitude[7]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \amplitude0_carry__1_0\(23),
      I2 => \amplitude_reg[4]_0\,
      I3 => \amplitude_reg_n_0_[7]\,
      I4 => \amplitude[7]_i_10__6_n_0\,
      I5 => \amplitude[3]_i_2__6_n_0\,
      O => \amplitude[7]_i_8__5_n_0\
    );
\amplitude[7]_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \amplitude_reg_n_0_[7]\,
      I1 => \amplitude[6]_i_3__6_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      O => \amplitude[7]_i_9__6_n_0\
    );
\amplitude_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__6_n_0\,
      D => amplitude0_in(0),
      Q => \amplitude_reg_n_0_[0]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__6_n_0\,
      D => amplitude0_in(1),
      Q => \amplitude_reg_n_0_[1]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__6_n_0\,
      D => amplitude0_in(2),
      Q => \amplitude_reg_n_0_[2]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__6_n_0\,
      D => amplitude0_in(3),
      Q => \amplitude_reg_n_0_[3]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__6_n_0\,
      D => amplitude0_in(4),
      Q => \amplitude_reg_n_0_[4]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__6_n_0\,
      D => amplitude0_in(5),
      Q => \amplitude_reg_n_0_[5]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__6_n_0\,
      D => amplitude0_in(6),
      Q => \amplitude_reg_n_0_[6]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__6_n_0\,
      D => amplitude0_in(7),
      Q => \amplitude_reg_n_0_[7]\,
      R => \bl.DSP48E_2_1\
    );
\count[0]_i_10__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(30),
      I1 => p_0_in(31),
      O => \count[0]_i_10__6_n_0\
    );
\count[0]_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => count_reg(0),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => p_0_in(5),
      O => \count[0]_i_11__6_n_0\
    );
\count[0]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \count0__0\,
      I1 => nextSample,
      I2 => \^prevstate_reg_0\,
      I3 => s_axi_aresetn,
      O => \count[0]_i_1__18_n_0\
    );
\count[0]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(0)
    );
\count[0]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count[0]_i_6__6_n_0\,
      I1 => \count[0]_i_7__6_n_0\,
      I2 => \count[0]_i_8__6_n_0\,
      I3 => \count[0]_i_9__6_n_0\,
      I4 => \count[0]_i_10__6_n_0\,
      I5 => \count[0]_i_11__6_n_0\,
      O => \count0__0\
    );
\count[0]_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => p_0_in(0)
    );
\count[0]_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_0_in(25),
      I2 => p_0_in(26),
      I3 => p_0_in(27),
      I4 => p_0_in(28),
      I5 => p_0_in(29),
      O => \count[0]_i_6__6_n_0\
    );
\count[0]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_0_in(9),
      I4 => p_0_in(10),
      I5 => p_0_in(11),
      O => \count[0]_i_7__6_n_0\
    );
\count[0]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_0_in(19),
      I2 => p_0_in(20),
      I3 => p_0_in(21),
      I4 => p_0_in(22),
      I5 => p_0_in(23),
      O => \count[0]_i_8__6_n_0\
    );
\count[0]_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      I4 => p_0_in(16),
      I5 => p_0_in(17),
      O => \count[0]_i_9__6_n_0\
    );
\count[10]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(10)
    );
\count[11]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_5\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(11)
    );
\count[12]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_4\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(12)
    );
\count[13]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(13)
    );
\count[14]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_6\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(14)
    );
\count[15]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_5\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(15)
    );
\count[16]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(16)
    );
\count[17]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_7\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(17)
    );
\count[18]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_6\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(18)
    );
\count[19]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(19)
    );
\count[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_7,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(1)
    );
\count[20]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_4\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(20)
    );
\count[21]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_7\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(21)
    );
\count[22]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(22)
    );
\count[23]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_5\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(23)
    );
\count[24]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_4\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(24)
    );
\count[25]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(25)
    );
\count[26]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_6\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(26)
    );
\count[27]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_5\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(27)
    );
\count[28]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(28)
    );
\count[29]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_7\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(29)
    );
\count[2]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(2)
    );
\count[30]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_6\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(30)
    );
\count[31]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \count[31]_i_3__6_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \count_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[1]_0\(0),
      O => \count[31]_i_1__6_n_0\
    );
\count[31]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_5\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(31)
    );
\count[31]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0202"
    )
        port map (
      I0 => \amplitude[7]_i_9__6_n_0\,
      I1 => \count_reg[0]_1\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg[4]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\(0),
      I5 => \state__0\(0),
      O => \count[31]_i_3__6_n_0\
    );
\count[31]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF0FE0F0E000E"
    )
        port map (
      I0 => data0,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state1_carry__1_n_1\,
      I5 => \state1_inferred__0/i__carry__1_n_1\,
      O => \count[31]_i_4__6_n_0\
    );
\count[3]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_5,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(3)
    );
\count[4]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_4,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(4)
    );
\count[5]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(5)
    );
\count[6]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_6\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(6)
    );
\count[7]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_5\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(7)
    );
\count[8]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_4\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(8)
    );
\count[9]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_7\,
      I1 => \count[31]_i_4__6_n_0\,
      O => count(9)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(0),
      Q => \count_reg_n_0_[0]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[0]_i_3__6_n_7\,
      Q => count_reg(0),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[0]_i_12__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_17__6_n_0\,
      CO(3) => \count_reg[0]_i_12__6_n_0\,
      CO(2) => \count_reg[0]_i_12__6_n_1\,
      CO(1) => \count_reg[0]_i_12__6_n_2\,
      CO(0) => \count_reg[0]_i_12__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(24 downto 21),
      S(3 downto 0) => count_reg(24 downto 21)
    );
\count_reg[0]_i_13__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_12__6_n_0\,
      CO(3) => \count_reg[0]_i_13__6_n_0\,
      CO(2) => \count_reg[0]_i_13__6_n_1\,
      CO(1) => \count_reg[0]_i_13__6_n_2\,
      CO(0) => \count_reg[0]_i_13__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(28 downto 25),
      S(3 downto 0) => count_reg(28 downto 25)
    );
\count_reg[0]_i_14__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_13__6_n_0\,
      CO(3 downto 2) => \NLW_count_reg[0]_i_14__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_reg[0]_i_14__6_n_2\,
      CO(0) => \count_reg[0]_i_14__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[0]_i_14__6_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => count_reg(31 downto 29)
    );
\count_reg[0]_i_15__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_19__6_n_0\,
      CO(3) => \count_reg[0]_i_15__6_n_0\,
      CO(2) => \count_reg[0]_i_15__6_n_1\,
      CO(1) => \count_reg[0]_i_15__6_n_2\,
      CO(0) => \count_reg[0]_i_15__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3 downto 0) => count_reg(8 downto 5)
    );
\count_reg[0]_i_16__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_15__6_n_0\,
      CO(3) => \count_reg[0]_i_16__6_n_0\,
      CO(2) => \count_reg[0]_i_16__6_n_1\,
      CO(1) => \count_reg[0]_i_16__6_n_2\,
      CO(0) => \count_reg[0]_i_16__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3 downto 0) => count_reg(12 downto 9)
    );
\count_reg[0]_i_17__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_18__6_n_0\,
      CO(3) => \count_reg[0]_i_17__6_n_0\,
      CO(2) => \count_reg[0]_i_17__6_n_1\,
      CO(1) => \count_reg[0]_i_17__6_n_2\,
      CO(0) => \count_reg[0]_i_17__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3 downto 0) => count_reg(20 downto 17)
    );
\count_reg[0]_i_18__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_16__6_n_0\,
      CO(3) => \count_reg[0]_i_18__6_n_0\,
      CO(2) => \count_reg[0]_i_18__6_n_1\,
      CO(1) => \count_reg[0]_i_18__6_n_2\,
      CO(0) => \count_reg[0]_i_18__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3 downto 0) => count_reg(16 downto 13)
    );
\count_reg[0]_i_19__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_19__6_n_0\,
      CO(2) => \count_reg[0]_i_19__6_n_1\,
      CO(1) => \count_reg[0]_i_19__6_n_2\,
      CO(0) => \count_reg[0]_i_19__6_n_3\,
      CYINIT => count_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3 downto 0) => count_reg(4 downto 1)
    );
\count_reg[0]_i_3__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_3__6_n_0\,
      CO(2) => \count_reg[0]_i_3__6_n_1\,
      CO(1) => \count_reg[0]_i_3__6_n_2\,
      CO(0) => \count_reg[0]_i_3__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_3__6_n_4\,
      O(2) => \count_reg[0]_i_3__6_n_5\,
      O(1) => \count_reg[0]_i_3__6_n_6\,
      O(0) => \count_reg[0]_i_3__6_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => p_0_in(0)
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(10),
      Q => \count_reg_n_0_[10]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[8]_i_1__6_n_5\,
      Q => count_reg(10),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(11),
      Q => \count_reg_n_0_[11]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[8]_i_1__6_n_4\,
      Q => count_reg(11),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(12),
      Q => \count_reg_n_0_[12]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[12]_i_1__6_n_7\,
      Q => count_reg(12),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1__6_n_0\,
      CO(3) => \count_reg[12]_i_1__6_n_0\,
      CO(2) => \count_reg[12]_i_1__6_n_1\,
      CO(1) => \count_reg[12]_i_1__6_n_2\,
      CO(0) => \count_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1__6_n_4\,
      O(2) => \count_reg[12]_i_1__6_n_5\,
      O(1) => \count_reg[12]_i_1__6_n_6\,
      O(0) => \count_reg[12]_i_1__6_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(13),
      Q => \count_reg_n_0_[13]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[12]_i_1__6_n_6\,
      Q => count_reg(13),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(14),
      Q => \count_reg_n_0_[14]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[12]_i_1__6_n_5\,
      Q => count_reg(14),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(15),
      Q => \count_reg_n_0_[15]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[12]_i_1__6_n_4\,
      Q => count_reg(15),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(16),
      Q => \count_reg_n_0_[16]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[16]_i_1__6_n_7\,
      Q => count_reg(16),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1__6_n_0\,
      CO(3) => \count_reg[16]_i_1__6_n_0\,
      CO(2) => \count_reg[16]_i_1__6_n_1\,
      CO(1) => \count_reg[16]_i_1__6_n_2\,
      CO(0) => \count_reg[16]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1__6_n_4\,
      O(2) => \count_reg[16]_i_1__6_n_5\,
      O(1) => \count_reg[16]_i_1__6_n_6\,
      O(0) => \count_reg[16]_i_1__6_n_7\,
      S(3 downto 0) => count_reg(19 downto 16)
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(17),
      Q => \count_reg_n_0_[17]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[16]_i_1__6_n_6\,
      Q => count_reg(17),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(18),
      Q => \count_reg_n_0_[18]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[16]_i_1__6_n_5\,
      Q => count_reg(18),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(19),
      Q => \count_reg_n_0_[19]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[16]_i_1__6_n_4\,
      Q => count_reg(19),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[0]_i_3__6_n_6\,
      Q => count_reg(1),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(20),
      Q => \count_reg_n_0_[20]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[20]_i_1__6_n_7\,
      Q => count_reg(20),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[20]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1__6_n_0\,
      CO(3) => \count_reg[20]_i_1__6_n_0\,
      CO(2) => \count_reg[20]_i_1__6_n_1\,
      CO(1) => \count_reg[20]_i_1__6_n_2\,
      CO(0) => \count_reg[20]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[20]_i_1__6_n_4\,
      O(2) => \count_reg[20]_i_1__6_n_5\,
      O(1) => \count_reg[20]_i_1__6_n_6\,
      O(0) => \count_reg[20]_i_1__6_n_7\,
      S(3 downto 0) => count_reg(23 downto 20)
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(21),
      Q => \count_reg_n_0_[21]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[20]_i_1__6_n_6\,
      Q => count_reg(21),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(22),
      Q => \count_reg_n_0_[22]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[20]_i_1__6_n_5\,
      Q => count_reg(22),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(23),
      Q => \count_reg_n_0_[23]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[20]_i_1__6_n_4\,
      Q => count_reg(23),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(24),
      Q => \count_reg_n_0_[24]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[24]_i_1__6_n_7\,
      Q => count_reg(24),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[24]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1__6_n_0\,
      CO(3) => \count_reg[24]_i_1__6_n_0\,
      CO(2) => \count_reg[24]_i_1__6_n_1\,
      CO(1) => \count_reg[24]_i_1__6_n_2\,
      CO(0) => \count_reg[24]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[24]_i_1__6_n_4\,
      O(2) => \count_reg[24]_i_1__6_n_5\,
      O(1) => \count_reg[24]_i_1__6_n_6\,
      O(0) => \count_reg[24]_i_1__6_n_7\,
      S(3 downto 0) => count_reg(27 downto 24)
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(25),
      Q => \count_reg_n_0_[25]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[24]_i_1__6_n_6\,
      Q => count_reg(25),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(26),
      Q => \count_reg_n_0_[26]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[24]_i_1__6_n_5\,
      Q => count_reg(26),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(27),
      Q => \count_reg_n_0_[27]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[24]_i_1__6_n_4\,
      Q => count_reg(27),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(28),
      Q => \count_reg_n_0_[28]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[28]_i_1__6_n_7\,
      Q => count_reg(28),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[28]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1__6_n_0\,
      CO(3) => \NLW_count_reg[28]_i_1__6_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[28]_i_1__6_n_1\,
      CO(1) => \count_reg[28]_i_1__6_n_2\,
      CO(0) => \count_reg[28]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[28]_i_1__6_n_4\,
      O(2) => \count_reg[28]_i_1__6_n_5\,
      O(1) => \count_reg[28]_i_1__6_n_6\,
      O(0) => \count_reg[28]_i_1__6_n_7\,
      S(3 downto 0) => count_reg(31 downto 28)
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(29),
      Q => \count_reg_n_0_[29]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[28]_i_1__6_n_6\,
      Q => count_reg(29),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(2),
      Q => \count_reg_n_0_[2]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[0]_i_3__6_n_5\,
      Q => count_reg(2),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(30),
      Q => \count_reg_n_0_[30]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[28]_i_1__6_n_5\,
      Q => count_reg(30),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(31),
      Q => \count_reg_n_0_[31]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[28]_i_1__6_n_4\,
      Q => count_reg(31),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(3),
      Q => \count_reg_n_0_[3]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[0]_i_3__6_n_4\,
      Q => count_reg(3),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(4),
      Q => \count_reg_n_0_[4]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[4]_i_1__6_n_7\,
      Q => count_reg(4),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_3__6_n_0\,
      CO(3) => \count_reg[4]_i_1__6_n_0\,
      CO(2) => \count_reg[4]_i_1__6_n_1\,
      CO(1) => \count_reg[4]_i_1__6_n_2\,
      CO(0) => \count_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1__6_n_4\,
      O(2) => \count_reg[4]_i_1__6_n_5\,
      O(1) => \count_reg[4]_i_1__6_n_6\,
      O(0) => \count_reg[4]_i_1__6_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(5),
      Q => \count_reg_n_0_[5]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[4]_i_1__6_n_6\,
      Q => count_reg(5),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(6),
      Q => \count_reg_n_0_[6]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[4]_i_1__6_n_5\,
      Q => count_reg(6),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(7),
      Q => \count_reg_n_0_[7]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[4]_i_1__6_n_4\,
      Q => count_reg(7),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(8),
      Q => \count_reg_n_0_[8]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[8]_i_1__6_n_7\,
      Q => count_reg(8),
      R => \count[0]_i_1__18_n_0\
    );
\count_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1__6_n_0\,
      CO(3) => \count_reg[8]_i_1__6_n_0\,
      CO(2) => \count_reg[8]_i_1__6_n_1\,
      CO(1) => \count_reg[8]_i_1__6_n_2\,
      CO(0) => \count_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1__6_n_4\,
      O(2) => \count_reg[8]_i_1__6_n_5\,
      O(1) => \count_reg[8]_i_1__6_n_6\,
      O(0) => \count_reg[8]_i_1__6_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__6_n_0\,
      D => count(9),
      Q => \count_reg_n_0_[9]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_6,
      D => \count_reg[8]_i_1__6_n_6\,
      Q => count_reg(9),
      R => \count[0]_i_1__18_n_0\
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \i__carry__0_i_1__6_n_0\
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \i__carry__0_i_2__6_n_0\
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \i__carry__0_i_3__6_n_0\
    );
\i__carry__0_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \i__carry__0_i_4__6_n_0\
    );
\i__carry__1_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \i__carry__1_i_1__6_n_0\
    );
\i__carry__1_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \i__carry__1_i_2__6_n_0\
    );
\i__carry__1_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \i__carry__1_i_3__6_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(14),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(15),
      I4 => \state2_carry__0_n_4\,
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \amplitude0_carry__1_0\(13),
      I2 => state2_carry_n_5,
      I3 => \amplitude0_carry__1_0\(11),
      I4 => \amplitude0_carry__1_0\(12),
      I5 => state2_carry_n_4,
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \amplitude0_carry__1_0\(10),
      I2 => \count_reg_n_0_[0]\,
      I3 => \amplitude0_carry__1_0\(8),
      I4 => \amplitude0_carry__1_0\(9),
      I5 => state2_carry_n_7,
      O => \i__carry_i_4__6_n_0\
    );
multipy_signal: entity work.skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_15
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      O(1 downto 0) => O(1 downto 0),
      Q(7) => \amplitude_reg_n_0_[7]\,
      Q(6) => \amplitude_reg_n_0_[6]\,
      Q(5) => \amplitude_reg_n_0_[5]\,
      Q(4) => \amplitude_reg_n_0_[4]\,
      Q(3) => \amplitude_reg_n_0_[3]\,
      Q(2) => \amplitude_reg_n_0_[2]\,
      Q(1) => \amplitude_reg_n_0_[1]\,
      Q(0) => \amplitude_reg_n_0_[0]\,
      \bl.DSP48E_2_0\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_1\(0) => \bl.DSP48E_2_0\(0),
      \bl.DSP48E_2_2\ => \bl.DSP48E_2_1\,
      \mixedSigInt[11]_i_6\(3 downto 0) => \mixedSigInt[11]_i_6\(3 downto 0),
      \mixedSigInt[11]_i_6_0\(3 downto 0) => \mixedSigInt[11]_i_6_0\(3 downto 0),
      \mixedSigInt[11]_i_6_1\(3 downto 0) => \mixedSigInt[11]_i_6_1\(3 downto 0),
      \mixedSigInt_reg[11]\(3 downto 0) => \mixedSigInt_reg[11]\(3 downto 0),
      \mixedSigInt_reg[11]_0\(3 downto 0) => \mixedSigInt_reg[11]_0\(3 downto 0),
      \mixedSigInt_reg[11]_1\(3 downto 0) => \mixedSigInt_reg[11]_1\(3 downto 0),
      \mixedSigInt_reg[11]_2\(3 downto 0) => \mixedSigInt_reg[11]_2\(3 downto 0),
      \mixedSigInt_reg[11]_i_14\ => \mixedSigInt_reg[11]_i_14\,
      \mixedSigInt_reg[11]_i_14_0\ => \mixedSigInt_reg[11]_i_14_0\,
      \mixedSigInt_reg[11]_i_14_1\ => \mixedSigInt_reg[11]_i_14_1\,
      \mixedSigInt_reg[11]_i_14_2\ => \mixedSigInt_reg[11]_i_14_2\,
      \mixedSigInt_reg[11]_i_15\(3 downto 0) => \mixedSigInt_reg[11]_i_15\(3 downto 0),
      \mixedSigInt_reg[15]\(3 downto 0) => \mixedSigInt_reg[15]\(3 downto 0),
      \mixedSigInt_reg[15]_i_14\ => \mixedSigInt_reg[15]_i_14\,
      \mixedSigInt_reg[15]_i_14_0\ => \mixedSigInt_reg[15]_i_14_0\,
      \mixedSigInt_reg[15]_i_14_1\ => \mixedSigInt_reg[15]_i_14_1\,
      \mixedSigInt_reg[15]_i_14_2\ => \mixedSigInt_reg[15]_i_14_2\,
      \mixedSigInt_reg[15]_i_15\(3 downto 0) => \mixedSigInt_reg[15]_i_15\(3 downto 0),
      \mixedSigInt_reg[15]_i_15_0\(0) => \mixedSigInt_reg[15]_i_15_0\(0),
      \mixedSigInt_reg[19]_i_11\(0) => \mixedSigInt_reg[19]_i_11\(0),
      \mixedSigInt_reg[19]_i_11_0\(0) => \mixedSigInt_reg[19]_i_11_0\(0),
      \mixedSigInt_reg[7]\(2 downto 0) => \mixedSigInt_reg[7]\(2 downto 0),
      \mixedSigInt_reg[7]_0\(2 downto 0) => \mixedSigInt_reg[7]_0\(2 downto 0),
      \mixedSigInt_reg[7]_1\(2 downto 0) => \mixedSigInt_reg[7]_1\(2 downto 0),
      \mixedSigInt_reg[7]_i_23\ => \mixedSigInt_reg[7]_i_23\,
      \mixedSigInt_reg[7]_i_23_0\ => \mixedSigInt_reg[7]_i_23_0\,
      \mixedSigInt_reg[7]_i_24\(0) => \mixedSigInt_reg[7]_i_24\(0),
      s_axi_aclk => s_axi_aclk
    );
\nextIncSig_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3020"
    )
        port map (
      I0 => \count0__0\,
      I1 => \^prevstate_reg_0\,
      I2 => nextSample,
      I3 => nextIncSig_reg_n_0,
      O => \nextIncSig_i_1__6_n_0\
    );
nextIncSig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nextIncSig_i_1__6_n_0\,
      Q => nextIncSig_reg_n_0,
      R => \bl.DSP48E_2_1\
    );
prevState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prevState_reg_1,
      Q => \^prevstate_reg_0\,
      R => '0'
    );
state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state1_carry_n_0,
      CO(2) => state1_carry_n_1,
      CO(1) => state1_carry_n_2,
      CO(0) => state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \state1_carry_i_1__6_n_0\,
      S(2) => \state1_carry_i_2__6_n_0\,
      S(1) => \state1_carry_i_3__6_n_0\,
      S(0) => \state1_carry_i_4__6_n_0\
    );
\state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state1_carry_n_0,
      CO(3) => \state1_carry__0_n_0\,
      CO(2) => \state1_carry__0_n_1\,
      CO(1) => \state1_carry__0_n_2\,
      CO(0) => \state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state1_carry__0_i_1__6_n_0\,
      S(2) => \state1_carry__0_i_2__6_n_0\,
      S(1) => \state1_carry__0_i_3__6_n_0\,
      S(0) => \state1_carry__0_i_4__6_n_0\
    );
\state1_carry__0_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \state1_carry__0_i_1__6_n_0\
    );
\state1_carry__0_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \state1_carry__0_i_2__6_n_0\
    );
\state1_carry__0_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \state1_carry__0_i_3__6_n_0\
    );
\state1_carry__0_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \state1_carry__0_i_4__6_n_0\
    );
\state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_carry__0_n_0\,
      CO(3) => \NLW_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_carry__1_n_1\,
      CO(1) => \state1_carry__1_n_2\,
      CO(0) => \state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state1_carry__1_i_1__6_n_0\,
      S(1) => \state1_carry__1_i_2__6_n_0\,
      S(0) => \state1_carry__1_i_3__6_n_0\
    );
\state1_carry__1_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \state1_carry__1_i_1__6_n_0\
    );
\state1_carry__1_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \state1_carry__1_i_2__6_n_0\
    );
\state1_carry__1_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \state1_carry__1_i_3__6_n_0\
    );
\state1_carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \state1_carry_i_1__6_n_0\
    );
\state1_carry_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(6),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(7),
      I4 => \state2_carry__0_n_4\,
      O => \state1_carry_i_2__6_n_0\
    );
\state1_carry_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(5),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(4),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(3),
      O => \state1_carry_i_3__6_n_0\
    );
\state1_carry_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(2),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(0),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(1),
      O => \state1_carry_i_4__6_n_0\
    );
\state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__0/i__carry_n_0\,
      CO(2) => \state1_inferred__0/i__carry_n_1\,
      CO(1) => \state1_inferred__0/i__carry_n_2\,
      CO(0) => \state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__6_n_0\,
      S(2) => \i__carry_i_2__6_n_0\,
      S(1) => \i__carry_i_3__6_n_0\,
      S(0) => \i__carry_i_4__6_n_0\
    );
\state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry_n_0\,
      CO(3) => \state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__6_n_0\,
      S(2) => \i__carry__0_i_2__6_n_0\,
      S(1) => \i__carry__0_i_3__6_n_0\,
      S(0) => \i__carry__0_i_4__6_n_0\
    );
\state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_inferred__0/i__carry__1_n_1\,
      CO(1) => \state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__6_n_0\,
      S(1) => \i__carry__1_i_2__6_n_0\,
      S(0) => \i__carry__1_i_3__6_n_0\
    );
state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state2_carry_n_0,
      CO(2) => state2_carry_n_1,
      CO(1) => state2_carry_n_2,
      CO(0) => state2_carry_n_3,
      CYINIT => \count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => state2_carry_n_4,
      O(2) => state2_carry_n_5,
      O(1) => state2_carry_n_6,
      O(0) => state2_carry_n_7,
      S(3) => \count_reg_n_0_[4]\,
      S(2) => \count_reg_n_0_[3]\,
      S(1) => \count_reg_n_0_[2]\,
      S(0) => \count_reg_n_0_[1]\
    );
\state2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state2_carry_n_0,
      CO(3) => \state2_carry__0_n_0\,
      CO(2) => \state2_carry__0_n_1\,
      CO(1) => \state2_carry__0_n_2\,
      CO(0) => \state2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__0_n_4\,
      O(2) => \state2_carry__0_n_5\,
      O(1) => \state2_carry__0_n_6\,
      O(0) => \state2_carry__0_n_7\,
      S(3) => \count_reg_n_0_[8]\,
      S(2) => \count_reg_n_0_[7]\,
      S(1) => \count_reg_n_0_[6]\,
      S(0) => \count_reg_n_0_[5]\
    );
\state2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__0_n_0\,
      CO(3) => \state2_carry__1_n_0\,
      CO(2) => \state2_carry__1_n_1\,
      CO(1) => \state2_carry__1_n_2\,
      CO(0) => \state2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__1_n_4\,
      O(2) => \state2_carry__1_n_5\,
      O(1) => \state2_carry__1_n_6\,
      O(0) => \state2_carry__1_n_7\,
      S(3) => \count_reg_n_0_[12]\,
      S(2) => \count_reg_n_0_[11]\,
      S(1) => \count_reg_n_0_[10]\,
      S(0) => \count_reg_n_0_[9]\
    );
\state2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__1_n_0\,
      CO(3) => \state2_carry__2_n_0\,
      CO(2) => \state2_carry__2_n_1\,
      CO(1) => \state2_carry__2_n_2\,
      CO(0) => \state2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__2_n_4\,
      O(2) => \state2_carry__2_n_5\,
      O(1) => \state2_carry__2_n_6\,
      O(0) => \state2_carry__2_n_7\,
      S(3) => \count_reg_n_0_[16]\,
      S(2) => \count_reg_n_0_[15]\,
      S(1) => \count_reg_n_0_[14]\,
      S(0) => \count_reg_n_0_[13]\
    );
\state2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__2_n_0\,
      CO(3) => \state2_carry__3_n_0\,
      CO(2) => \state2_carry__3_n_1\,
      CO(1) => \state2_carry__3_n_2\,
      CO(0) => \state2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__3_n_4\,
      O(2) => \state2_carry__3_n_5\,
      O(1) => \state2_carry__3_n_6\,
      O(0) => \state2_carry__3_n_7\,
      S(3) => \count_reg_n_0_[20]\,
      S(2) => \count_reg_n_0_[19]\,
      S(1) => \count_reg_n_0_[18]\,
      S(0) => \count_reg_n_0_[17]\
    );
\state2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__3_n_0\,
      CO(3) => \state2_carry__4_n_0\,
      CO(2) => \state2_carry__4_n_1\,
      CO(1) => \state2_carry__4_n_2\,
      CO(0) => \state2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__4_n_4\,
      O(2) => \state2_carry__4_n_5\,
      O(1) => \state2_carry__4_n_6\,
      O(0) => \state2_carry__4_n_7\,
      S(3) => \count_reg_n_0_[24]\,
      S(2) => \count_reg_n_0_[23]\,
      S(1) => \count_reg_n_0_[22]\,
      S(0) => \count_reg_n_0_[21]\
    );
\state2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__4_n_0\,
      CO(3) => \state2_carry__5_n_0\,
      CO(2) => \state2_carry__5_n_1\,
      CO(1) => \state2_carry__5_n_2\,
      CO(0) => \state2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__5_n_4\,
      O(2) => \state2_carry__5_n_5\,
      O(1) => \state2_carry__5_n_6\,
      O(0) => \state2_carry__5_n_7\,
      S(3) => \count_reg_n_0_[28]\,
      S(2) => \count_reg_n_0_[27]\,
      S(1) => \count_reg_n_0_[26]\,
      S(0) => \count_reg_n_0_[25]\
    );
\state2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_state2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state2_carry__6_n_2\,
      CO(0) => \state2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state2_carry__6_O_UNCONNECTED\(3),
      O(2) => \state2_carry__6_n_5\,
      O(1) => \state2_carry__6_n_6\,
      O(0) => \state2_carry__6_n_7\,
      S(3) => '0',
      S(2) => \count_reg_n_0_[31]\,
      S(1) => \count_reg_n_0_[30]\,
      S(0) => \count_reg_n_0_[29]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_adsr_16 is
  port (
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_0 : out STD_LOGIC;
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bl.DSP48E_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_2\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_1 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \mixedSigInt_reg[19]_i_16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[19]_i_16_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_5 : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \amplitude_reg[4]_0\ : in STD_LOGIC;
    \amplitude0_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_adsr_16 : entity is "adsr";
end skrach_design_skrach_core_0_1_adsr_16;

architecture STRUCTURE of skrach_design_skrach_core_0_1_adsr_16 is
  signal \FSM_sequential_state[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8__5_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_1\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_3\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_3\ : STD_LOGIC;
  signal \amplitude0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_4__5_n_0\ : STD_LOGIC;
  signal amplitude0_carry_n_0 : STD_LOGIC;
  signal amplitude0_carry_n_1 : STD_LOGIC;
  signal amplitude0_carry_n_2 : STD_LOGIC;
  signal amplitude0_carry_n_3 : STD_LOGIC;
  signal amplitude0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \amplitude[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \amplitude[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \amplitude[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_3__5_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_2__5_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_3__5_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_4__5_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_2__5_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_3__5_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_4__5_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_2__5_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_3__5_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_10__5_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_3__5_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_4__5_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_5__5_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_6__5_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_7__5_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_8__4_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_9__5_n_0\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[0]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[1]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[2]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[3]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[4]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[5]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[6]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[7]\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count0__0\ : STD_LOGIC;
  signal \count[0]_i_10__5_n_0\ : STD_LOGIC;
  signal \count[0]_i_11__5_n_0\ : STD_LOGIC;
  signal \count[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \count[0]_i_6__5_n_0\ : STD_LOGIC;
  signal \count[0]_i_7__5_n_0\ : STD_LOGIC;
  signal \count[0]_i_8__5_n_0\ : STD_LOGIC;
  signal \count[0]_i_9__5_n_0\ : STD_LOGIC;
  signal \count[31]_i_1__5_n_0\ : STD_LOGIC;
  signal \count[31]_i_3__5_n_0\ : STD_LOGIC;
  signal \count[31]_i_4__5_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_reg[0]_i_12__5_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_12__5_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_12__5_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_12__5_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_13__5_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_13__5_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_13__5_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_13__5_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_14__5_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_14__5_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_15__5_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_15__5_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_15__5_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_15__5_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_16__5_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_16__5_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_16__5_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_16__5_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_17__5_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_17__5_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_17__5_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_17__5_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_18__5_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_18__5_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_18__5_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_18__5_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_19__5_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_19__5_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_19__5_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_19__5_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_3__5_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_3__5_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_3__5_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__5_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_3__5_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_3__5_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_3__5_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \count_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \count_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \count_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1__5_n_1\ : STD_LOGIC;
  signal \count_reg[20]_i_1__5_n_2\ : STD_LOGIC;
  signal \count_reg[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \count_reg[20]_i_1__5_n_4\ : STD_LOGIC;
  signal \count_reg[20]_i_1__5_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1__5_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1__5_n_7\ : STD_LOGIC;
  signal \count_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1__5_n_1\ : STD_LOGIC;
  signal \count_reg[24]_i_1__5_n_2\ : STD_LOGIC;
  signal \count_reg[24]_i_1__5_n_3\ : STD_LOGIC;
  signal \count_reg[24]_i_1__5_n_4\ : STD_LOGIC;
  signal \count_reg[24]_i_1__5_n_5\ : STD_LOGIC;
  signal \count_reg[24]_i_1__5_n_6\ : STD_LOGIC;
  signal \count_reg[24]_i_1__5_n_7\ : STD_LOGIC;
  signal \count_reg[28]_i_1__5_n_1\ : STD_LOGIC;
  signal \count_reg[28]_i_1__5_n_2\ : STD_LOGIC;
  signal \count_reg[28]_i_1__5_n_3\ : STD_LOGIC;
  signal \count_reg[28]_i_1__5_n_4\ : STD_LOGIC;
  signal \count_reg[28]_i_1__5_n_5\ : STD_LOGIC;
  signal \count_reg[28]_i_1__5_n_6\ : STD_LOGIC;
  signal \count_reg[28]_i_1__5_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[30]\ : STD_LOGIC;
  signal \count_reg_n_0_[31]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal \i__carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \nextIncSig_i_1__5_n_0\ : STD_LOGIC;
  signal nextIncSig_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^prevstate_reg_0\ : STD_LOGIC;
  signal \state1_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_1\ : STD_LOGIC;
  signal \state1_carry__0_n_2\ : STD_LOGIC;
  signal \state1_carry__0_n_3\ : STD_LOGIC;
  signal \state1_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \state1_carry__1_n_1\ : STD_LOGIC;
  signal \state1_carry__1_n_2\ : STD_LOGIC;
  signal \state1_carry__1_n_3\ : STD_LOGIC;
  signal \state1_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \state1_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \state1_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \state1_carry_i_4__5_n_0\ : STD_LOGIC;
  signal state1_carry_n_0 : STD_LOGIC;
  signal state1_carry_n_1 : STD_LOGIC;
  signal state1_carry_n_2 : STD_LOGIC;
  signal state1_carry_n_3 : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_0\ : STD_LOGIC;
  signal \state2_carry__0_n_1\ : STD_LOGIC;
  signal \state2_carry__0_n_2\ : STD_LOGIC;
  signal \state2_carry__0_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_4\ : STD_LOGIC;
  signal \state2_carry__0_n_5\ : STD_LOGIC;
  signal \state2_carry__0_n_6\ : STD_LOGIC;
  signal \state2_carry__0_n_7\ : STD_LOGIC;
  signal \state2_carry__1_n_0\ : STD_LOGIC;
  signal \state2_carry__1_n_1\ : STD_LOGIC;
  signal \state2_carry__1_n_2\ : STD_LOGIC;
  signal \state2_carry__1_n_3\ : STD_LOGIC;
  signal \state2_carry__1_n_4\ : STD_LOGIC;
  signal \state2_carry__1_n_5\ : STD_LOGIC;
  signal \state2_carry__1_n_6\ : STD_LOGIC;
  signal \state2_carry__1_n_7\ : STD_LOGIC;
  signal \state2_carry__2_n_0\ : STD_LOGIC;
  signal \state2_carry__2_n_1\ : STD_LOGIC;
  signal \state2_carry__2_n_2\ : STD_LOGIC;
  signal \state2_carry__2_n_3\ : STD_LOGIC;
  signal \state2_carry__2_n_4\ : STD_LOGIC;
  signal \state2_carry__2_n_5\ : STD_LOGIC;
  signal \state2_carry__2_n_6\ : STD_LOGIC;
  signal \state2_carry__2_n_7\ : STD_LOGIC;
  signal \state2_carry__3_n_0\ : STD_LOGIC;
  signal \state2_carry__3_n_1\ : STD_LOGIC;
  signal \state2_carry__3_n_2\ : STD_LOGIC;
  signal \state2_carry__3_n_3\ : STD_LOGIC;
  signal \state2_carry__3_n_4\ : STD_LOGIC;
  signal \state2_carry__3_n_5\ : STD_LOGIC;
  signal \state2_carry__3_n_6\ : STD_LOGIC;
  signal \state2_carry__3_n_7\ : STD_LOGIC;
  signal \state2_carry__4_n_0\ : STD_LOGIC;
  signal \state2_carry__4_n_1\ : STD_LOGIC;
  signal \state2_carry__4_n_2\ : STD_LOGIC;
  signal \state2_carry__4_n_3\ : STD_LOGIC;
  signal \state2_carry__4_n_4\ : STD_LOGIC;
  signal \state2_carry__4_n_5\ : STD_LOGIC;
  signal \state2_carry__4_n_6\ : STD_LOGIC;
  signal \state2_carry__4_n_7\ : STD_LOGIC;
  signal \state2_carry__5_n_0\ : STD_LOGIC;
  signal \state2_carry__5_n_1\ : STD_LOGIC;
  signal \state2_carry__5_n_2\ : STD_LOGIC;
  signal \state2_carry__5_n_3\ : STD_LOGIC;
  signal \state2_carry__5_n_4\ : STD_LOGIC;
  signal \state2_carry__5_n_5\ : STD_LOGIC;
  signal \state2_carry__5_n_6\ : STD_LOGIC;
  signal \state2_carry__5_n_7\ : STD_LOGIC;
  signal \state2_carry__6_n_2\ : STD_LOGIC;
  signal \state2_carry__6_n_3\ : STD_LOGIC;
  signal \state2_carry__6_n_5\ : STD_LOGIC;
  signal \state2_carry__6_n_6\ : STD_LOGIC;
  signal \state2_carry__6_n_7\ : STD_LOGIC;
  signal state2_carry_n_0 : STD_LOGIC;
  signal state2_carry_n_1 : STD_LOGIC;
  signal state2_carry_n_2 : STD_LOGIC;
  signal state2_carry_n_3 : STD_LOGIC;
  signal state2_carry_n_4 : STD_LOGIC;
  signal state2_carry_n_5 : STD_LOGIC;
  signal state2_carry_n_6 : STD_LOGIC;
  signal state2_carry_n_7 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_amplitude0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_amplitude0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[0]_i_14__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[0]_i_14__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[28]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4__5\ : label is "soft_lutpair256";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute SOFT_HLUTNM of \amplitude[0]_i_2__5\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \amplitude[0]_i_3__5\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \amplitude[1]_i_2__5\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \amplitude[2]_i_1__5\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \amplitude[2]_i_3__5\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \amplitude[3]_i_2__5\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \amplitude[5]_i_2__5\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \amplitude[5]_i_4__5\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \amplitude[7]_i_10__5\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \amplitude[7]_i_4__5\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \amplitude[7]_i_5__5\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \amplitude[7]_i_7__5\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \amplitude[7]_i_9__5\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \count[0]_i_1__5\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \count[10]_i_1__5\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \count[11]_i_1__5\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \count[12]_i_1__5\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \count[13]_i_1__5\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \count[14]_i_1__5\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \count[15]_i_1__5\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \count[16]_i_1__5\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \count[17]_i_1__5\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \count[18]_i_1__5\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \count[19]_i_1__5\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \count[1]_i_1__5\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \count[20]_i_1__5\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \count[21]_i_1__5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \count[22]_i_1__5\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \count[23]_i_1__5\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \count[24]_i_1__5\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \count[25]_i_1__5\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \count[26]_i_1__5\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \count[27]_i_1__5\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \count[28]_i_1__5\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \count[29]_i_1__5\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \count[2]_i_1__5\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \count[30]_i_1__5\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \count[31]_i_2__5\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \count[3]_i_1__5\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \count[4]_i_1__5\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \count[5]_i_1__5\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \count[6]_i_1__5\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \count[7]_i_1__5\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \count[8]_i_1__5\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \count[9]_i_1__5\ : label is "soft_lutpair270";
begin
  prevState_reg_0 <= \^prevstate_reg_0\;
\FSM_sequential_state[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77700805555A0AA"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__5_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__5_n_0\,
      O => \FSM_sequential_state[0]_i_1__5_n_0\
    );
\FSM_sequential_state[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF00FFA0F500"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__5_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__5_n_0\,
      O => \FSM_sequential_state[1]_i_1__5_n_0\
    );
\FSM_sequential_state[1]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_4__5_n_0\,
      I1 => \FSM_sequential_state[1]_i_5__5_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude_reg_n_0_[6]\,
      I4 => \amplitude_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_2__5_n_0\
    );
\FSM_sequential_state[1]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4500FFFF"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \FSM_sequential_state[1]_i_6__5_n_0\,
      I2 => \state1_inferred__0/i__carry__1_n_1\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_3__5_n_0\
    );
\FSM_sequential_state[1]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_0\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      O => \FSM_sequential_state[1]_i_4__5_n_0\
    );
\FSM_sequential_state[1]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \state1_carry__1_n_1\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[5]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_5__5_n_0\
    );
\FSM_sequential_state[1]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_7__5_n_0\,
      I1 => \FSM_sequential_state[1]_i_8__5_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude0_carry__1_0\(23),
      I4 => \amplitude_reg_n_0_[6]\,
      I5 => \amplitude0_carry__1_0\(22),
      O => \FSM_sequential_state[1]_i_6__5_n_0\
    );
\FSM_sequential_state[1]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(16),
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude0_carry__1_0\(17),
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude0_carry__1_0\(18),
      O => \FSM_sequential_state[1]_i_7__5_n_0\
    );
\FSM_sequential_state[1]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(19),
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[4]\,
      I3 => \amplitude0_carry__1_0\(20),
      I4 => \amplitude_reg_n_0_[5]\,
      I5 => \amplitude0_carry__1_0\(21),
      O => \FSM_sequential_state[1]_i_8__5_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__5_n_0\,
      Q => \state__0\(0),
      R => \bl.DSP48E_2_2\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__5_n_0\,
      Q => \state__0\(1),
      R => \bl.DSP48E_2_2\
    );
amplitude0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => amplitude0_carry_n_0,
      CO(2) => amplitude0_carry_n_1,
      CO(1) => amplitude0_carry_n_2,
      CO(0) => amplitude0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_amplitude0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \amplitude0_carry_i_1__5_n_0\,
      S(2) => \amplitude0_carry_i_2__5_n_0\,
      S(1) => \amplitude0_carry_i_3__5_n_0\,
      S(0) => \amplitude0_carry_i_4__5_n_0\
    );
\amplitude0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => amplitude0_carry_n_0,
      CO(3) => \amplitude0_carry__0_n_0\,
      CO(2) => \amplitude0_carry__0_n_1\,
      CO(1) => \amplitude0_carry__0_n_2\,
      CO(0) => \amplitude0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \amplitude0_carry__0_i_1__5_n_0\,
      S(2) => \amplitude0_carry__0_i_2__5_n_0\,
      S(1) => \amplitude0_carry__0_i_3__5_n_0\,
      S(0) => \amplitude0_carry__0_i_4__5_n_0\
    );
\amplitude0_carry__0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \state2_carry__4_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_7\,
      O => \amplitude0_carry__0_i_1__5_n_0\
    );
\amplitude0_carry__0_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \state2_carry__3_n_4\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__3_n_6\,
      O => \amplitude0_carry__0_i_2__5_n_0\
    );
\amplitude0_carry__0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \state2_carry__3_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__2_n_5\,
      O => \amplitude0_carry__0_i_3__5_n_0\
    );
\amplitude0_carry__0_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \state2_carry__2_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_4\,
      O => \amplitude0_carry__0_i_4__5_n_0\
    );
\amplitude0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \amplitude0_carry__0_n_0\,
      CO(3) => \NLW_amplitude0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => data0,
      CO(1) => \amplitude0_carry__1_n_2\,
      CO(0) => \amplitude0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \amplitude0_carry__1_i_1__5_n_0\,
      S(1) => \amplitude0_carry__1_i_2__5_n_0\,
      S(0) => \amplitude0_carry__1_i_3__5_n_0\
    );
\amplitude0_carry__1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(31),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \amplitude0_carry__1_i_1__5_n_0\
    );
\amplitude0_carry__1_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \state2_carry__6_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__5_n_5\,
      O => \amplitude0_carry__1_i_2__5_n_0\
    );
\amplitude0_carry__1_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \state2_carry__5_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_4\,
      O => \amplitude0_carry__1_i_3__5_n_0\
    );
\amplitude0_carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \state2_carry__1_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_7\,
      O => \amplitude0_carry_i_1__5_n_0\
    );
\amplitude0_carry_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(30),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(31),
      I4 => \state2_carry__0_n_4\,
      O => \amplitude0_carry_i_2__5_n_0\
    );
\amplitude0_carry_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(29),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(28),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(27),
      O => \amplitude0_carry_i_3__5_n_0\
    );
\amplitude0_carry_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(26),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(24),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(25),
      O => \amplitude0_carry_i_4__5_n_0\
    );
\amplitude[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FB00FB00BB00FB"
    )
        port map (
      I0 => \amplitude[0]_i_2__5_n_0\,
      I1 => \amplitude[0]_i_3__5_n_0\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg[4]_0\,
      I5 => \amplitude0_carry__1_0\(16),
      O => amplitude0_in(0)
    );
\amplitude[0]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_1\,
      O => \amplitude[0]_i_2__5_n_0\
    );
\amplitude[0]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \amplitude[0]_i_3__5_n_0\
    );
\amplitude[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFCFEEEFCFCEE"
    )
        port map (
      I0 => \amplitude[3]_i_2__5_n_0\,
      I1 => \amplitude[1]_i_2__5_n_0\,
      I2 => \amplitude[7]_i_7__5_n_0\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \count_reg[0]_0\,
      O => amplitude0_in(1)
    );
\amplitude[1]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \amplitude0_carry__1_0\(17),
      I2 => \state__0\(1),
      O => \amplitude[1]_i_2__5_n_0\
    );
\amplitude[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA900"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude[3]_i_2__5_n_0\,
      I4 => \amplitude[2]_i_2__5_n_0\,
      O => amplitude0_in(2)
    );
\amplitude[2]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[2]_i_3__5_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(18),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[2]_i_2__5_n_0\
    );
\amplitude[2]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      O => \amplitude[2]_i_3__5_n_0\
    );
\amplitude[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[1]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude[3]_i_2__5_n_0\,
      I5 => \amplitude[3]_i_3__5_n_0\,
      O => amplitude0_in(3)
    );
\amplitude[3]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F11"
    )
        port map (
      I0 => \count_reg[0]_1\,
      I1 => \state__0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state__0\(1),
      O => \amplitude[3]_i_2__5_n_0\
    );
\amplitude[3]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[3]_i_4__5_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(19),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[3]_i_3__5_n_0\
    );
\amplitude[3]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[3]_i_4__5_n_0\
    );
\amplitude[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAFFEAAA"
    )
        port map (
      I0 => \amplitude[4]_i_2__5_n_0\,
      I1 => \amplitude_reg[4]_0\,
      I2 => \amplitude0_carry__1_0\(20),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \amplitude[4]_i_3__4_n_0\,
      O => amplitude0_in(4)
    );
\amplitude[4]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \amplitude[3]_i_2__5_n_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_2__5_n_0\
    );
\amplitude[4]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000015555555"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_3__4_n_0\
    );
\amplitude[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F900"
    )
        port map (
      I0 => \amplitude[5]_i_2__5_n_0\,
      I1 => \amplitude_reg_n_0_[5]\,
      I2 => \count_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[5]_i_3__5_n_0\,
      O => amplitude0_in(5)
    );
\amplitude[5]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[5]_i_2__5_n_0\
    );
\amplitude[5]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude[5]_i_4__5_n_0\,
      I2 => \amplitude[3]_i_2__5_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(21),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[5]_i_3__5_n_0\
    );
\amplitude[5]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[3]\,
      O => \amplitude[5]_i_4__5_n_0\
    );
\amplitude[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BE00"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude[7]_i_6__5_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[6]_i_2__5_n_0\,
      O => amplitude0_in(6)
    );
\amplitude[6]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__5_n_0\,
      I2 => \amplitude[3]_i_2__5_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(22),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[6]_i_2__5_n_0\
    );
\amplitude[6]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[6]_i_3__5_n_0\
    );
\amplitude[7]_i_10__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__5_n_0\,
      O => \amplitude[7]_i_10__5_n_0\
    );
\amplitude[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008AAA8A"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \amplitude[7]_i_3__5_n_0\,
      I2 => \amplitude[7]_i_4__5_n_0\,
      I3 => \state__0\(0),
      I4 => \amplitude[7]_i_5__5_n_0\,
      O => \amplitude[7]_i_1__5_n_0\
    );
\amplitude[7]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007800"
    )
        port map (
      I0 => \amplitude[7]_i_6__5_n_0\,
      I1 => \amplitude_reg_n_0_[6]\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude[7]_i_7__5_n_0\,
      I4 => \count_reg[0]_0\,
      I5 => \amplitude[7]_i_8__4_n_0\,
      O => amplitude0_in(7)
    );
\amplitude[7]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \amplitude[7]_i_9__5_n_0\,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => data0,
      I4 => \count_reg[0]_1\,
      O => \amplitude[7]_i_3__5_n_0\
    );
\amplitude[7]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state1_inferred__0/i__carry__1_n_1\,
      O => \amplitude[7]_i_4__5_n_0\
    );
\amplitude[7]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state1_carry__1_n_1\,
      I3 => \count_reg[0]_0\,
      O => \amplitude[7]_i_5__5_n_0\
    );
\amplitude[7]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[7]_i_6__5_n_0\
    );
\amplitude[7]_i_7__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \amplitude[7]_i_7__5_n_0\
    );
\amplitude[7]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \amplitude0_carry__1_0\(23),
      I2 => \amplitude_reg[4]_0\,
      I3 => \amplitude_reg_n_0_[7]\,
      I4 => \amplitude[7]_i_10__5_n_0\,
      I5 => \amplitude[3]_i_2__5_n_0\,
      O => \amplitude[7]_i_8__4_n_0\
    );
\amplitude[7]_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \amplitude_reg_n_0_[7]\,
      I1 => \amplitude[6]_i_3__5_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      O => \amplitude[7]_i_9__5_n_0\
    );
\amplitude_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__5_n_0\,
      D => amplitude0_in(0),
      Q => \amplitude_reg_n_0_[0]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__5_n_0\,
      D => amplitude0_in(1),
      Q => \amplitude_reg_n_0_[1]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__5_n_0\,
      D => amplitude0_in(2),
      Q => \amplitude_reg_n_0_[2]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__5_n_0\,
      D => amplitude0_in(3),
      Q => \amplitude_reg_n_0_[3]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__5_n_0\,
      D => amplitude0_in(4),
      Q => \amplitude_reg_n_0_[4]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__5_n_0\,
      D => amplitude0_in(5),
      Q => \amplitude_reg_n_0_[5]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__5_n_0\,
      D => amplitude0_in(6),
      Q => \amplitude_reg_n_0_[6]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__5_n_0\,
      D => amplitude0_in(7),
      Q => \amplitude_reg_n_0_[7]\,
      R => \bl.DSP48E_2_2\
    );
\count[0]_i_10__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(30),
      I1 => p_0_in(31),
      O => \count[0]_i_10__5_n_0\
    );
\count[0]_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => count_reg(0),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => p_0_in(5),
      O => \count[0]_i_11__5_n_0\
    );
\count[0]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \count0__0\,
      I1 => nextSample,
      I2 => \^prevstate_reg_0\,
      I3 => s_axi_aresetn,
      O => \count[0]_i_1__17_n_0\
    );
\count[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(0)
    );
\count[0]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count[0]_i_6__5_n_0\,
      I1 => \count[0]_i_7__5_n_0\,
      I2 => \count[0]_i_8__5_n_0\,
      I3 => \count[0]_i_9__5_n_0\,
      I4 => \count[0]_i_10__5_n_0\,
      I5 => \count[0]_i_11__5_n_0\,
      O => \count0__0\
    );
\count[0]_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => p_0_in(0)
    );
\count[0]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_0_in(25),
      I2 => p_0_in(26),
      I3 => p_0_in(27),
      I4 => p_0_in(28),
      I5 => p_0_in(29),
      O => \count[0]_i_6__5_n_0\
    );
\count[0]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_0_in(9),
      I4 => p_0_in(10),
      I5 => p_0_in(11),
      O => \count[0]_i_7__5_n_0\
    );
\count[0]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_0_in(19),
      I2 => p_0_in(20),
      I3 => p_0_in(21),
      I4 => p_0_in(22),
      I5 => p_0_in(23),
      O => \count[0]_i_8__5_n_0\
    );
\count[0]_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      I4 => p_0_in(16),
      I5 => p_0_in(17),
      O => \count[0]_i_9__5_n_0\
    );
\count[10]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(10)
    );
\count[11]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_5\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(11)
    );
\count[12]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_4\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(12)
    );
\count[13]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(13)
    );
\count[14]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_6\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(14)
    );
\count[15]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_5\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(15)
    );
\count[16]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(16)
    );
\count[17]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_7\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(17)
    );
\count[18]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_6\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(18)
    );
\count[19]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(19)
    );
\count[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_7,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(1)
    );
\count[20]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_4\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(20)
    );
\count[21]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_7\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(21)
    );
\count[22]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(22)
    );
\count[23]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_5\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(23)
    );
\count[24]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_4\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(24)
    );
\count[25]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(25)
    );
\count[26]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_6\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(26)
    );
\count[27]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_5\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(27)
    );
\count[28]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(28)
    );
\count[29]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_7\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(29)
    );
\count[2]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(2)
    );
\count[30]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_6\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(30)
    );
\count[31]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \count[31]_i_3__5_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \count_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[1]_0\(0),
      O => \count[31]_i_1__5_n_0\
    );
\count[31]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_5\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(31)
    );
\count[31]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0202"
    )
        port map (
      I0 => \amplitude[7]_i_9__5_n_0\,
      I1 => \count_reg[0]_1\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg[4]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\(0),
      I5 => \state__0\(0),
      O => \count[31]_i_3__5_n_0\
    );
\count[31]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF0FE0F0E000E"
    )
        port map (
      I0 => data0,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state1_carry__1_n_1\,
      I5 => \state1_inferred__0/i__carry__1_n_1\,
      O => \count[31]_i_4__5_n_0\
    );
\count[3]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_5,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(3)
    );
\count[4]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_4,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(4)
    );
\count[5]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(5)
    );
\count[6]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_6\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(6)
    );
\count[7]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_5\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(7)
    );
\count[8]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_4\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(8)
    );
\count[9]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_7\,
      I1 => \count[31]_i_4__5_n_0\,
      O => count(9)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(0),
      Q => \count_reg_n_0_[0]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[0]_i_3__5_n_7\,
      Q => count_reg(0),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[0]_i_12__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_17__5_n_0\,
      CO(3) => \count_reg[0]_i_12__5_n_0\,
      CO(2) => \count_reg[0]_i_12__5_n_1\,
      CO(1) => \count_reg[0]_i_12__5_n_2\,
      CO(0) => \count_reg[0]_i_12__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(24 downto 21),
      S(3 downto 0) => count_reg(24 downto 21)
    );
\count_reg[0]_i_13__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_12__5_n_0\,
      CO(3) => \count_reg[0]_i_13__5_n_0\,
      CO(2) => \count_reg[0]_i_13__5_n_1\,
      CO(1) => \count_reg[0]_i_13__5_n_2\,
      CO(0) => \count_reg[0]_i_13__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(28 downto 25),
      S(3 downto 0) => count_reg(28 downto 25)
    );
\count_reg[0]_i_14__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_13__5_n_0\,
      CO(3 downto 2) => \NLW_count_reg[0]_i_14__5_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_reg[0]_i_14__5_n_2\,
      CO(0) => \count_reg[0]_i_14__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[0]_i_14__5_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => count_reg(31 downto 29)
    );
\count_reg[0]_i_15__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_19__5_n_0\,
      CO(3) => \count_reg[0]_i_15__5_n_0\,
      CO(2) => \count_reg[0]_i_15__5_n_1\,
      CO(1) => \count_reg[0]_i_15__5_n_2\,
      CO(0) => \count_reg[0]_i_15__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3 downto 0) => count_reg(8 downto 5)
    );
\count_reg[0]_i_16__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_15__5_n_0\,
      CO(3) => \count_reg[0]_i_16__5_n_0\,
      CO(2) => \count_reg[0]_i_16__5_n_1\,
      CO(1) => \count_reg[0]_i_16__5_n_2\,
      CO(0) => \count_reg[0]_i_16__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3 downto 0) => count_reg(12 downto 9)
    );
\count_reg[0]_i_17__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_18__5_n_0\,
      CO(3) => \count_reg[0]_i_17__5_n_0\,
      CO(2) => \count_reg[0]_i_17__5_n_1\,
      CO(1) => \count_reg[0]_i_17__5_n_2\,
      CO(0) => \count_reg[0]_i_17__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3 downto 0) => count_reg(20 downto 17)
    );
\count_reg[0]_i_18__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_16__5_n_0\,
      CO(3) => \count_reg[0]_i_18__5_n_0\,
      CO(2) => \count_reg[0]_i_18__5_n_1\,
      CO(1) => \count_reg[0]_i_18__5_n_2\,
      CO(0) => \count_reg[0]_i_18__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3 downto 0) => count_reg(16 downto 13)
    );
\count_reg[0]_i_19__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_19__5_n_0\,
      CO(2) => \count_reg[0]_i_19__5_n_1\,
      CO(1) => \count_reg[0]_i_19__5_n_2\,
      CO(0) => \count_reg[0]_i_19__5_n_3\,
      CYINIT => count_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3 downto 0) => count_reg(4 downto 1)
    );
\count_reg[0]_i_3__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_3__5_n_0\,
      CO(2) => \count_reg[0]_i_3__5_n_1\,
      CO(1) => \count_reg[0]_i_3__5_n_2\,
      CO(0) => \count_reg[0]_i_3__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_3__5_n_4\,
      O(2) => \count_reg[0]_i_3__5_n_5\,
      O(1) => \count_reg[0]_i_3__5_n_6\,
      O(0) => \count_reg[0]_i_3__5_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => p_0_in(0)
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(10),
      Q => \count_reg_n_0_[10]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[8]_i_1__5_n_5\,
      Q => count_reg(10),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(11),
      Q => \count_reg_n_0_[11]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[8]_i_1__5_n_4\,
      Q => count_reg(11),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(12),
      Q => \count_reg_n_0_[12]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[12]_i_1__5_n_7\,
      Q => count_reg(12),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1__5_n_0\,
      CO(3) => \count_reg[12]_i_1__5_n_0\,
      CO(2) => \count_reg[12]_i_1__5_n_1\,
      CO(1) => \count_reg[12]_i_1__5_n_2\,
      CO(0) => \count_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1__5_n_4\,
      O(2) => \count_reg[12]_i_1__5_n_5\,
      O(1) => \count_reg[12]_i_1__5_n_6\,
      O(0) => \count_reg[12]_i_1__5_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(13),
      Q => \count_reg_n_0_[13]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[12]_i_1__5_n_6\,
      Q => count_reg(13),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(14),
      Q => \count_reg_n_0_[14]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[12]_i_1__5_n_5\,
      Q => count_reg(14),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(15),
      Q => \count_reg_n_0_[15]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[12]_i_1__5_n_4\,
      Q => count_reg(15),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(16),
      Q => \count_reg_n_0_[16]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[16]_i_1__5_n_7\,
      Q => count_reg(16),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1__5_n_0\,
      CO(3) => \count_reg[16]_i_1__5_n_0\,
      CO(2) => \count_reg[16]_i_1__5_n_1\,
      CO(1) => \count_reg[16]_i_1__5_n_2\,
      CO(0) => \count_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1__5_n_4\,
      O(2) => \count_reg[16]_i_1__5_n_5\,
      O(1) => \count_reg[16]_i_1__5_n_6\,
      O(0) => \count_reg[16]_i_1__5_n_7\,
      S(3 downto 0) => count_reg(19 downto 16)
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(17),
      Q => \count_reg_n_0_[17]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[16]_i_1__5_n_6\,
      Q => count_reg(17),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(18),
      Q => \count_reg_n_0_[18]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[16]_i_1__5_n_5\,
      Q => count_reg(18),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(19),
      Q => \count_reg_n_0_[19]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[16]_i_1__5_n_4\,
      Q => count_reg(19),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[0]_i_3__5_n_6\,
      Q => count_reg(1),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(20),
      Q => \count_reg_n_0_[20]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[20]_i_1__5_n_7\,
      Q => count_reg(20),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1__5_n_0\,
      CO(3) => \count_reg[20]_i_1__5_n_0\,
      CO(2) => \count_reg[20]_i_1__5_n_1\,
      CO(1) => \count_reg[20]_i_1__5_n_2\,
      CO(0) => \count_reg[20]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[20]_i_1__5_n_4\,
      O(2) => \count_reg[20]_i_1__5_n_5\,
      O(1) => \count_reg[20]_i_1__5_n_6\,
      O(0) => \count_reg[20]_i_1__5_n_7\,
      S(3 downto 0) => count_reg(23 downto 20)
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(21),
      Q => \count_reg_n_0_[21]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[20]_i_1__5_n_6\,
      Q => count_reg(21),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(22),
      Q => \count_reg_n_0_[22]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[20]_i_1__5_n_5\,
      Q => count_reg(22),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(23),
      Q => \count_reg_n_0_[23]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[20]_i_1__5_n_4\,
      Q => count_reg(23),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(24),
      Q => \count_reg_n_0_[24]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[24]_i_1__5_n_7\,
      Q => count_reg(24),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[24]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1__5_n_0\,
      CO(3) => \count_reg[24]_i_1__5_n_0\,
      CO(2) => \count_reg[24]_i_1__5_n_1\,
      CO(1) => \count_reg[24]_i_1__5_n_2\,
      CO(0) => \count_reg[24]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[24]_i_1__5_n_4\,
      O(2) => \count_reg[24]_i_1__5_n_5\,
      O(1) => \count_reg[24]_i_1__5_n_6\,
      O(0) => \count_reg[24]_i_1__5_n_7\,
      S(3 downto 0) => count_reg(27 downto 24)
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(25),
      Q => \count_reg_n_0_[25]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[24]_i_1__5_n_6\,
      Q => count_reg(25),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(26),
      Q => \count_reg_n_0_[26]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[24]_i_1__5_n_5\,
      Q => count_reg(26),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(27),
      Q => \count_reg_n_0_[27]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[24]_i_1__5_n_4\,
      Q => count_reg(27),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(28),
      Q => \count_reg_n_0_[28]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[28]_i_1__5_n_7\,
      Q => count_reg(28),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[28]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1__5_n_0\,
      CO(3) => \NLW_count_reg[28]_i_1__5_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[28]_i_1__5_n_1\,
      CO(1) => \count_reg[28]_i_1__5_n_2\,
      CO(0) => \count_reg[28]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[28]_i_1__5_n_4\,
      O(2) => \count_reg[28]_i_1__5_n_5\,
      O(1) => \count_reg[28]_i_1__5_n_6\,
      O(0) => \count_reg[28]_i_1__5_n_7\,
      S(3 downto 0) => count_reg(31 downto 28)
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(29),
      Q => \count_reg_n_0_[29]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[28]_i_1__5_n_6\,
      Q => count_reg(29),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(2),
      Q => \count_reg_n_0_[2]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[0]_i_3__5_n_5\,
      Q => count_reg(2),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(30),
      Q => \count_reg_n_0_[30]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[28]_i_1__5_n_5\,
      Q => count_reg(30),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(31),
      Q => \count_reg_n_0_[31]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[28]_i_1__5_n_4\,
      Q => count_reg(31),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(3),
      Q => \count_reg_n_0_[3]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[0]_i_3__5_n_4\,
      Q => count_reg(3),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(4),
      Q => \count_reg_n_0_[4]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[4]_i_1__5_n_7\,
      Q => count_reg(4),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_3__5_n_0\,
      CO(3) => \count_reg[4]_i_1__5_n_0\,
      CO(2) => \count_reg[4]_i_1__5_n_1\,
      CO(1) => \count_reg[4]_i_1__5_n_2\,
      CO(0) => \count_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1__5_n_4\,
      O(2) => \count_reg[4]_i_1__5_n_5\,
      O(1) => \count_reg[4]_i_1__5_n_6\,
      O(0) => \count_reg[4]_i_1__5_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(5),
      Q => \count_reg_n_0_[5]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[4]_i_1__5_n_6\,
      Q => count_reg(5),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(6),
      Q => \count_reg_n_0_[6]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[4]_i_1__5_n_5\,
      Q => count_reg(6),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(7),
      Q => \count_reg_n_0_[7]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[4]_i_1__5_n_4\,
      Q => count_reg(7),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(8),
      Q => \count_reg_n_0_[8]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[8]_i_1__5_n_7\,
      Q => count_reg(8),
      R => \count[0]_i_1__17_n_0\
    );
\count_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1__5_n_0\,
      CO(3) => \count_reg[8]_i_1__5_n_0\,
      CO(2) => \count_reg[8]_i_1__5_n_1\,
      CO(1) => \count_reg[8]_i_1__5_n_2\,
      CO(0) => \count_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1__5_n_4\,
      O(2) => \count_reg[8]_i_1__5_n_5\,
      O(1) => \count_reg[8]_i_1__5_n_6\,
      O(0) => \count_reg[8]_i_1__5_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__5_n_0\,
      D => count(9),
      Q => \count_reg_n_0_[9]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_5,
      D => \count_reg[8]_i_1__5_n_6\,
      Q => count_reg(9),
      R => \count[0]_i_1__17_n_0\
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \i__carry__0_i_1__5_n_0\
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \i__carry__0_i_2__5_n_0\
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \i__carry__0_i_3__5_n_0\
    );
\i__carry__0_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \i__carry__0_i_4__5_n_0\
    );
\i__carry__1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \i__carry__1_i_1__5_n_0\
    );
\i__carry__1_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \i__carry__1_i_2__5_n_0\
    );
\i__carry__1_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \i__carry__1_i_3__5_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(14),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(15),
      I4 => \state2_carry__0_n_4\,
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \amplitude0_carry__1_0\(13),
      I2 => state2_carry_n_5,
      I3 => \amplitude0_carry__1_0\(11),
      I4 => \amplitude0_carry__1_0\(12),
      I5 => state2_carry_n_4,
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \amplitude0_carry__1_0\(10),
      I2 => \count_reg_n_0_[0]\,
      I3 => \amplitude0_carry__1_0\(8),
      I4 => \amplitude0_carry__1_0\(9),
      I5 => state2_carry_n_7,
      O => \i__carry_i_4__5_n_0\
    );
multipy_signal: entity work.skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_20
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(7) => \amplitude_reg_n_0_[7]\,
      Q(6) => \amplitude_reg_n_0_[6]\,
      Q(5) => \amplitude_reg_n_0_[5]\,
      Q(4) => \amplitude_reg_n_0_[4]\,
      Q(3) => \amplitude_reg_n_0_[3]\,
      Q(2) => \amplitude_reg_n_0_[2]\,
      Q(1) => \amplitude_reg_n_0_[1]\,
      Q(0) => \amplitude_reg_n_0_[0]\,
      \bl.DSP48E_2_0\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_1\(0) => \bl.DSP48E_2_0\(0),
      \bl.DSP48E_2_2\(0) => \bl.DSP48E_2_1\(0),
      \bl.DSP48E_2_3\ => \bl.DSP48E_2_2\,
      \mixedSigInt_reg[19]_i_16\(1 downto 0) => \mixedSigInt_reg[19]_i_16\(1 downto 0),
      \mixedSigInt_reg[19]_i_16_0\(1 downto 0) => \mixedSigInt_reg[19]_i_16_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\nextIncSig_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3020"
    )
        port map (
      I0 => \count0__0\,
      I1 => \^prevstate_reg_0\,
      I2 => nextSample,
      I3 => nextIncSig_reg_n_0,
      O => \nextIncSig_i_1__5_n_0\
    );
nextIncSig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nextIncSig_i_1__5_n_0\,
      Q => nextIncSig_reg_n_0,
      R => \bl.DSP48E_2_2\
    );
prevState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prevState_reg_1,
      Q => \^prevstate_reg_0\,
      R => '0'
    );
state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state1_carry_n_0,
      CO(2) => state1_carry_n_1,
      CO(1) => state1_carry_n_2,
      CO(0) => state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \state1_carry_i_1__5_n_0\,
      S(2) => \state1_carry_i_2__5_n_0\,
      S(1) => \state1_carry_i_3__5_n_0\,
      S(0) => \state1_carry_i_4__5_n_0\
    );
\state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state1_carry_n_0,
      CO(3) => \state1_carry__0_n_0\,
      CO(2) => \state1_carry__0_n_1\,
      CO(1) => \state1_carry__0_n_2\,
      CO(0) => \state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state1_carry__0_i_1__5_n_0\,
      S(2) => \state1_carry__0_i_2__5_n_0\,
      S(1) => \state1_carry__0_i_3__5_n_0\,
      S(0) => \state1_carry__0_i_4__5_n_0\
    );
\state1_carry__0_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \state1_carry__0_i_1__5_n_0\
    );
\state1_carry__0_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \state1_carry__0_i_2__5_n_0\
    );
\state1_carry__0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \state1_carry__0_i_3__5_n_0\
    );
\state1_carry__0_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \state1_carry__0_i_4__5_n_0\
    );
\state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_carry__0_n_0\,
      CO(3) => \NLW_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_carry__1_n_1\,
      CO(1) => \state1_carry__1_n_2\,
      CO(0) => \state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state1_carry__1_i_1__5_n_0\,
      S(1) => \state1_carry__1_i_2__5_n_0\,
      S(0) => \state1_carry__1_i_3__5_n_0\
    );
\state1_carry__1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \state1_carry__1_i_1__5_n_0\
    );
\state1_carry__1_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \state1_carry__1_i_2__5_n_0\
    );
\state1_carry__1_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \state1_carry__1_i_3__5_n_0\
    );
\state1_carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \state1_carry_i_1__5_n_0\
    );
\state1_carry_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(6),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(7),
      I4 => \state2_carry__0_n_4\,
      O => \state1_carry_i_2__5_n_0\
    );
\state1_carry_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(5),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(4),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(3),
      O => \state1_carry_i_3__5_n_0\
    );
\state1_carry_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(2),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(0),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(1),
      O => \state1_carry_i_4__5_n_0\
    );
\state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__0/i__carry_n_0\,
      CO(2) => \state1_inferred__0/i__carry_n_1\,
      CO(1) => \state1_inferred__0/i__carry_n_2\,
      CO(0) => \state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__5_n_0\,
      S(2) => \i__carry_i_2__5_n_0\,
      S(1) => \i__carry_i_3__5_n_0\,
      S(0) => \i__carry_i_4__5_n_0\
    );
\state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry_n_0\,
      CO(3) => \state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__5_n_0\,
      S(2) => \i__carry__0_i_2__5_n_0\,
      S(1) => \i__carry__0_i_3__5_n_0\,
      S(0) => \i__carry__0_i_4__5_n_0\
    );
\state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_inferred__0/i__carry__1_n_1\,
      CO(1) => \state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__5_n_0\,
      S(1) => \i__carry__1_i_2__5_n_0\,
      S(0) => \i__carry__1_i_3__5_n_0\
    );
state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state2_carry_n_0,
      CO(2) => state2_carry_n_1,
      CO(1) => state2_carry_n_2,
      CO(0) => state2_carry_n_3,
      CYINIT => \count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => state2_carry_n_4,
      O(2) => state2_carry_n_5,
      O(1) => state2_carry_n_6,
      O(0) => state2_carry_n_7,
      S(3) => \count_reg_n_0_[4]\,
      S(2) => \count_reg_n_0_[3]\,
      S(1) => \count_reg_n_0_[2]\,
      S(0) => \count_reg_n_0_[1]\
    );
\state2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state2_carry_n_0,
      CO(3) => \state2_carry__0_n_0\,
      CO(2) => \state2_carry__0_n_1\,
      CO(1) => \state2_carry__0_n_2\,
      CO(0) => \state2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__0_n_4\,
      O(2) => \state2_carry__0_n_5\,
      O(1) => \state2_carry__0_n_6\,
      O(0) => \state2_carry__0_n_7\,
      S(3) => \count_reg_n_0_[8]\,
      S(2) => \count_reg_n_0_[7]\,
      S(1) => \count_reg_n_0_[6]\,
      S(0) => \count_reg_n_0_[5]\
    );
\state2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__0_n_0\,
      CO(3) => \state2_carry__1_n_0\,
      CO(2) => \state2_carry__1_n_1\,
      CO(1) => \state2_carry__1_n_2\,
      CO(0) => \state2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__1_n_4\,
      O(2) => \state2_carry__1_n_5\,
      O(1) => \state2_carry__1_n_6\,
      O(0) => \state2_carry__1_n_7\,
      S(3) => \count_reg_n_0_[12]\,
      S(2) => \count_reg_n_0_[11]\,
      S(1) => \count_reg_n_0_[10]\,
      S(0) => \count_reg_n_0_[9]\
    );
\state2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__1_n_0\,
      CO(3) => \state2_carry__2_n_0\,
      CO(2) => \state2_carry__2_n_1\,
      CO(1) => \state2_carry__2_n_2\,
      CO(0) => \state2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__2_n_4\,
      O(2) => \state2_carry__2_n_5\,
      O(1) => \state2_carry__2_n_6\,
      O(0) => \state2_carry__2_n_7\,
      S(3) => \count_reg_n_0_[16]\,
      S(2) => \count_reg_n_0_[15]\,
      S(1) => \count_reg_n_0_[14]\,
      S(0) => \count_reg_n_0_[13]\
    );
\state2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__2_n_0\,
      CO(3) => \state2_carry__3_n_0\,
      CO(2) => \state2_carry__3_n_1\,
      CO(1) => \state2_carry__3_n_2\,
      CO(0) => \state2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__3_n_4\,
      O(2) => \state2_carry__3_n_5\,
      O(1) => \state2_carry__3_n_6\,
      O(0) => \state2_carry__3_n_7\,
      S(3) => \count_reg_n_0_[20]\,
      S(2) => \count_reg_n_0_[19]\,
      S(1) => \count_reg_n_0_[18]\,
      S(0) => \count_reg_n_0_[17]\
    );
\state2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__3_n_0\,
      CO(3) => \state2_carry__4_n_0\,
      CO(2) => \state2_carry__4_n_1\,
      CO(1) => \state2_carry__4_n_2\,
      CO(0) => \state2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__4_n_4\,
      O(2) => \state2_carry__4_n_5\,
      O(1) => \state2_carry__4_n_6\,
      O(0) => \state2_carry__4_n_7\,
      S(3) => \count_reg_n_0_[24]\,
      S(2) => \count_reg_n_0_[23]\,
      S(1) => \count_reg_n_0_[22]\,
      S(0) => \count_reg_n_0_[21]\
    );
\state2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__4_n_0\,
      CO(3) => \state2_carry__5_n_0\,
      CO(2) => \state2_carry__5_n_1\,
      CO(1) => \state2_carry__5_n_2\,
      CO(0) => \state2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__5_n_4\,
      O(2) => \state2_carry__5_n_5\,
      O(1) => \state2_carry__5_n_6\,
      O(0) => \state2_carry__5_n_7\,
      S(3) => \count_reg_n_0_[28]\,
      S(2) => \count_reg_n_0_[27]\,
      S(1) => \count_reg_n_0_[26]\,
      S(0) => \count_reg_n_0_[25]\
    );
\state2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_state2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state2_carry__6_n_2\,
      CO(0) => \state2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state2_carry__6_O_UNCONNECTED\(3),
      O(2) => \state2_carry__6_n_5\,
      O(1) => \state2_carry__6_n_6\,
      O(0) => \state2_carry__6_n_7\,
      S(3) => '0',
      S(2) => \count_reg_n_0_[31]\,
      S(1) => \count_reg_n_0_[30]\,
      S(0) => \count_reg_n_0_[29]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_adsr_21 is
  port (
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_0 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_1 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    count02_out_4 : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \amplitude_reg[4]_0\ : in STD_LOGIC;
    \amplitude0_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_adsr_21 : entity is "adsr";
end skrach_design_skrach_core_0_1_adsr_21;

architecture STRUCTURE of skrach_design_skrach_core_0_1_adsr_21 is
  signal \FSM_sequential_state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8__4_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_1\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_3\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_3\ : STD_LOGIC;
  signal \amplitude0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_4__4_n_0\ : STD_LOGIC;
  signal amplitude0_carry_n_0 : STD_LOGIC;
  signal amplitude0_carry_n_1 : STD_LOGIC;
  signal amplitude0_carry_n_2 : STD_LOGIC;
  signal amplitude0_carry_n_3 : STD_LOGIC;
  signal amplitude0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \amplitude[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \amplitude[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \amplitude[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_3__4_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_2__4_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_3__4_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_4__4_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_2__4_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_3__4_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_4__4_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_3__4_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_10__4_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_4__4_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_5__4_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_6__4_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_7__4_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_8__3_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_9__4_n_0\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[0]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[1]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[2]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[3]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[4]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[5]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[6]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[7]\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count0__0\ : STD_LOGIC;
  signal \count[0]_i_10__4_n_0\ : STD_LOGIC;
  signal \count[0]_i_11__4_n_0\ : STD_LOGIC;
  signal \count[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \count[0]_i_6__4_n_0\ : STD_LOGIC;
  signal \count[0]_i_7__4_n_0\ : STD_LOGIC;
  signal \count[0]_i_8__4_n_0\ : STD_LOGIC;
  signal \count[0]_i_9__4_n_0\ : STD_LOGIC;
  signal \count[31]_i_1__4_n_0\ : STD_LOGIC;
  signal \count[31]_i_3__4_n_0\ : STD_LOGIC;
  signal \count[31]_i_4__4_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_reg[0]_i_12__4_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_12__4_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_12__4_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_12__4_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_13__4_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_13__4_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_13__4_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_13__4_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_14__4_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_14__4_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_15__4_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_15__4_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_15__4_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_15__4_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_16__4_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_16__4_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_16__4_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_16__4_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_17__4_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_17__4_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_17__4_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_17__4_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_18__4_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_18__4_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_18__4_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_18__4_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_19__4_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_19__4_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_19__4_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_19__4_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_3__4_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_3__4_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_3__4_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__4_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_3__4_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_3__4_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_3__4_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \count_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \count_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \count_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \count_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \count_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \count_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \count_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \count_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \count_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \count_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \count_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \count_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \count_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \count_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \count_reg[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \count_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \count_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \count_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \count_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \count_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \count_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[30]\ : STD_LOGIC;
  signal \count_reg_n_0_[31]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \nextIncSig_i_1__4_n_0\ : STD_LOGIC;
  signal nextIncSig_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^prevstate_reg_0\ : STD_LOGIC;
  signal \state1_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_1\ : STD_LOGIC;
  signal \state1_carry__0_n_2\ : STD_LOGIC;
  signal \state1_carry__0_n_3\ : STD_LOGIC;
  signal \state1_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \state1_carry__1_n_1\ : STD_LOGIC;
  signal \state1_carry__1_n_2\ : STD_LOGIC;
  signal \state1_carry__1_n_3\ : STD_LOGIC;
  signal \state1_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \state1_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \state1_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \state1_carry_i_4__4_n_0\ : STD_LOGIC;
  signal state1_carry_n_0 : STD_LOGIC;
  signal state1_carry_n_1 : STD_LOGIC;
  signal state1_carry_n_2 : STD_LOGIC;
  signal state1_carry_n_3 : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_0\ : STD_LOGIC;
  signal \state2_carry__0_n_1\ : STD_LOGIC;
  signal \state2_carry__0_n_2\ : STD_LOGIC;
  signal \state2_carry__0_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_4\ : STD_LOGIC;
  signal \state2_carry__0_n_5\ : STD_LOGIC;
  signal \state2_carry__0_n_6\ : STD_LOGIC;
  signal \state2_carry__0_n_7\ : STD_LOGIC;
  signal \state2_carry__1_n_0\ : STD_LOGIC;
  signal \state2_carry__1_n_1\ : STD_LOGIC;
  signal \state2_carry__1_n_2\ : STD_LOGIC;
  signal \state2_carry__1_n_3\ : STD_LOGIC;
  signal \state2_carry__1_n_4\ : STD_LOGIC;
  signal \state2_carry__1_n_5\ : STD_LOGIC;
  signal \state2_carry__1_n_6\ : STD_LOGIC;
  signal \state2_carry__1_n_7\ : STD_LOGIC;
  signal \state2_carry__2_n_0\ : STD_LOGIC;
  signal \state2_carry__2_n_1\ : STD_LOGIC;
  signal \state2_carry__2_n_2\ : STD_LOGIC;
  signal \state2_carry__2_n_3\ : STD_LOGIC;
  signal \state2_carry__2_n_4\ : STD_LOGIC;
  signal \state2_carry__2_n_5\ : STD_LOGIC;
  signal \state2_carry__2_n_6\ : STD_LOGIC;
  signal \state2_carry__2_n_7\ : STD_LOGIC;
  signal \state2_carry__3_n_0\ : STD_LOGIC;
  signal \state2_carry__3_n_1\ : STD_LOGIC;
  signal \state2_carry__3_n_2\ : STD_LOGIC;
  signal \state2_carry__3_n_3\ : STD_LOGIC;
  signal \state2_carry__3_n_4\ : STD_LOGIC;
  signal \state2_carry__3_n_5\ : STD_LOGIC;
  signal \state2_carry__3_n_6\ : STD_LOGIC;
  signal \state2_carry__3_n_7\ : STD_LOGIC;
  signal \state2_carry__4_n_0\ : STD_LOGIC;
  signal \state2_carry__4_n_1\ : STD_LOGIC;
  signal \state2_carry__4_n_2\ : STD_LOGIC;
  signal \state2_carry__4_n_3\ : STD_LOGIC;
  signal \state2_carry__4_n_4\ : STD_LOGIC;
  signal \state2_carry__4_n_5\ : STD_LOGIC;
  signal \state2_carry__4_n_6\ : STD_LOGIC;
  signal \state2_carry__4_n_7\ : STD_LOGIC;
  signal \state2_carry__5_n_0\ : STD_LOGIC;
  signal \state2_carry__5_n_1\ : STD_LOGIC;
  signal \state2_carry__5_n_2\ : STD_LOGIC;
  signal \state2_carry__5_n_3\ : STD_LOGIC;
  signal \state2_carry__5_n_4\ : STD_LOGIC;
  signal \state2_carry__5_n_5\ : STD_LOGIC;
  signal \state2_carry__5_n_6\ : STD_LOGIC;
  signal \state2_carry__5_n_7\ : STD_LOGIC;
  signal \state2_carry__6_n_2\ : STD_LOGIC;
  signal \state2_carry__6_n_3\ : STD_LOGIC;
  signal \state2_carry__6_n_5\ : STD_LOGIC;
  signal \state2_carry__6_n_6\ : STD_LOGIC;
  signal \state2_carry__6_n_7\ : STD_LOGIC;
  signal state2_carry_n_0 : STD_LOGIC;
  signal state2_carry_n_1 : STD_LOGIC;
  signal state2_carry_n_2 : STD_LOGIC;
  signal state2_carry_n_3 : STD_LOGIC;
  signal state2_carry_n_4 : STD_LOGIC;
  signal state2_carry_n_5 : STD_LOGIC;
  signal state2_carry_n_6 : STD_LOGIC;
  signal state2_carry_n_7 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_amplitude0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_amplitude0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[0]_i_14__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[0]_i_14__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[28]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4__4\ : label is "soft_lutpair233";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute SOFT_HLUTNM of \amplitude[0]_i_2__4\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \amplitude[0]_i_3__4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \amplitude[1]_i_2__4\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \amplitude[2]_i_1__4\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \amplitude[2]_i_3__4\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \amplitude[3]_i_2__4\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \amplitude[5]_i_2__4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \amplitude[5]_i_4__4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \amplitude[7]_i_10__4\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \amplitude[7]_i_4__4\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \amplitude[7]_i_5__4\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \amplitude[7]_i_7__4\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \amplitude[7]_i_9__4\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \count[0]_i_1__4\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \count[10]_i_1__4\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \count[11]_i_1__4\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \count[12]_i_1__4\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \count[13]_i_1__4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \count[14]_i_1__4\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \count[15]_i_1__4\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \count[16]_i_1__4\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \count[17]_i_1__4\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \count[18]_i_1__4\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \count[19]_i_1__4\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \count[1]_i_1__4\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \count[20]_i_1__4\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \count[21]_i_1__4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \count[22]_i_1__4\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \count[23]_i_1__4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \count[24]_i_1__4\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \count[25]_i_1__4\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \count[26]_i_1__4\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \count[27]_i_1__4\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \count[28]_i_1__4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \count[29]_i_1__4\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \count[2]_i_1__4\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \count[30]_i_1__4\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \count[31]_i_2__4\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \count[3]_i_1__4\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \count[4]_i_1__4\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \count[5]_i_1__4\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \count[6]_i_1__4\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \count[7]_i_1__4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \count[8]_i_1__4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \count[9]_i_1__4\ : label is "soft_lutpair247";
begin
  prevState_reg_0 <= \^prevstate_reg_0\;
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77700805555A0AA"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__4_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__4_n_0\,
      O => \FSM_sequential_state[0]_i_1__4_n_0\
    );
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF00FFA0F500"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__4_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__4_n_0\,
      O => \FSM_sequential_state[1]_i_1__4_n_0\
    );
\FSM_sequential_state[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_4__4_n_0\,
      I1 => \FSM_sequential_state[1]_i_5__4_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude_reg_n_0_[6]\,
      I4 => \amplitude_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_2__4_n_0\
    );
\FSM_sequential_state[1]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4500FFFF"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \FSM_sequential_state[1]_i_6__4_n_0\,
      I2 => \state1_inferred__0/i__carry__1_n_1\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_3__4_n_0\
    );
\FSM_sequential_state[1]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_0\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      O => \FSM_sequential_state[1]_i_4__4_n_0\
    );
\FSM_sequential_state[1]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \state1_carry__1_n_1\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[5]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_5__4_n_0\
    );
\FSM_sequential_state[1]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_7__4_n_0\,
      I1 => \FSM_sequential_state[1]_i_8__4_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude0_carry__1_0\(23),
      I4 => \amplitude_reg_n_0_[6]\,
      I5 => \amplitude0_carry__1_0\(22),
      O => \FSM_sequential_state[1]_i_6__4_n_0\
    );
\FSM_sequential_state[1]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(16),
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude0_carry__1_0\(17),
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude0_carry__1_0\(18),
      O => \FSM_sequential_state[1]_i_7__4_n_0\
    );
\FSM_sequential_state[1]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(19),
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[4]\,
      I3 => \amplitude0_carry__1_0\(20),
      I4 => \amplitude_reg_n_0_[5]\,
      I5 => \amplitude0_carry__1_0\(21),
      O => \FSM_sequential_state[1]_i_8__4_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__4_n_0\,
      Q => \state__0\(0),
      R => \bl.DSP48E_2_0\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__4_n_0\,
      Q => \state__0\(1),
      R => \bl.DSP48E_2_0\
    );
amplitude0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => amplitude0_carry_n_0,
      CO(2) => amplitude0_carry_n_1,
      CO(1) => amplitude0_carry_n_2,
      CO(0) => amplitude0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_amplitude0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \amplitude0_carry_i_1__4_n_0\,
      S(2) => \amplitude0_carry_i_2__4_n_0\,
      S(1) => \amplitude0_carry_i_3__4_n_0\,
      S(0) => \amplitude0_carry_i_4__4_n_0\
    );
\amplitude0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => amplitude0_carry_n_0,
      CO(3) => \amplitude0_carry__0_n_0\,
      CO(2) => \amplitude0_carry__0_n_1\,
      CO(1) => \amplitude0_carry__0_n_2\,
      CO(0) => \amplitude0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \amplitude0_carry__0_i_1__4_n_0\,
      S(2) => \amplitude0_carry__0_i_2__4_n_0\,
      S(1) => \amplitude0_carry__0_i_3__4_n_0\,
      S(0) => \amplitude0_carry__0_i_4__4_n_0\
    );
\amplitude0_carry__0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \state2_carry__4_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_7\,
      O => \amplitude0_carry__0_i_1__4_n_0\
    );
\amplitude0_carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \state2_carry__3_n_4\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__3_n_6\,
      O => \amplitude0_carry__0_i_2__4_n_0\
    );
\amplitude0_carry__0_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \state2_carry__3_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__2_n_5\,
      O => \amplitude0_carry__0_i_3__4_n_0\
    );
\amplitude0_carry__0_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \state2_carry__2_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_4\,
      O => \amplitude0_carry__0_i_4__4_n_0\
    );
\amplitude0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \amplitude0_carry__0_n_0\,
      CO(3) => \NLW_amplitude0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => data0,
      CO(1) => \amplitude0_carry__1_n_2\,
      CO(0) => \amplitude0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \amplitude0_carry__1_i_1__4_n_0\,
      S(1) => \amplitude0_carry__1_i_2__4_n_0\,
      S(0) => \amplitude0_carry__1_i_3__4_n_0\
    );
\amplitude0_carry__1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(31),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \amplitude0_carry__1_i_1__4_n_0\
    );
\amplitude0_carry__1_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \state2_carry__6_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__5_n_5\,
      O => \amplitude0_carry__1_i_2__4_n_0\
    );
\amplitude0_carry__1_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \state2_carry__5_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_4\,
      O => \amplitude0_carry__1_i_3__4_n_0\
    );
\amplitude0_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \state2_carry__1_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_7\,
      O => \amplitude0_carry_i_1__4_n_0\
    );
\amplitude0_carry_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(30),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(31),
      I4 => \state2_carry__0_n_4\,
      O => \amplitude0_carry_i_2__4_n_0\
    );
\amplitude0_carry_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(29),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(28),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(27),
      O => \amplitude0_carry_i_3__4_n_0\
    );
\amplitude0_carry_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(26),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(24),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(25),
      O => \amplitude0_carry_i_4__4_n_0\
    );
\amplitude[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FB00FB00BB00FB"
    )
        port map (
      I0 => \amplitude[0]_i_2__4_n_0\,
      I1 => \amplitude[0]_i_3__4_n_0\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg[4]_0\,
      I5 => \amplitude0_carry__1_0\(16),
      O => amplitude0_in(0)
    );
\amplitude[0]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_1\,
      O => \amplitude[0]_i_2__4_n_0\
    );
\amplitude[0]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \amplitude[0]_i_3__4_n_0\
    );
\amplitude[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFCFEEEFCFCEE"
    )
        port map (
      I0 => \amplitude[3]_i_2__4_n_0\,
      I1 => \amplitude[1]_i_2__4_n_0\,
      I2 => \amplitude[7]_i_7__4_n_0\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \count_reg[0]_0\,
      O => amplitude0_in(1)
    );
\amplitude[1]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \amplitude0_carry__1_0\(17),
      I2 => \state__0\(1),
      O => \amplitude[1]_i_2__4_n_0\
    );
\amplitude[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA900"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude[3]_i_2__4_n_0\,
      I4 => \amplitude[2]_i_2__4_n_0\,
      O => amplitude0_in(2)
    );
\amplitude[2]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[2]_i_3__4_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(18),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[2]_i_2__4_n_0\
    );
\amplitude[2]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      O => \amplitude[2]_i_3__4_n_0\
    );
\amplitude[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[1]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude[3]_i_2__4_n_0\,
      I5 => \amplitude[3]_i_3__4_n_0\,
      O => amplitude0_in(3)
    );
\amplitude[3]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F11"
    )
        port map (
      I0 => \count_reg[0]_1\,
      I1 => \state__0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state__0\(1),
      O => \amplitude[3]_i_2__4_n_0\
    );
\amplitude[3]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[3]_i_4__4_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(19),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[3]_i_3__4_n_0\
    );
\amplitude[3]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[3]_i_4__4_n_0\
    );
\amplitude[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAFFEAAA"
    )
        port map (
      I0 => \amplitude[4]_i_2__4_n_0\,
      I1 => \amplitude_reg[4]_0\,
      I2 => \amplitude0_carry__1_0\(20),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \amplitude[4]_i_3__3_n_0\,
      O => amplitude0_in(4)
    );
\amplitude[4]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \amplitude[3]_i_2__4_n_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_2__4_n_0\
    );
\amplitude[4]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000015555555"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_3__3_n_0\
    );
\amplitude[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F900"
    )
        port map (
      I0 => \amplitude[5]_i_2__4_n_0\,
      I1 => \amplitude_reg_n_0_[5]\,
      I2 => \count_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[5]_i_3__4_n_0\,
      O => amplitude0_in(5)
    );
\amplitude[5]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[5]_i_2__4_n_0\
    );
\amplitude[5]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude[5]_i_4__4_n_0\,
      I2 => \amplitude[3]_i_2__4_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(21),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[5]_i_3__4_n_0\
    );
\amplitude[5]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[3]\,
      O => \amplitude[5]_i_4__4_n_0\
    );
\amplitude[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BE00"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude[7]_i_6__4_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[6]_i_2__4_n_0\,
      O => amplitude0_in(6)
    );
\amplitude[6]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__4_n_0\,
      I2 => \amplitude[3]_i_2__4_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(22),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[6]_i_2__4_n_0\
    );
\amplitude[6]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[6]_i_3__4_n_0\
    );
\amplitude[7]_i_10__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__4_n_0\,
      O => \amplitude[7]_i_10__4_n_0\
    );
\amplitude[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008AAA8A"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \amplitude[7]_i_3__4_n_0\,
      I2 => \amplitude[7]_i_4__4_n_0\,
      I3 => \state__0\(0),
      I4 => \amplitude[7]_i_5__4_n_0\,
      O => \amplitude[7]_i_1__4_n_0\
    );
\amplitude[7]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007800"
    )
        port map (
      I0 => \amplitude[7]_i_6__4_n_0\,
      I1 => \amplitude_reg_n_0_[6]\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude[7]_i_7__4_n_0\,
      I4 => \count_reg[0]_0\,
      I5 => \amplitude[7]_i_8__3_n_0\,
      O => amplitude0_in(7)
    );
\amplitude[7]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \amplitude[7]_i_9__4_n_0\,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => data0,
      I4 => \count_reg[0]_1\,
      O => \amplitude[7]_i_3__4_n_0\
    );
\amplitude[7]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state1_inferred__0/i__carry__1_n_1\,
      O => \amplitude[7]_i_4__4_n_0\
    );
\amplitude[7]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state1_carry__1_n_1\,
      I3 => \count_reg[0]_0\,
      O => \amplitude[7]_i_5__4_n_0\
    );
\amplitude[7]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[7]_i_6__4_n_0\
    );
\amplitude[7]_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \amplitude[7]_i_7__4_n_0\
    );
\amplitude[7]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \amplitude0_carry__1_0\(23),
      I2 => \amplitude_reg[4]_0\,
      I3 => \amplitude_reg_n_0_[7]\,
      I4 => \amplitude[7]_i_10__4_n_0\,
      I5 => \amplitude[3]_i_2__4_n_0\,
      O => \amplitude[7]_i_8__3_n_0\
    );
\amplitude[7]_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \amplitude_reg_n_0_[7]\,
      I1 => \amplitude[6]_i_3__4_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      O => \amplitude[7]_i_9__4_n_0\
    );
\amplitude_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__4_n_0\,
      D => amplitude0_in(0),
      Q => \amplitude_reg_n_0_[0]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__4_n_0\,
      D => amplitude0_in(1),
      Q => \amplitude_reg_n_0_[1]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__4_n_0\,
      D => amplitude0_in(2),
      Q => \amplitude_reg_n_0_[2]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__4_n_0\,
      D => amplitude0_in(3),
      Q => \amplitude_reg_n_0_[3]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__4_n_0\,
      D => amplitude0_in(4),
      Q => \amplitude_reg_n_0_[4]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__4_n_0\,
      D => amplitude0_in(5),
      Q => \amplitude_reg_n_0_[5]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__4_n_0\,
      D => amplitude0_in(6),
      Q => \amplitude_reg_n_0_[6]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__4_n_0\,
      D => amplitude0_in(7),
      Q => \amplitude_reg_n_0_[7]\,
      R => \bl.DSP48E_2_0\
    );
\count[0]_i_10__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(30),
      I1 => p_0_in(31),
      O => \count[0]_i_10__4_n_0\
    );
\count[0]_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => count_reg(0),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => p_0_in(5),
      O => \count[0]_i_11__4_n_0\
    );
\count[0]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \count0__0\,
      I1 => nextSample,
      I2 => \^prevstate_reg_0\,
      I3 => s_axi_aresetn,
      O => \count[0]_i_1__16_n_0\
    );
\count[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(0)
    );
\count[0]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count[0]_i_6__4_n_0\,
      I1 => \count[0]_i_7__4_n_0\,
      I2 => \count[0]_i_8__4_n_0\,
      I3 => \count[0]_i_9__4_n_0\,
      I4 => \count[0]_i_10__4_n_0\,
      I5 => \count[0]_i_11__4_n_0\,
      O => \count0__0\
    );
\count[0]_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => p_0_in(0)
    );
\count[0]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_0_in(25),
      I2 => p_0_in(26),
      I3 => p_0_in(27),
      I4 => p_0_in(28),
      I5 => p_0_in(29),
      O => \count[0]_i_6__4_n_0\
    );
\count[0]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_0_in(9),
      I4 => p_0_in(10),
      I5 => p_0_in(11),
      O => \count[0]_i_7__4_n_0\
    );
\count[0]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_0_in(19),
      I2 => p_0_in(20),
      I3 => p_0_in(21),
      I4 => p_0_in(22),
      I5 => p_0_in(23),
      O => \count[0]_i_8__4_n_0\
    );
\count[0]_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      I4 => p_0_in(16),
      I5 => p_0_in(17),
      O => \count[0]_i_9__4_n_0\
    );
\count[10]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(10)
    );
\count[11]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_5\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(11)
    );
\count[12]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_4\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(12)
    );
\count[13]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(13)
    );
\count[14]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_6\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(14)
    );
\count[15]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_5\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(15)
    );
\count[16]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(16)
    );
\count[17]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_7\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(17)
    );
\count[18]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_6\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(18)
    );
\count[19]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(19)
    );
\count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_7,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(1)
    );
\count[20]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_4\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(20)
    );
\count[21]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_7\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(21)
    );
\count[22]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(22)
    );
\count[23]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_5\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(23)
    );
\count[24]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_4\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(24)
    );
\count[25]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(25)
    );
\count[26]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_6\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(26)
    );
\count[27]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_5\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(27)
    );
\count[28]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(28)
    );
\count[29]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_7\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(29)
    );
\count[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(2)
    );
\count[30]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_6\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(30)
    );
\count[31]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \count[31]_i_3__4_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \count_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[1]_0\(0),
      O => \count[31]_i_1__4_n_0\
    );
\count[31]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_5\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(31)
    );
\count[31]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0202"
    )
        port map (
      I0 => \amplitude[7]_i_9__4_n_0\,
      I1 => \count_reg[0]_1\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg[4]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\(0),
      I5 => \state__0\(0),
      O => \count[31]_i_3__4_n_0\
    );
\count[31]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF0FE0F0E000E"
    )
        port map (
      I0 => data0,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state1_carry__1_n_1\,
      I5 => \state1_inferred__0/i__carry__1_n_1\,
      O => \count[31]_i_4__4_n_0\
    );
\count[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_5,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(3)
    );
\count[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_4,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(4)
    );
\count[5]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(5)
    );
\count[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_6\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(6)
    );
\count[7]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_5\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(7)
    );
\count[8]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_4\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(8)
    );
\count[9]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_7\,
      I1 => \count[31]_i_4__4_n_0\,
      O => count(9)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(0),
      Q => \count_reg_n_0_[0]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[0]_i_3__4_n_7\,
      Q => count_reg(0),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[0]_i_12__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_17__4_n_0\,
      CO(3) => \count_reg[0]_i_12__4_n_0\,
      CO(2) => \count_reg[0]_i_12__4_n_1\,
      CO(1) => \count_reg[0]_i_12__4_n_2\,
      CO(0) => \count_reg[0]_i_12__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(24 downto 21),
      S(3 downto 0) => count_reg(24 downto 21)
    );
\count_reg[0]_i_13__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_12__4_n_0\,
      CO(3) => \count_reg[0]_i_13__4_n_0\,
      CO(2) => \count_reg[0]_i_13__4_n_1\,
      CO(1) => \count_reg[0]_i_13__4_n_2\,
      CO(0) => \count_reg[0]_i_13__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(28 downto 25),
      S(3 downto 0) => count_reg(28 downto 25)
    );
\count_reg[0]_i_14__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_13__4_n_0\,
      CO(3 downto 2) => \NLW_count_reg[0]_i_14__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_reg[0]_i_14__4_n_2\,
      CO(0) => \count_reg[0]_i_14__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[0]_i_14__4_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => count_reg(31 downto 29)
    );
\count_reg[0]_i_15__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_19__4_n_0\,
      CO(3) => \count_reg[0]_i_15__4_n_0\,
      CO(2) => \count_reg[0]_i_15__4_n_1\,
      CO(1) => \count_reg[0]_i_15__4_n_2\,
      CO(0) => \count_reg[0]_i_15__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3 downto 0) => count_reg(8 downto 5)
    );
\count_reg[0]_i_16__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_15__4_n_0\,
      CO(3) => \count_reg[0]_i_16__4_n_0\,
      CO(2) => \count_reg[0]_i_16__4_n_1\,
      CO(1) => \count_reg[0]_i_16__4_n_2\,
      CO(0) => \count_reg[0]_i_16__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3 downto 0) => count_reg(12 downto 9)
    );
\count_reg[0]_i_17__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_18__4_n_0\,
      CO(3) => \count_reg[0]_i_17__4_n_0\,
      CO(2) => \count_reg[0]_i_17__4_n_1\,
      CO(1) => \count_reg[0]_i_17__4_n_2\,
      CO(0) => \count_reg[0]_i_17__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3 downto 0) => count_reg(20 downto 17)
    );
\count_reg[0]_i_18__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_16__4_n_0\,
      CO(3) => \count_reg[0]_i_18__4_n_0\,
      CO(2) => \count_reg[0]_i_18__4_n_1\,
      CO(1) => \count_reg[0]_i_18__4_n_2\,
      CO(0) => \count_reg[0]_i_18__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3 downto 0) => count_reg(16 downto 13)
    );
\count_reg[0]_i_19__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_19__4_n_0\,
      CO(2) => \count_reg[0]_i_19__4_n_1\,
      CO(1) => \count_reg[0]_i_19__4_n_2\,
      CO(0) => \count_reg[0]_i_19__4_n_3\,
      CYINIT => count_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3 downto 0) => count_reg(4 downto 1)
    );
\count_reg[0]_i_3__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_3__4_n_0\,
      CO(2) => \count_reg[0]_i_3__4_n_1\,
      CO(1) => \count_reg[0]_i_3__4_n_2\,
      CO(0) => \count_reg[0]_i_3__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_3__4_n_4\,
      O(2) => \count_reg[0]_i_3__4_n_5\,
      O(1) => \count_reg[0]_i_3__4_n_6\,
      O(0) => \count_reg[0]_i_3__4_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => p_0_in(0)
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(10),
      Q => \count_reg_n_0_[10]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[8]_i_1__4_n_5\,
      Q => count_reg(10),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(11),
      Q => \count_reg_n_0_[11]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[8]_i_1__4_n_4\,
      Q => count_reg(11),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(12),
      Q => \count_reg_n_0_[12]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[12]_i_1__4_n_7\,
      Q => count_reg(12),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1__4_n_0\,
      CO(3) => \count_reg[12]_i_1__4_n_0\,
      CO(2) => \count_reg[12]_i_1__4_n_1\,
      CO(1) => \count_reg[12]_i_1__4_n_2\,
      CO(0) => \count_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1__4_n_4\,
      O(2) => \count_reg[12]_i_1__4_n_5\,
      O(1) => \count_reg[12]_i_1__4_n_6\,
      O(0) => \count_reg[12]_i_1__4_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(13),
      Q => \count_reg_n_0_[13]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[12]_i_1__4_n_6\,
      Q => count_reg(13),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(14),
      Q => \count_reg_n_0_[14]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[12]_i_1__4_n_5\,
      Q => count_reg(14),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(15),
      Q => \count_reg_n_0_[15]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[12]_i_1__4_n_4\,
      Q => count_reg(15),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(16),
      Q => \count_reg_n_0_[16]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[16]_i_1__4_n_7\,
      Q => count_reg(16),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1__4_n_0\,
      CO(3) => \count_reg[16]_i_1__4_n_0\,
      CO(2) => \count_reg[16]_i_1__4_n_1\,
      CO(1) => \count_reg[16]_i_1__4_n_2\,
      CO(0) => \count_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1__4_n_4\,
      O(2) => \count_reg[16]_i_1__4_n_5\,
      O(1) => \count_reg[16]_i_1__4_n_6\,
      O(0) => \count_reg[16]_i_1__4_n_7\,
      S(3 downto 0) => count_reg(19 downto 16)
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(17),
      Q => \count_reg_n_0_[17]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[16]_i_1__4_n_6\,
      Q => count_reg(17),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(18),
      Q => \count_reg_n_0_[18]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[16]_i_1__4_n_5\,
      Q => count_reg(18),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(19),
      Q => \count_reg_n_0_[19]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[16]_i_1__4_n_4\,
      Q => count_reg(19),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[0]_i_3__4_n_6\,
      Q => count_reg(1),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(20),
      Q => \count_reg_n_0_[20]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[20]_i_1__4_n_7\,
      Q => count_reg(20),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1__4_n_0\,
      CO(3) => \count_reg[20]_i_1__4_n_0\,
      CO(2) => \count_reg[20]_i_1__4_n_1\,
      CO(1) => \count_reg[20]_i_1__4_n_2\,
      CO(0) => \count_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[20]_i_1__4_n_4\,
      O(2) => \count_reg[20]_i_1__4_n_5\,
      O(1) => \count_reg[20]_i_1__4_n_6\,
      O(0) => \count_reg[20]_i_1__4_n_7\,
      S(3 downto 0) => count_reg(23 downto 20)
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(21),
      Q => \count_reg_n_0_[21]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[20]_i_1__4_n_6\,
      Q => count_reg(21),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(22),
      Q => \count_reg_n_0_[22]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[20]_i_1__4_n_5\,
      Q => count_reg(22),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(23),
      Q => \count_reg_n_0_[23]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[20]_i_1__4_n_4\,
      Q => count_reg(23),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(24),
      Q => \count_reg_n_0_[24]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[24]_i_1__4_n_7\,
      Q => count_reg(24),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1__4_n_0\,
      CO(3) => \count_reg[24]_i_1__4_n_0\,
      CO(2) => \count_reg[24]_i_1__4_n_1\,
      CO(1) => \count_reg[24]_i_1__4_n_2\,
      CO(0) => \count_reg[24]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[24]_i_1__4_n_4\,
      O(2) => \count_reg[24]_i_1__4_n_5\,
      O(1) => \count_reg[24]_i_1__4_n_6\,
      O(0) => \count_reg[24]_i_1__4_n_7\,
      S(3 downto 0) => count_reg(27 downto 24)
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(25),
      Q => \count_reg_n_0_[25]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[24]_i_1__4_n_6\,
      Q => count_reg(25),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(26),
      Q => \count_reg_n_0_[26]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[24]_i_1__4_n_5\,
      Q => count_reg(26),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(27),
      Q => \count_reg_n_0_[27]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[24]_i_1__4_n_4\,
      Q => count_reg(27),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(28),
      Q => \count_reg_n_0_[28]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[28]_i_1__4_n_7\,
      Q => count_reg(28),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1__4_n_0\,
      CO(3) => \NLW_count_reg[28]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[28]_i_1__4_n_1\,
      CO(1) => \count_reg[28]_i_1__4_n_2\,
      CO(0) => \count_reg[28]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[28]_i_1__4_n_4\,
      O(2) => \count_reg[28]_i_1__4_n_5\,
      O(1) => \count_reg[28]_i_1__4_n_6\,
      O(0) => \count_reg[28]_i_1__4_n_7\,
      S(3 downto 0) => count_reg(31 downto 28)
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(29),
      Q => \count_reg_n_0_[29]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[28]_i_1__4_n_6\,
      Q => count_reg(29),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(2),
      Q => \count_reg_n_0_[2]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[0]_i_3__4_n_5\,
      Q => count_reg(2),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(30),
      Q => \count_reg_n_0_[30]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[28]_i_1__4_n_5\,
      Q => count_reg(30),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(31),
      Q => \count_reg_n_0_[31]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[28]_i_1__4_n_4\,
      Q => count_reg(31),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(3),
      Q => \count_reg_n_0_[3]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[0]_i_3__4_n_4\,
      Q => count_reg(3),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(4),
      Q => \count_reg_n_0_[4]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[4]_i_1__4_n_7\,
      Q => count_reg(4),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_3__4_n_0\,
      CO(3) => \count_reg[4]_i_1__4_n_0\,
      CO(2) => \count_reg[4]_i_1__4_n_1\,
      CO(1) => \count_reg[4]_i_1__4_n_2\,
      CO(0) => \count_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1__4_n_4\,
      O(2) => \count_reg[4]_i_1__4_n_5\,
      O(1) => \count_reg[4]_i_1__4_n_6\,
      O(0) => \count_reg[4]_i_1__4_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(5),
      Q => \count_reg_n_0_[5]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[4]_i_1__4_n_6\,
      Q => count_reg(5),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(6),
      Q => \count_reg_n_0_[6]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[4]_i_1__4_n_5\,
      Q => count_reg(6),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(7),
      Q => \count_reg_n_0_[7]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[4]_i_1__4_n_4\,
      Q => count_reg(7),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(8),
      Q => \count_reg_n_0_[8]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[8]_i_1__4_n_7\,
      Q => count_reg(8),
      R => \count[0]_i_1__16_n_0\
    );
\count_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1__4_n_0\,
      CO(3) => \count_reg[8]_i_1__4_n_0\,
      CO(2) => \count_reg[8]_i_1__4_n_1\,
      CO(1) => \count_reg[8]_i_1__4_n_2\,
      CO(0) => \count_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1__4_n_4\,
      O(2) => \count_reg[8]_i_1__4_n_5\,
      O(1) => \count_reg[8]_i_1__4_n_6\,
      O(0) => \count_reg[8]_i_1__4_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__4_n_0\,
      D => count(9),
      Q => \count_reg_n_0_[9]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_4,
      D => \count_reg[8]_i_1__4_n_6\,
      Q => count_reg(9),
      R => \count[0]_i_1__16_n_0\
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \i__carry__0_i_3__4_n_0\
    );
\i__carry__0_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \i__carry__0_i_4__4_n_0\
    );
\i__carry__1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \i__carry__1_i_1__4_n_0\
    );
\i__carry__1_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \i__carry__1_i_2__4_n_0\
    );
\i__carry__1_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \i__carry__1_i_3__4_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(14),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(15),
      I4 => \state2_carry__0_n_4\,
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \amplitude0_carry__1_0\(13),
      I2 => state2_carry_n_5,
      I3 => \amplitude0_carry__1_0\(11),
      I4 => \amplitude0_carry__1_0\(12),
      I5 => state2_carry_n_4,
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \amplitude0_carry__1_0\(10),
      I2 => \count_reg_n_0_[0]\,
      I3 => \amplitude0_carry__1_0\(8),
      I4 => \amplitude0_carry__1_0\(9),
      I5 => state2_carry_n_7,
      O => \i__carry_i_4__4_n_0\
    );
multipy_signal: entity work.skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_25
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(7) => \amplitude_reg_n_0_[7]\,
      Q(6) => \amplitude_reg_n_0_[6]\,
      Q(5) => \amplitude_reg_n_0_[5]\,
      Q(4) => \amplitude_reg_n_0_[4]\,
      Q(3) => \amplitude_reg_n_0_[3]\,
      Q(2) => \amplitude_reg_n_0_[2]\,
      Q(1) => \amplitude_reg_n_0_[1]\,
      Q(0) => \amplitude_reg_n_0_[0]\,
      \bl.DSP48E_2_0\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_1\ => \bl.DSP48E_2_0\,
      s_axi_aclk => s_axi_aclk
    );
\nextIncSig_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3020"
    )
        port map (
      I0 => \count0__0\,
      I1 => \^prevstate_reg_0\,
      I2 => nextSample,
      I3 => nextIncSig_reg_n_0,
      O => \nextIncSig_i_1__4_n_0\
    );
nextIncSig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nextIncSig_i_1__4_n_0\,
      Q => nextIncSig_reg_n_0,
      R => \bl.DSP48E_2_0\
    );
prevState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prevState_reg_1,
      Q => \^prevstate_reg_0\,
      R => '0'
    );
state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state1_carry_n_0,
      CO(2) => state1_carry_n_1,
      CO(1) => state1_carry_n_2,
      CO(0) => state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \state1_carry_i_1__4_n_0\,
      S(2) => \state1_carry_i_2__4_n_0\,
      S(1) => \state1_carry_i_3__4_n_0\,
      S(0) => \state1_carry_i_4__4_n_0\
    );
\state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state1_carry_n_0,
      CO(3) => \state1_carry__0_n_0\,
      CO(2) => \state1_carry__0_n_1\,
      CO(1) => \state1_carry__0_n_2\,
      CO(0) => \state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state1_carry__0_i_1__4_n_0\,
      S(2) => \state1_carry__0_i_2__4_n_0\,
      S(1) => \state1_carry__0_i_3__4_n_0\,
      S(0) => \state1_carry__0_i_4__4_n_0\
    );
\state1_carry__0_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \state1_carry__0_i_1__4_n_0\
    );
\state1_carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \state1_carry__0_i_2__4_n_0\
    );
\state1_carry__0_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \state1_carry__0_i_3__4_n_0\
    );
\state1_carry__0_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \state1_carry__0_i_4__4_n_0\
    );
\state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_carry__0_n_0\,
      CO(3) => \NLW_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_carry__1_n_1\,
      CO(1) => \state1_carry__1_n_2\,
      CO(0) => \state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state1_carry__1_i_1__4_n_0\,
      S(1) => \state1_carry__1_i_2__4_n_0\,
      S(0) => \state1_carry__1_i_3__4_n_0\
    );
\state1_carry__1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \state1_carry__1_i_1__4_n_0\
    );
\state1_carry__1_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \state1_carry__1_i_2__4_n_0\
    );
\state1_carry__1_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \state1_carry__1_i_3__4_n_0\
    );
\state1_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \state1_carry_i_1__4_n_0\
    );
\state1_carry_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(6),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(7),
      I4 => \state2_carry__0_n_4\,
      O => \state1_carry_i_2__4_n_0\
    );
\state1_carry_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(5),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(4),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(3),
      O => \state1_carry_i_3__4_n_0\
    );
\state1_carry_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(2),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(0),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(1),
      O => \state1_carry_i_4__4_n_0\
    );
\state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__0/i__carry_n_0\,
      CO(2) => \state1_inferred__0/i__carry_n_1\,
      CO(1) => \state1_inferred__0/i__carry_n_2\,
      CO(0) => \state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__4_n_0\,
      S(2) => \i__carry_i_2__4_n_0\,
      S(1) => \i__carry_i_3__4_n_0\,
      S(0) => \i__carry_i_4__4_n_0\
    );
\state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry_n_0\,
      CO(3) => \state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__4_n_0\,
      S(2) => \i__carry__0_i_2__4_n_0\,
      S(1) => \i__carry__0_i_3__4_n_0\,
      S(0) => \i__carry__0_i_4__4_n_0\
    );
\state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_inferred__0/i__carry__1_n_1\,
      CO(1) => \state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__4_n_0\,
      S(1) => \i__carry__1_i_2__4_n_0\,
      S(0) => \i__carry__1_i_3__4_n_0\
    );
state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state2_carry_n_0,
      CO(2) => state2_carry_n_1,
      CO(1) => state2_carry_n_2,
      CO(0) => state2_carry_n_3,
      CYINIT => \count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => state2_carry_n_4,
      O(2) => state2_carry_n_5,
      O(1) => state2_carry_n_6,
      O(0) => state2_carry_n_7,
      S(3) => \count_reg_n_0_[4]\,
      S(2) => \count_reg_n_0_[3]\,
      S(1) => \count_reg_n_0_[2]\,
      S(0) => \count_reg_n_0_[1]\
    );
\state2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state2_carry_n_0,
      CO(3) => \state2_carry__0_n_0\,
      CO(2) => \state2_carry__0_n_1\,
      CO(1) => \state2_carry__0_n_2\,
      CO(0) => \state2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__0_n_4\,
      O(2) => \state2_carry__0_n_5\,
      O(1) => \state2_carry__0_n_6\,
      O(0) => \state2_carry__0_n_7\,
      S(3) => \count_reg_n_0_[8]\,
      S(2) => \count_reg_n_0_[7]\,
      S(1) => \count_reg_n_0_[6]\,
      S(0) => \count_reg_n_0_[5]\
    );
\state2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__0_n_0\,
      CO(3) => \state2_carry__1_n_0\,
      CO(2) => \state2_carry__1_n_1\,
      CO(1) => \state2_carry__1_n_2\,
      CO(0) => \state2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__1_n_4\,
      O(2) => \state2_carry__1_n_5\,
      O(1) => \state2_carry__1_n_6\,
      O(0) => \state2_carry__1_n_7\,
      S(3) => \count_reg_n_0_[12]\,
      S(2) => \count_reg_n_0_[11]\,
      S(1) => \count_reg_n_0_[10]\,
      S(0) => \count_reg_n_0_[9]\
    );
\state2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__1_n_0\,
      CO(3) => \state2_carry__2_n_0\,
      CO(2) => \state2_carry__2_n_1\,
      CO(1) => \state2_carry__2_n_2\,
      CO(0) => \state2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__2_n_4\,
      O(2) => \state2_carry__2_n_5\,
      O(1) => \state2_carry__2_n_6\,
      O(0) => \state2_carry__2_n_7\,
      S(3) => \count_reg_n_0_[16]\,
      S(2) => \count_reg_n_0_[15]\,
      S(1) => \count_reg_n_0_[14]\,
      S(0) => \count_reg_n_0_[13]\
    );
\state2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__2_n_0\,
      CO(3) => \state2_carry__3_n_0\,
      CO(2) => \state2_carry__3_n_1\,
      CO(1) => \state2_carry__3_n_2\,
      CO(0) => \state2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__3_n_4\,
      O(2) => \state2_carry__3_n_5\,
      O(1) => \state2_carry__3_n_6\,
      O(0) => \state2_carry__3_n_7\,
      S(3) => \count_reg_n_0_[20]\,
      S(2) => \count_reg_n_0_[19]\,
      S(1) => \count_reg_n_0_[18]\,
      S(0) => \count_reg_n_0_[17]\
    );
\state2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__3_n_0\,
      CO(3) => \state2_carry__4_n_0\,
      CO(2) => \state2_carry__4_n_1\,
      CO(1) => \state2_carry__4_n_2\,
      CO(0) => \state2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__4_n_4\,
      O(2) => \state2_carry__4_n_5\,
      O(1) => \state2_carry__4_n_6\,
      O(0) => \state2_carry__4_n_7\,
      S(3) => \count_reg_n_0_[24]\,
      S(2) => \count_reg_n_0_[23]\,
      S(1) => \count_reg_n_0_[22]\,
      S(0) => \count_reg_n_0_[21]\
    );
\state2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__4_n_0\,
      CO(3) => \state2_carry__5_n_0\,
      CO(2) => \state2_carry__5_n_1\,
      CO(1) => \state2_carry__5_n_2\,
      CO(0) => \state2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__5_n_4\,
      O(2) => \state2_carry__5_n_5\,
      O(1) => \state2_carry__5_n_6\,
      O(0) => \state2_carry__5_n_7\,
      S(3) => \count_reg_n_0_[28]\,
      S(2) => \count_reg_n_0_[27]\,
      S(1) => \count_reg_n_0_[26]\,
      S(0) => \count_reg_n_0_[25]\
    );
\state2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_state2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state2_carry__6_n_2\,
      CO(0) => \state2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state2_carry__6_O_UNCONNECTED\(3),
      O(2) => \state2_carry__6_n_5\,
      O(1) => \state2_carry__6_n_6\,
      O(0) => \state2_carry__6_n_7\,
      S(3) => '0',
      S(2) => \count_reg_n_0_[31]\,
      S(1) => \count_reg_n_0_[30]\,
      S(0) => \count_reg_n_0_[29]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_adsr_26 is
  port (
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_0 : out STD_LOGIC;
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_1\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_1 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \mixedSigInt_reg[19]_i_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[19]_i_12_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    count02_out_3 : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \amplitude_reg[4]_0\ : in STD_LOGIC;
    \amplitude0_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_adsr_26 : entity is "adsr";
end skrach_design_skrach_core_0_1_adsr_26;

architecture STRUCTURE of skrach_design_skrach_core_0_1_adsr_26 is
  signal \FSM_sequential_state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8__3_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_1\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_3\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_3\ : STD_LOGIC;
  signal \amplitude0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_4__3_n_0\ : STD_LOGIC;
  signal amplitude0_carry_n_0 : STD_LOGIC;
  signal amplitude0_carry_n_1 : STD_LOGIC;
  signal amplitude0_carry_n_2 : STD_LOGIC;
  signal amplitude0_carry_n_3 : STD_LOGIC;
  signal amplitude0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \amplitude[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \amplitude[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \amplitude[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_3__3_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_2__3_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_3__3_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_4__3_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_2__3_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_3__3_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_4__3_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_3__3_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_10__3_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_5__3_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_6__3_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_7__3_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_8__2_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_9__3_n_0\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[0]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[1]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[2]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[3]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[4]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[5]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[6]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[7]\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count0__0\ : STD_LOGIC;
  signal \count[0]_i_10__3_n_0\ : STD_LOGIC;
  signal \count[0]_i_11__3_n_0\ : STD_LOGIC;
  signal \count[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \count[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \count[0]_i_7__3_n_0\ : STD_LOGIC;
  signal \count[0]_i_8__3_n_0\ : STD_LOGIC;
  signal \count[0]_i_9__3_n_0\ : STD_LOGIC;
  signal \count[31]_i_1__3_n_0\ : STD_LOGIC;
  signal \count[31]_i_3__3_n_0\ : STD_LOGIC;
  signal \count[31]_i_4__3_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_reg[0]_i_12__3_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_12__3_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_12__3_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_12__3_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_13__3_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_13__3_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_13__3_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_13__3_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_14__3_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_14__3_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_15__3_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_15__3_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_15__3_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_15__3_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_16__3_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_16__3_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_16__3_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_16__3_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_17__3_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_17__3_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_17__3_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_17__3_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_18__3_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_18__3_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_18__3_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_18__3_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_19__3_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_19__3_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_19__3_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_19__3_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_3__3_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_3__3_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_3__3_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__3_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_3__3_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_3__3_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_3__3_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \count_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \count_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \count_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \count_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \count_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \count_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \count_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \count_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \count_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \count_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \count_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \count_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \count_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \count_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \count_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \count_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \count_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \count_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \count_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \count_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \count_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[30]\ : STD_LOGIC;
  signal \count_reg_n_0_[31]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \nextIncSig_i_1__3_n_0\ : STD_LOGIC;
  signal nextIncSig_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^prevstate_reg_0\ : STD_LOGIC;
  signal \state1_carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_1\ : STD_LOGIC;
  signal \state1_carry__0_n_2\ : STD_LOGIC;
  signal \state1_carry__0_n_3\ : STD_LOGIC;
  signal \state1_carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \state1_carry__1_n_1\ : STD_LOGIC;
  signal \state1_carry__1_n_2\ : STD_LOGIC;
  signal \state1_carry__1_n_3\ : STD_LOGIC;
  signal \state1_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \state1_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \state1_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \state1_carry_i_4__3_n_0\ : STD_LOGIC;
  signal state1_carry_n_0 : STD_LOGIC;
  signal state1_carry_n_1 : STD_LOGIC;
  signal state1_carry_n_2 : STD_LOGIC;
  signal state1_carry_n_3 : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_0\ : STD_LOGIC;
  signal \state2_carry__0_n_1\ : STD_LOGIC;
  signal \state2_carry__0_n_2\ : STD_LOGIC;
  signal \state2_carry__0_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_4\ : STD_LOGIC;
  signal \state2_carry__0_n_5\ : STD_LOGIC;
  signal \state2_carry__0_n_6\ : STD_LOGIC;
  signal \state2_carry__0_n_7\ : STD_LOGIC;
  signal \state2_carry__1_n_0\ : STD_LOGIC;
  signal \state2_carry__1_n_1\ : STD_LOGIC;
  signal \state2_carry__1_n_2\ : STD_LOGIC;
  signal \state2_carry__1_n_3\ : STD_LOGIC;
  signal \state2_carry__1_n_4\ : STD_LOGIC;
  signal \state2_carry__1_n_5\ : STD_LOGIC;
  signal \state2_carry__1_n_6\ : STD_LOGIC;
  signal \state2_carry__1_n_7\ : STD_LOGIC;
  signal \state2_carry__2_n_0\ : STD_LOGIC;
  signal \state2_carry__2_n_1\ : STD_LOGIC;
  signal \state2_carry__2_n_2\ : STD_LOGIC;
  signal \state2_carry__2_n_3\ : STD_LOGIC;
  signal \state2_carry__2_n_4\ : STD_LOGIC;
  signal \state2_carry__2_n_5\ : STD_LOGIC;
  signal \state2_carry__2_n_6\ : STD_LOGIC;
  signal \state2_carry__2_n_7\ : STD_LOGIC;
  signal \state2_carry__3_n_0\ : STD_LOGIC;
  signal \state2_carry__3_n_1\ : STD_LOGIC;
  signal \state2_carry__3_n_2\ : STD_LOGIC;
  signal \state2_carry__3_n_3\ : STD_LOGIC;
  signal \state2_carry__3_n_4\ : STD_LOGIC;
  signal \state2_carry__3_n_5\ : STD_LOGIC;
  signal \state2_carry__3_n_6\ : STD_LOGIC;
  signal \state2_carry__3_n_7\ : STD_LOGIC;
  signal \state2_carry__4_n_0\ : STD_LOGIC;
  signal \state2_carry__4_n_1\ : STD_LOGIC;
  signal \state2_carry__4_n_2\ : STD_LOGIC;
  signal \state2_carry__4_n_3\ : STD_LOGIC;
  signal \state2_carry__4_n_4\ : STD_LOGIC;
  signal \state2_carry__4_n_5\ : STD_LOGIC;
  signal \state2_carry__4_n_6\ : STD_LOGIC;
  signal \state2_carry__4_n_7\ : STD_LOGIC;
  signal \state2_carry__5_n_0\ : STD_LOGIC;
  signal \state2_carry__5_n_1\ : STD_LOGIC;
  signal \state2_carry__5_n_2\ : STD_LOGIC;
  signal \state2_carry__5_n_3\ : STD_LOGIC;
  signal \state2_carry__5_n_4\ : STD_LOGIC;
  signal \state2_carry__5_n_5\ : STD_LOGIC;
  signal \state2_carry__5_n_6\ : STD_LOGIC;
  signal \state2_carry__5_n_7\ : STD_LOGIC;
  signal \state2_carry__6_n_2\ : STD_LOGIC;
  signal \state2_carry__6_n_3\ : STD_LOGIC;
  signal \state2_carry__6_n_5\ : STD_LOGIC;
  signal \state2_carry__6_n_6\ : STD_LOGIC;
  signal \state2_carry__6_n_7\ : STD_LOGIC;
  signal state2_carry_n_0 : STD_LOGIC;
  signal state2_carry_n_1 : STD_LOGIC;
  signal state2_carry_n_2 : STD_LOGIC;
  signal state2_carry_n_3 : STD_LOGIC;
  signal state2_carry_n_4 : STD_LOGIC;
  signal state2_carry_n_5 : STD_LOGIC;
  signal state2_carry_n_6 : STD_LOGIC;
  signal state2_carry_n_7 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_amplitude0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_amplitude0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[0]_i_14__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[0]_i_14__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[28]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4__3\ : label is "soft_lutpair210";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute SOFT_HLUTNM of \amplitude[0]_i_2__3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \amplitude[0]_i_3__3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \amplitude[1]_i_2__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \amplitude[2]_i_1__3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \amplitude[2]_i_3__3\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \amplitude[3]_i_2__3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \amplitude[5]_i_2__3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \amplitude[5]_i_4__3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \amplitude[7]_i_10__3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \amplitude[7]_i_4__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \amplitude[7]_i_5__3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \amplitude[7]_i_7__3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \amplitude[7]_i_9__3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \count[0]_i_1__3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \count[10]_i_1__3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \count[11]_i_1__3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \count[12]_i_1__3\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \count[13]_i_1__3\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \count[14]_i_1__3\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \count[15]_i_1__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \count[16]_i_1__3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \count[17]_i_1__3\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \count[18]_i_1__3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \count[19]_i_1__3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \count[1]_i_1__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \count[20]_i_1__3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \count[21]_i_1__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \count[22]_i_1__3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \count[23]_i_1__3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \count[24]_i_1__3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \count[25]_i_1__3\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \count[26]_i_1__3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \count[27]_i_1__3\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \count[28]_i_1__3\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \count[29]_i_1__3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \count[2]_i_1__3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \count[30]_i_1__3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \count[31]_i_2__3\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \count[3]_i_1__3\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \count[4]_i_1__3\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \count[5]_i_1__3\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \count[6]_i_1__3\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \count[7]_i_1__3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \count[8]_i_1__3\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \count[9]_i_1__3\ : label is "soft_lutpair224";
begin
  prevState_reg_0 <= \^prevstate_reg_0\;
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77700805555A0AA"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__3_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__3_n_0\,
      O => \FSM_sequential_state[0]_i_1__3_n_0\
    );
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF00FFA0F500"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__3_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__3_n_0\,
      O => \FSM_sequential_state[1]_i_1__3_n_0\
    );
\FSM_sequential_state[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_4__3_n_0\,
      I1 => \FSM_sequential_state[1]_i_5__3_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude_reg_n_0_[6]\,
      I4 => \amplitude_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_2__3_n_0\
    );
\FSM_sequential_state[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4500FFFF"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \FSM_sequential_state[1]_i_6__3_n_0\,
      I2 => \state1_inferred__0/i__carry__1_n_1\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_3__3_n_0\
    );
\FSM_sequential_state[1]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_0\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      O => \FSM_sequential_state[1]_i_4__3_n_0\
    );
\FSM_sequential_state[1]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \state1_carry__1_n_1\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[5]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_5__3_n_0\
    );
\FSM_sequential_state[1]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_7__3_n_0\,
      I1 => \FSM_sequential_state[1]_i_8__3_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude0_carry__1_0\(23),
      I4 => \amplitude_reg_n_0_[6]\,
      I5 => \amplitude0_carry__1_0\(22),
      O => \FSM_sequential_state[1]_i_6__3_n_0\
    );
\FSM_sequential_state[1]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(16),
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude0_carry__1_0\(17),
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude0_carry__1_0\(18),
      O => \FSM_sequential_state[1]_i_7__3_n_0\
    );
\FSM_sequential_state[1]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(19),
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[4]\,
      I3 => \amplitude0_carry__1_0\(20),
      I4 => \amplitude_reg_n_0_[5]\,
      I5 => \amplitude0_carry__1_0\(21),
      O => \FSM_sequential_state[1]_i_8__3_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__3_n_0\,
      Q => \state__0\(0),
      R => \bl.DSP48E_2_1\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__3_n_0\,
      Q => \state__0\(1),
      R => \bl.DSP48E_2_1\
    );
amplitude0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => amplitude0_carry_n_0,
      CO(2) => amplitude0_carry_n_1,
      CO(1) => amplitude0_carry_n_2,
      CO(0) => amplitude0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_amplitude0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \amplitude0_carry_i_1__3_n_0\,
      S(2) => \amplitude0_carry_i_2__3_n_0\,
      S(1) => \amplitude0_carry_i_3__3_n_0\,
      S(0) => \amplitude0_carry_i_4__3_n_0\
    );
\amplitude0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => amplitude0_carry_n_0,
      CO(3) => \amplitude0_carry__0_n_0\,
      CO(2) => \amplitude0_carry__0_n_1\,
      CO(1) => \amplitude0_carry__0_n_2\,
      CO(0) => \amplitude0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \amplitude0_carry__0_i_1__3_n_0\,
      S(2) => \amplitude0_carry__0_i_2__3_n_0\,
      S(1) => \amplitude0_carry__0_i_3__3_n_0\,
      S(0) => \amplitude0_carry__0_i_4__3_n_0\
    );
\amplitude0_carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \state2_carry__4_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_7\,
      O => \amplitude0_carry__0_i_1__3_n_0\
    );
\amplitude0_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \state2_carry__3_n_4\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__3_n_6\,
      O => \amplitude0_carry__0_i_2__3_n_0\
    );
\amplitude0_carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \state2_carry__3_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__2_n_5\,
      O => \amplitude0_carry__0_i_3__3_n_0\
    );
\amplitude0_carry__0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \state2_carry__2_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_4\,
      O => \amplitude0_carry__0_i_4__3_n_0\
    );
\amplitude0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \amplitude0_carry__0_n_0\,
      CO(3) => \NLW_amplitude0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => data0,
      CO(1) => \amplitude0_carry__1_n_2\,
      CO(0) => \amplitude0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \amplitude0_carry__1_i_1__3_n_0\,
      S(1) => \amplitude0_carry__1_i_2__3_n_0\,
      S(0) => \amplitude0_carry__1_i_3__3_n_0\
    );
\amplitude0_carry__1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(31),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \amplitude0_carry__1_i_1__3_n_0\
    );
\amplitude0_carry__1_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \state2_carry__6_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__5_n_5\,
      O => \amplitude0_carry__1_i_2__3_n_0\
    );
\amplitude0_carry__1_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \state2_carry__5_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_4\,
      O => \amplitude0_carry__1_i_3__3_n_0\
    );
\amplitude0_carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \state2_carry__1_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_7\,
      O => \amplitude0_carry_i_1__3_n_0\
    );
\amplitude0_carry_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(30),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(31),
      I4 => \state2_carry__0_n_4\,
      O => \amplitude0_carry_i_2__3_n_0\
    );
\amplitude0_carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(29),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(28),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(27),
      O => \amplitude0_carry_i_3__3_n_0\
    );
\amplitude0_carry_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(26),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(24),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(25),
      O => \amplitude0_carry_i_4__3_n_0\
    );
\amplitude[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FB00FB00BB00FB"
    )
        port map (
      I0 => \amplitude[0]_i_2__3_n_0\,
      I1 => \amplitude[0]_i_3__3_n_0\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg[4]_0\,
      I5 => \amplitude0_carry__1_0\(16),
      O => amplitude0_in(0)
    );
\amplitude[0]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_1\,
      O => \amplitude[0]_i_2__3_n_0\
    );
\amplitude[0]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \amplitude[0]_i_3__3_n_0\
    );
\amplitude[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFCFEEEFCFCEE"
    )
        port map (
      I0 => \amplitude[3]_i_2__3_n_0\,
      I1 => \amplitude[1]_i_2__3_n_0\,
      I2 => \amplitude[7]_i_7__3_n_0\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \count_reg[0]_0\,
      O => amplitude0_in(1)
    );
\amplitude[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \amplitude0_carry__1_0\(17),
      I2 => \state__0\(1),
      O => \amplitude[1]_i_2__3_n_0\
    );
\amplitude[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA900"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude[3]_i_2__3_n_0\,
      I4 => \amplitude[2]_i_2__3_n_0\,
      O => amplitude0_in(2)
    );
\amplitude[2]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[2]_i_3__3_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(18),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[2]_i_2__3_n_0\
    );
\amplitude[2]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      O => \amplitude[2]_i_3__3_n_0\
    );
\amplitude[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[1]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude[3]_i_2__3_n_0\,
      I5 => \amplitude[3]_i_3__3_n_0\,
      O => amplitude0_in(3)
    );
\amplitude[3]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F11"
    )
        port map (
      I0 => \count_reg[0]_1\,
      I1 => \state__0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state__0\(1),
      O => \amplitude[3]_i_2__3_n_0\
    );
\amplitude[3]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[3]_i_4__3_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(19),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[3]_i_3__3_n_0\
    );
\amplitude[3]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[3]_i_4__3_n_0\
    );
\amplitude[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAFFEAAA"
    )
        port map (
      I0 => \amplitude[4]_i_2__3_n_0\,
      I1 => \amplitude_reg[4]_0\,
      I2 => \amplitude0_carry__1_0\(20),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \amplitude[4]_i_3__2_n_0\,
      O => amplitude0_in(4)
    );
\amplitude[4]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \amplitude[3]_i_2__3_n_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_2__3_n_0\
    );
\amplitude[4]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000015555555"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_3__2_n_0\
    );
\amplitude[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F900"
    )
        port map (
      I0 => \amplitude[5]_i_2__3_n_0\,
      I1 => \amplitude_reg_n_0_[5]\,
      I2 => \count_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[5]_i_3__3_n_0\,
      O => amplitude0_in(5)
    );
\amplitude[5]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[5]_i_2__3_n_0\
    );
\amplitude[5]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude[5]_i_4__3_n_0\,
      I2 => \amplitude[3]_i_2__3_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(21),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[5]_i_3__3_n_0\
    );
\amplitude[5]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[3]\,
      O => \amplitude[5]_i_4__3_n_0\
    );
\amplitude[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BE00"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude[7]_i_6__3_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[6]_i_2__3_n_0\,
      O => amplitude0_in(6)
    );
\amplitude[6]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__3_n_0\,
      I2 => \amplitude[3]_i_2__3_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(22),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[6]_i_2__3_n_0\
    );
\amplitude[6]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[6]_i_3__3_n_0\
    );
\amplitude[7]_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__3_n_0\,
      O => \amplitude[7]_i_10__3_n_0\
    );
\amplitude[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008AAA8A"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \amplitude[7]_i_3__3_n_0\,
      I2 => \amplitude[7]_i_4__3_n_0\,
      I3 => \state__0\(0),
      I4 => \amplitude[7]_i_5__3_n_0\,
      O => \amplitude[7]_i_1__3_n_0\
    );
\amplitude[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007800"
    )
        port map (
      I0 => \amplitude[7]_i_6__3_n_0\,
      I1 => \amplitude_reg_n_0_[6]\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude[7]_i_7__3_n_0\,
      I4 => \count_reg[0]_0\,
      I5 => \amplitude[7]_i_8__2_n_0\,
      O => amplitude0_in(7)
    );
\amplitude[7]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \amplitude[7]_i_9__3_n_0\,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => data0,
      I4 => \count_reg[0]_1\,
      O => \amplitude[7]_i_3__3_n_0\
    );
\amplitude[7]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state1_inferred__0/i__carry__1_n_1\,
      O => \amplitude[7]_i_4__3_n_0\
    );
\amplitude[7]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state1_carry__1_n_1\,
      I3 => \count_reg[0]_0\,
      O => \amplitude[7]_i_5__3_n_0\
    );
\amplitude[7]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[7]_i_6__3_n_0\
    );
\amplitude[7]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \amplitude[7]_i_7__3_n_0\
    );
\amplitude[7]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \amplitude0_carry__1_0\(23),
      I2 => \amplitude_reg[4]_0\,
      I3 => \amplitude_reg_n_0_[7]\,
      I4 => \amplitude[7]_i_10__3_n_0\,
      I5 => \amplitude[3]_i_2__3_n_0\,
      O => \amplitude[7]_i_8__2_n_0\
    );
\amplitude[7]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \amplitude_reg_n_0_[7]\,
      I1 => \amplitude[6]_i_3__3_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      O => \amplitude[7]_i_9__3_n_0\
    );
\amplitude_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__3_n_0\,
      D => amplitude0_in(0),
      Q => \amplitude_reg_n_0_[0]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__3_n_0\,
      D => amplitude0_in(1),
      Q => \amplitude_reg_n_0_[1]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__3_n_0\,
      D => amplitude0_in(2),
      Q => \amplitude_reg_n_0_[2]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__3_n_0\,
      D => amplitude0_in(3),
      Q => \amplitude_reg_n_0_[3]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__3_n_0\,
      D => amplitude0_in(4),
      Q => \amplitude_reg_n_0_[4]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__3_n_0\,
      D => amplitude0_in(5),
      Q => \amplitude_reg_n_0_[5]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__3_n_0\,
      D => amplitude0_in(6),
      Q => \amplitude_reg_n_0_[6]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__3_n_0\,
      D => amplitude0_in(7),
      Q => \amplitude_reg_n_0_[7]\,
      R => \bl.DSP48E_2_1\
    );
\count[0]_i_10__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(30),
      I1 => p_0_in(31),
      O => \count[0]_i_10__3_n_0\
    );
\count[0]_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => count_reg(0),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => p_0_in(5),
      O => \count[0]_i_11__3_n_0\
    );
\count[0]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \count0__0\,
      I1 => nextSample,
      I2 => \^prevstate_reg_0\,
      I3 => s_axi_aresetn,
      O => \count[0]_i_1__15_n_0\
    );
\count[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(0)
    );
\count[0]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count[0]_i_6__3_n_0\,
      I1 => \count[0]_i_7__3_n_0\,
      I2 => \count[0]_i_8__3_n_0\,
      I3 => \count[0]_i_9__3_n_0\,
      I4 => \count[0]_i_10__3_n_0\,
      I5 => \count[0]_i_11__3_n_0\,
      O => \count0__0\
    );
\count[0]_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => p_0_in(0)
    );
\count[0]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_0_in(25),
      I2 => p_0_in(26),
      I3 => p_0_in(27),
      I4 => p_0_in(28),
      I5 => p_0_in(29),
      O => \count[0]_i_6__3_n_0\
    );
\count[0]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_0_in(9),
      I4 => p_0_in(10),
      I5 => p_0_in(11),
      O => \count[0]_i_7__3_n_0\
    );
\count[0]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_0_in(19),
      I2 => p_0_in(20),
      I3 => p_0_in(21),
      I4 => p_0_in(22),
      I5 => p_0_in(23),
      O => \count[0]_i_8__3_n_0\
    );
\count[0]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      I4 => p_0_in(16),
      I5 => p_0_in(17),
      O => \count[0]_i_9__3_n_0\
    );
\count[10]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(10)
    );
\count[11]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_5\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(11)
    );
\count[12]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_4\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(12)
    );
\count[13]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(13)
    );
\count[14]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_6\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(14)
    );
\count[15]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_5\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(15)
    );
\count[16]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(16)
    );
\count[17]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_7\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(17)
    );
\count[18]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_6\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(18)
    );
\count[19]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(19)
    );
\count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_7,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(1)
    );
\count[20]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_4\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(20)
    );
\count[21]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_7\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(21)
    );
\count[22]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(22)
    );
\count[23]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_5\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(23)
    );
\count[24]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_4\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(24)
    );
\count[25]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(25)
    );
\count[26]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_6\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(26)
    );
\count[27]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_5\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(27)
    );
\count[28]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(28)
    );
\count[29]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_7\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(29)
    );
\count[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(2)
    );
\count[30]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_6\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(30)
    );
\count[31]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \count[31]_i_3__3_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \count_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[1]_0\(0),
      O => \count[31]_i_1__3_n_0\
    );
\count[31]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_5\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(31)
    );
\count[31]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0202"
    )
        port map (
      I0 => \amplitude[7]_i_9__3_n_0\,
      I1 => \count_reg[0]_1\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg[4]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\(0),
      I5 => \state__0\(0),
      O => \count[31]_i_3__3_n_0\
    );
\count[31]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF0FE0F0E000E"
    )
        port map (
      I0 => data0,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state1_carry__1_n_1\,
      I5 => \state1_inferred__0/i__carry__1_n_1\,
      O => \count[31]_i_4__3_n_0\
    );
\count[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_5,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(3)
    );
\count[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_4,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(4)
    );
\count[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(5)
    );
\count[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_6\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(6)
    );
\count[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_5\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(7)
    );
\count[8]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_4\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(8)
    );
\count[9]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_7\,
      I1 => \count[31]_i_4__3_n_0\,
      O => count(9)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(0),
      Q => \count_reg_n_0_[0]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[0]_i_3__3_n_7\,
      Q => count_reg(0),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[0]_i_12__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_17__3_n_0\,
      CO(3) => \count_reg[0]_i_12__3_n_0\,
      CO(2) => \count_reg[0]_i_12__3_n_1\,
      CO(1) => \count_reg[0]_i_12__3_n_2\,
      CO(0) => \count_reg[0]_i_12__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(24 downto 21),
      S(3 downto 0) => count_reg(24 downto 21)
    );
\count_reg[0]_i_13__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_12__3_n_0\,
      CO(3) => \count_reg[0]_i_13__3_n_0\,
      CO(2) => \count_reg[0]_i_13__3_n_1\,
      CO(1) => \count_reg[0]_i_13__3_n_2\,
      CO(0) => \count_reg[0]_i_13__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(28 downto 25),
      S(3 downto 0) => count_reg(28 downto 25)
    );
\count_reg[0]_i_14__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_13__3_n_0\,
      CO(3 downto 2) => \NLW_count_reg[0]_i_14__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_reg[0]_i_14__3_n_2\,
      CO(0) => \count_reg[0]_i_14__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[0]_i_14__3_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => count_reg(31 downto 29)
    );
\count_reg[0]_i_15__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_19__3_n_0\,
      CO(3) => \count_reg[0]_i_15__3_n_0\,
      CO(2) => \count_reg[0]_i_15__3_n_1\,
      CO(1) => \count_reg[0]_i_15__3_n_2\,
      CO(0) => \count_reg[0]_i_15__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3 downto 0) => count_reg(8 downto 5)
    );
\count_reg[0]_i_16__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_15__3_n_0\,
      CO(3) => \count_reg[0]_i_16__3_n_0\,
      CO(2) => \count_reg[0]_i_16__3_n_1\,
      CO(1) => \count_reg[0]_i_16__3_n_2\,
      CO(0) => \count_reg[0]_i_16__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3 downto 0) => count_reg(12 downto 9)
    );
\count_reg[0]_i_17__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_18__3_n_0\,
      CO(3) => \count_reg[0]_i_17__3_n_0\,
      CO(2) => \count_reg[0]_i_17__3_n_1\,
      CO(1) => \count_reg[0]_i_17__3_n_2\,
      CO(0) => \count_reg[0]_i_17__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3 downto 0) => count_reg(20 downto 17)
    );
\count_reg[0]_i_18__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_16__3_n_0\,
      CO(3) => \count_reg[0]_i_18__3_n_0\,
      CO(2) => \count_reg[0]_i_18__3_n_1\,
      CO(1) => \count_reg[0]_i_18__3_n_2\,
      CO(0) => \count_reg[0]_i_18__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3 downto 0) => count_reg(16 downto 13)
    );
\count_reg[0]_i_19__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_19__3_n_0\,
      CO(2) => \count_reg[0]_i_19__3_n_1\,
      CO(1) => \count_reg[0]_i_19__3_n_2\,
      CO(0) => \count_reg[0]_i_19__3_n_3\,
      CYINIT => count_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3 downto 0) => count_reg(4 downto 1)
    );
\count_reg[0]_i_3__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_3__3_n_0\,
      CO(2) => \count_reg[0]_i_3__3_n_1\,
      CO(1) => \count_reg[0]_i_3__3_n_2\,
      CO(0) => \count_reg[0]_i_3__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_3__3_n_4\,
      O(2) => \count_reg[0]_i_3__3_n_5\,
      O(1) => \count_reg[0]_i_3__3_n_6\,
      O(0) => \count_reg[0]_i_3__3_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => p_0_in(0)
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(10),
      Q => \count_reg_n_0_[10]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[8]_i_1__3_n_5\,
      Q => count_reg(10),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(11),
      Q => \count_reg_n_0_[11]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[8]_i_1__3_n_4\,
      Q => count_reg(11),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(12),
      Q => \count_reg_n_0_[12]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[12]_i_1__3_n_7\,
      Q => count_reg(12),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1__3_n_0\,
      CO(3) => \count_reg[12]_i_1__3_n_0\,
      CO(2) => \count_reg[12]_i_1__3_n_1\,
      CO(1) => \count_reg[12]_i_1__3_n_2\,
      CO(0) => \count_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1__3_n_4\,
      O(2) => \count_reg[12]_i_1__3_n_5\,
      O(1) => \count_reg[12]_i_1__3_n_6\,
      O(0) => \count_reg[12]_i_1__3_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(13),
      Q => \count_reg_n_0_[13]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[12]_i_1__3_n_6\,
      Q => count_reg(13),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(14),
      Q => \count_reg_n_0_[14]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[12]_i_1__3_n_5\,
      Q => count_reg(14),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(15),
      Q => \count_reg_n_0_[15]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[12]_i_1__3_n_4\,
      Q => count_reg(15),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(16),
      Q => \count_reg_n_0_[16]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[16]_i_1__3_n_7\,
      Q => count_reg(16),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1__3_n_0\,
      CO(3) => \count_reg[16]_i_1__3_n_0\,
      CO(2) => \count_reg[16]_i_1__3_n_1\,
      CO(1) => \count_reg[16]_i_1__3_n_2\,
      CO(0) => \count_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1__3_n_4\,
      O(2) => \count_reg[16]_i_1__3_n_5\,
      O(1) => \count_reg[16]_i_1__3_n_6\,
      O(0) => \count_reg[16]_i_1__3_n_7\,
      S(3 downto 0) => count_reg(19 downto 16)
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(17),
      Q => \count_reg_n_0_[17]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[16]_i_1__3_n_6\,
      Q => count_reg(17),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(18),
      Q => \count_reg_n_0_[18]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[16]_i_1__3_n_5\,
      Q => count_reg(18),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(19),
      Q => \count_reg_n_0_[19]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[16]_i_1__3_n_4\,
      Q => count_reg(19),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[0]_i_3__3_n_6\,
      Q => count_reg(1),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(20),
      Q => \count_reg_n_0_[20]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[20]_i_1__3_n_7\,
      Q => count_reg(20),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1__3_n_0\,
      CO(3) => \count_reg[20]_i_1__3_n_0\,
      CO(2) => \count_reg[20]_i_1__3_n_1\,
      CO(1) => \count_reg[20]_i_1__3_n_2\,
      CO(0) => \count_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[20]_i_1__3_n_4\,
      O(2) => \count_reg[20]_i_1__3_n_5\,
      O(1) => \count_reg[20]_i_1__3_n_6\,
      O(0) => \count_reg[20]_i_1__3_n_7\,
      S(3 downto 0) => count_reg(23 downto 20)
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(21),
      Q => \count_reg_n_0_[21]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[20]_i_1__3_n_6\,
      Q => count_reg(21),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(22),
      Q => \count_reg_n_0_[22]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[20]_i_1__3_n_5\,
      Q => count_reg(22),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(23),
      Q => \count_reg_n_0_[23]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[20]_i_1__3_n_4\,
      Q => count_reg(23),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(24),
      Q => \count_reg_n_0_[24]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[24]_i_1__3_n_7\,
      Q => count_reg(24),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1__3_n_0\,
      CO(3) => \count_reg[24]_i_1__3_n_0\,
      CO(2) => \count_reg[24]_i_1__3_n_1\,
      CO(1) => \count_reg[24]_i_1__3_n_2\,
      CO(0) => \count_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[24]_i_1__3_n_4\,
      O(2) => \count_reg[24]_i_1__3_n_5\,
      O(1) => \count_reg[24]_i_1__3_n_6\,
      O(0) => \count_reg[24]_i_1__3_n_7\,
      S(3 downto 0) => count_reg(27 downto 24)
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(25),
      Q => \count_reg_n_0_[25]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[24]_i_1__3_n_6\,
      Q => count_reg(25),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(26),
      Q => \count_reg_n_0_[26]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[24]_i_1__3_n_5\,
      Q => count_reg(26),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(27),
      Q => \count_reg_n_0_[27]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[24]_i_1__3_n_4\,
      Q => count_reg(27),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(28),
      Q => \count_reg_n_0_[28]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[28]_i_1__3_n_7\,
      Q => count_reg(28),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1__3_n_0\,
      CO(3) => \NLW_count_reg[28]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[28]_i_1__3_n_1\,
      CO(1) => \count_reg[28]_i_1__3_n_2\,
      CO(0) => \count_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[28]_i_1__3_n_4\,
      O(2) => \count_reg[28]_i_1__3_n_5\,
      O(1) => \count_reg[28]_i_1__3_n_6\,
      O(0) => \count_reg[28]_i_1__3_n_7\,
      S(3 downto 0) => count_reg(31 downto 28)
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(29),
      Q => \count_reg_n_0_[29]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[28]_i_1__3_n_6\,
      Q => count_reg(29),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(2),
      Q => \count_reg_n_0_[2]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[0]_i_3__3_n_5\,
      Q => count_reg(2),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(30),
      Q => \count_reg_n_0_[30]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[28]_i_1__3_n_5\,
      Q => count_reg(30),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(31),
      Q => \count_reg_n_0_[31]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[28]_i_1__3_n_4\,
      Q => count_reg(31),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(3),
      Q => \count_reg_n_0_[3]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[0]_i_3__3_n_4\,
      Q => count_reg(3),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(4),
      Q => \count_reg_n_0_[4]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[4]_i_1__3_n_7\,
      Q => count_reg(4),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_3__3_n_0\,
      CO(3) => \count_reg[4]_i_1__3_n_0\,
      CO(2) => \count_reg[4]_i_1__3_n_1\,
      CO(1) => \count_reg[4]_i_1__3_n_2\,
      CO(0) => \count_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1__3_n_4\,
      O(2) => \count_reg[4]_i_1__3_n_5\,
      O(1) => \count_reg[4]_i_1__3_n_6\,
      O(0) => \count_reg[4]_i_1__3_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(5),
      Q => \count_reg_n_0_[5]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[4]_i_1__3_n_6\,
      Q => count_reg(5),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(6),
      Q => \count_reg_n_0_[6]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[4]_i_1__3_n_5\,
      Q => count_reg(6),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(7),
      Q => \count_reg_n_0_[7]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[4]_i_1__3_n_4\,
      Q => count_reg(7),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(8),
      Q => \count_reg_n_0_[8]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[8]_i_1__3_n_7\,
      Q => count_reg(8),
      R => \count[0]_i_1__15_n_0\
    );
\count_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1__3_n_0\,
      CO(3) => \count_reg[8]_i_1__3_n_0\,
      CO(2) => \count_reg[8]_i_1__3_n_1\,
      CO(1) => \count_reg[8]_i_1__3_n_2\,
      CO(0) => \count_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1__3_n_4\,
      O(2) => \count_reg[8]_i_1__3_n_5\,
      O(1) => \count_reg[8]_i_1__3_n_6\,
      O(0) => \count_reg[8]_i_1__3_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__3_n_0\,
      D => count(9),
      Q => \count_reg_n_0_[9]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_3,
      D => \count_reg[8]_i_1__3_n_6\,
      Q => count_reg(9),
      R => \count[0]_i_1__15_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \i__carry__0_i_4__3_n_0\
    );
\i__carry__1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \i__carry__1_i_1__3_n_0\
    );
\i__carry__1_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \i__carry__1_i_2__3_n_0\
    );
\i__carry__1_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \i__carry__1_i_3__3_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(14),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(15),
      I4 => \state2_carry__0_n_4\,
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \amplitude0_carry__1_0\(13),
      I2 => state2_carry_n_5,
      I3 => \amplitude0_carry__1_0\(11),
      I4 => \amplitude0_carry__1_0\(12),
      I5 => state2_carry_n_4,
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \amplitude0_carry__1_0\(10),
      I2 => \count_reg_n_0_[0]\,
      I3 => \amplitude0_carry__1_0\(8),
      I4 => \amplitude0_carry__1_0\(9),
      I5 => state2_carry_n_7,
      O => \i__carry_i_4__3_n_0\
    );
multipy_signal: entity work.skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_30
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(7) => \amplitude_reg_n_0_[7]\,
      Q(6) => \amplitude_reg_n_0_[6]\,
      Q(5) => \amplitude_reg_n_0_[5]\,
      Q(4) => \amplitude_reg_n_0_[4]\,
      Q(3) => \amplitude_reg_n_0_[3]\,
      Q(2) => \amplitude_reg_n_0_[2]\,
      Q(1) => \amplitude_reg_n_0_[1]\,
      Q(0) => \amplitude_reg_n_0_[0]\,
      \bl.DSP48E_2_0\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_1\(0) => \bl.DSP48E_2_0\(0),
      \bl.DSP48E_2_2\ => \bl.DSP48E_2_1\,
      \mixedSigInt_reg[19]_i_12\(0) => \mixedSigInt_reg[19]_i_12\(0),
      \mixedSigInt_reg[19]_i_12_0\(0) => \mixedSigInt_reg[19]_i_12_0\(0),
      s_axi_aclk => s_axi_aclk
    );
\nextIncSig_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3020"
    )
        port map (
      I0 => \count0__0\,
      I1 => \^prevstate_reg_0\,
      I2 => nextSample,
      I3 => nextIncSig_reg_n_0,
      O => \nextIncSig_i_1__3_n_0\
    );
nextIncSig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nextIncSig_i_1__3_n_0\,
      Q => nextIncSig_reg_n_0,
      R => \bl.DSP48E_2_1\
    );
prevState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prevState_reg_1,
      Q => \^prevstate_reg_0\,
      R => '0'
    );
state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state1_carry_n_0,
      CO(2) => state1_carry_n_1,
      CO(1) => state1_carry_n_2,
      CO(0) => state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \state1_carry_i_1__3_n_0\,
      S(2) => \state1_carry_i_2__3_n_0\,
      S(1) => \state1_carry_i_3__3_n_0\,
      S(0) => \state1_carry_i_4__3_n_0\
    );
\state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state1_carry_n_0,
      CO(3) => \state1_carry__0_n_0\,
      CO(2) => \state1_carry__0_n_1\,
      CO(1) => \state1_carry__0_n_2\,
      CO(0) => \state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state1_carry__0_i_1__3_n_0\,
      S(2) => \state1_carry__0_i_2__3_n_0\,
      S(1) => \state1_carry__0_i_3__3_n_0\,
      S(0) => \state1_carry__0_i_4__3_n_0\
    );
\state1_carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \state1_carry__0_i_1__3_n_0\
    );
\state1_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \state1_carry__0_i_2__3_n_0\
    );
\state1_carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \state1_carry__0_i_3__3_n_0\
    );
\state1_carry__0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \state1_carry__0_i_4__3_n_0\
    );
\state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_carry__0_n_0\,
      CO(3) => \NLW_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_carry__1_n_1\,
      CO(1) => \state1_carry__1_n_2\,
      CO(0) => \state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state1_carry__1_i_1__3_n_0\,
      S(1) => \state1_carry__1_i_2__3_n_0\,
      S(0) => \state1_carry__1_i_3__3_n_0\
    );
\state1_carry__1_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \state1_carry__1_i_1__3_n_0\
    );
\state1_carry__1_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \state1_carry__1_i_2__3_n_0\
    );
\state1_carry__1_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \state1_carry__1_i_3__3_n_0\
    );
\state1_carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \state1_carry_i_1__3_n_0\
    );
\state1_carry_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(6),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(7),
      I4 => \state2_carry__0_n_4\,
      O => \state1_carry_i_2__3_n_0\
    );
\state1_carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(5),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(4),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(3),
      O => \state1_carry_i_3__3_n_0\
    );
\state1_carry_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(2),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(0),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(1),
      O => \state1_carry_i_4__3_n_0\
    );
\state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__0/i__carry_n_0\,
      CO(2) => \state1_inferred__0/i__carry_n_1\,
      CO(1) => \state1_inferred__0/i__carry_n_2\,
      CO(0) => \state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__3_n_0\,
      S(2) => \i__carry_i_2__3_n_0\,
      S(1) => \i__carry_i_3__3_n_0\,
      S(0) => \i__carry_i_4__3_n_0\
    );
\state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry_n_0\,
      CO(3) => \state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__3_n_0\,
      S(2) => \i__carry__0_i_2__3_n_0\,
      S(1) => \i__carry__0_i_3__3_n_0\,
      S(0) => \i__carry__0_i_4__3_n_0\
    );
\state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_inferred__0/i__carry__1_n_1\,
      CO(1) => \state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__3_n_0\,
      S(1) => \i__carry__1_i_2__3_n_0\,
      S(0) => \i__carry__1_i_3__3_n_0\
    );
state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state2_carry_n_0,
      CO(2) => state2_carry_n_1,
      CO(1) => state2_carry_n_2,
      CO(0) => state2_carry_n_3,
      CYINIT => \count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => state2_carry_n_4,
      O(2) => state2_carry_n_5,
      O(1) => state2_carry_n_6,
      O(0) => state2_carry_n_7,
      S(3) => \count_reg_n_0_[4]\,
      S(2) => \count_reg_n_0_[3]\,
      S(1) => \count_reg_n_0_[2]\,
      S(0) => \count_reg_n_0_[1]\
    );
\state2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state2_carry_n_0,
      CO(3) => \state2_carry__0_n_0\,
      CO(2) => \state2_carry__0_n_1\,
      CO(1) => \state2_carry__0_n_2\,
      CO(0) => \state2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__0_n_4\,
      O(2) => \state2_carry__0_n_5\,
      O(1) => \state2_carry__0_n_6\,
      O(0) => \state2_carry__0_n_7\,
      S(3) => \count_reg_n_0_[8]\,
      S(2) => \count_reg_n_0_[7]\,
      S(1) => \count_reg_n_0_[6]\,
      S(0) => \count_reg_n_0_[5]\
    );
\state2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__0_n_0\,
      CO(3) => \state2_carry__1_n_0\,
      CO(2) => \state2_carry__1_n_1\,
      CO(1) => \state2_carry__1_n_2\,
      CO(0) => \state2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__1_n_4\,
      O(2) => \state2_carry__1_n_5\,
      O(1) => \state2_carry__1_n_6\,
      O(0) => \state2_carry__1_n_7\,
      S(3) => \count_reg_n_0_[12]\,
      S(2) => \count_reg_n_0_[11]\,
      S(1) => \count_reg_n_0_[10]\,
      S(0) => \count_reg_n_0_[9]\
    );
\state2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__1_n_0\,
      CO(3) => \state2_carry__2_n_0\,
      CO(2) => \state2_carry__2_n_1\,
      CO(1) => \state2_carry__2_n_2\,
      CO(0) => \state2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__2_n_4\,
      O(2) => \state2_carry__2_n_5\,
      O(1) => \state2_carry__2_n_6\,
      O(0) => \state2_carry__2_n_7\,
      S(3) => \count_reg_n_0_[16]\,
      S(2) => \count_reg_n_0_[15]\,
      S(1) => \count_reg_n_0_[14]\,
      S(0) => \count_reg_n_0_[13]\
    );
\state2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__2_n_0\,
      CO(3) => \state2_carry__3_n_0\,
      CO(2) => \state2_carry__3_n_1\,
      CO(1) => \state2_carry__3_n_2\,
      CO(0) => \state2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__3_n_4\,
      O(2) => \state2_carry__3_n_5\,
      O(1) => \state2_carry__3_n_6\,
      O(0) => \state2_carry__3_n_7\,
      S(3) => \count_reg_n_0_[20]\,
      S(2) => \count_reg_n_0_[19]\,
      S(1) => \count_reg_n_0_[18]\,
      S(0) => \count_reg_n_0_[17]\
    );
\state2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__3_n_0\,
      CO(3) => \state2_carry__4_n_0\,
      CO(2) => \state2_carry__4_n_1\,
      CO(1) => \state2_carry__4_n_2\,
      CO(0) => \state2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__4_n_4\,
      O(2) => \state2_carry__4_n_5\,
      O(1) => \state2_carry__4_n_6\,
      O(0) => \state2_carry__4_n_7\,
      S(3) => \count_reg_n_0_[24]\,
      S(2) => \count_reg_n_0_[23]\,
      S(1) => \count_reg_n_0_[22]\,
      S(0) => \count_reg_n_0_[21]\
    );
\state2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__4_n_0\,
      CO(3) => \state2_carry__5_n_0\,
      CO(2) => \state2_carry__5_n_1\,
      CO(1) => \state2_carry__5_n_2\,
      CO(0) => \state2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__5_n_4\,
      O(2) => \state2_carry__5_n_5\,
      O(1) => \state2_carry__5_n_6\,
      O(0) => \state2_carry__5_n_7\,
      S(3) => \count_reg_n_0_[28]\,
      S(2) => \count_reg_n_0_[27]\,
      S(1) => \count_reg_n_0_[26]\,
      S(0) => \count_reg_n_0_[25]\
    );
\state2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_state2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state2_carry__6_n_2\,
      CO(0) => \state2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state2_carry__6_O_UNCONNECTED\(3),
      O(2) => \state2_carry__6_n_5\,
      O(1) => \state2_carry__6_n_6\,
      O(0) => \state2_carry__6_n_7\,
      S(3) => '0',
      S(2) => \count_reg_n_0_[31]\,
      S(1) => \count_reg_n_0_[30]\,
      S(0) => \count_reg_n_0_[29]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_adsr_31 is
  port (
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_0 : out STD_LOGIC;
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bl.DSP48E_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_2\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_1 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \mixedSigInt_reg[19]_i_17\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[19]_i_17_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_2 : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \amplitude_reg[4]_0\ : in STD_LOGIC;
    \amplitude0_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_adsr_31 : entity is "adsr";
end skrach_design_skrach_core_0_1_adsr_31;

architecture STRUCTURE of skrach_design_skrach_core_0_1_adsr_31 is
  signal \FSM_sequential_state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8__2_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_1\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_3\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_3\ : STD_LOGIC;
  signal \amplitude0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal amplitude0_carry_n_0 : STD_LOGIC;
  signal amplitude0_carry_n_1 : STD_LOGIC;
  signal amplitude0_carry_n_2 : STD_LOGIC;
  signal amplitude0_carry_n_3 : STD_LOGIC;
  signal amplitude0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \amplitude[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \amplitude[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \amplitude[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_2__2_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_3__2_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_4__2_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_3__2_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_4__2_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_10__2_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_5__2_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_6__2_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_8__1_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_9__2_n_0\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[0]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[1]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[2]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[3]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[4]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[5]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[6]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[7]\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count0__0\ : STD_LOGIC;
  signal \count[0]_i_10__2_n_0\ : STD_LOGIC;
  signal \count[0]_i_11__2_n_0\ : STD_LOGIC;
  signal \count[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \count[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \count[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \count[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \count[0]_i_9__2_n_0\ : STD_LOGIC;
  signal \count[31]_i_1__2_n_0\ : STD_LOGIC;
  signal \count[31]_i_3__2_n_0\ : STD_LOGIC;
  signal \count[31]_i_4__2_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_reg[0]_i_12__2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_12__2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_12__2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_12__2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_13__2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_13__2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_13__2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_13__2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_14__2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_14__2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_15__2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_15__2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_15__2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_15__2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_16__2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_16__2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_16__2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_16__2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_17__2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_17__2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_17__2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_17__2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_18__2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_18__2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_18__2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_18__2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_19__2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_19__2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_19__2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_19__2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_3__2_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_3__2_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_3__2_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__2_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_3__2_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_3__2_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_3__2_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_reg[16]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_reg[20]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_reg[20]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_reg[24]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_reg[24]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_reg[24]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_reg[24]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_reg[28]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_reg[28]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_reg[28]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_reg[28]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[30]\ : STD_LOGIC;
  signal \count_reg_n_0_[31]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \nextIncSig_i_1__2_n_0\ : STD_LOGIC;
  signal nextIncSig_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^prevstate_reg_0\ : STD_LOGIC;
  signal \state1_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_1\ : STD_LOGIC;
  signal \state1_carry__0_n_2\ : STD_LOGIC;
  signal \state1_carry__0_n_3\ : STD_LOGIC;
  signal \state1_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \state1_carry__1_n_1\ : STD_LOGIC;
  signal \state1_carry__1_n_2\ : STD_LOGIC;
  signal \state1_carry__1_n_3\ : STD_LOGIC;
  signal \state1_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \state1_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \state1_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \state1_carry_i_4__2_n_0\ : STD_LOGIC;
  signal state1_carry_n_0 : STD_LOGIC;
  signal state1_carry_n_1 : STD_LOGIC;
  signal state1_carry_n_2 : STD_LOGIC;
  signal state1_carry_n_3 : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_0\ : STD_LOGIC;
  signal \state2_carry__0_n_1\ : STD_LOGIC;
  signal \state2_carry__0_n_2\ : STD_LOGIC;
  signal \state2_carry__0_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_4\ : STD_LOGIC;
  signal \state2_carry__0_n_5\ : STD_LOGIC;
  signal \state2_carry__0_n_6\ : STD_LOGIC;
  signal \state2_carry__0_n_7\ : STD_LOGIC;
  signal \state2_carry__1_n_0\ : STD_LOGIC;
  signal \state2_carry__1_n_1\ : STD_LOGIC;
  signal \state2_carry__1_n_2\ : STD_LOGIC;
  signal \state2_carry__1_n_3\ : STD_LOGIC;
  signal \state2_carry__1_n_4\ : STD_LOGIC;
  signal \state2_carry__1_n_5\ : STD_LOGIC;
  signal \state2_carry__1_n_6\ : STD_LOGIC;
  signal \state2_carry__1_n_7\ : STD_LOGIC;
  signal \state2_carry__2_n_0\ : STD_LOGIC;
  signal \state2_carry__2_n_1\ : STD_LOGIC;
  signal \state2_carry__2_n_2\ : STD_LOGIC;
  signal \state2_carry__2_n_3\ : STD_LOGIC;
  signal \state2_carry__2_n_4\ : STD_LOGIC;
  signal \state2_carry__2_n_5\ : STD_LOGIC;
  signal \state2_carry__2_n_6\ : STD_LOGIC;
  signal \state2_carry__2_n_7\ : STD_LOGIC;
  signal \state2_carry__3_n_0\ : STD_LOGIC;
  signal \state2_carry__3_n_1\ : STD_LOGIC;
  signal \state2_carry__3_n_2\ : STD_LOGIC;
  signal \state2_carry__3_n_3\ : STD_LOGIC;
  signal \state2_carry__3_n_4\ : STD_LOGIC;
  signal \state2_carry__3_n_5\ : STD_LOGIC;
  signal \state2_carry__3_n_6\ : STD_LOGIC;
  signal \state2_carry__3_n_7\ : STD_LOGIC;
  signal \state2_carry__4_n_0\ : STD_LOGIC;
  signal \state2_carry__4_n_1\ : STD_LOGIC;
  signal \state2_carry__4_n_2\ : STD_LOGIC;
  signal \state2_carry__4_n_3\ : STD_LOGIC;
  signal \state2_carry__4_n_4\ : STD_LOGIC;
  signal \state2_carry__4_n_5\ : STD_LOGIC;
  signal \state2_carry__4_n_6\ : STD_LOGIC;
  signal \state2_carry__4_n_7\ : STD_LOGIC;
  signal \state2_carry__5_n_0\ : STD_LOGIC;
  signal \state2_carry__5_n_1\ : STD_LOGIC;
  signal \state2_carry__5_n_2\ : STD_LOGIC;
  signal \state2_carry__5_n_3\ : STD_LOGIC;
  signal \state2_carry__5_n_4\ : STD_LOGIC;
  signal \state2_carry__5_n_5\ : STD_LOGIC;
  signal \state2_carry__5_n_6\ : STD_LOGIC;
  signal \state2_carry__5_n_7\ : STD_LOGIC;
  signal \state2_carry__6_n_2\ : STD_LOGIC;
  signal \state2_carry__6_n_3\ : STD_LOGIC;
  signal \state2_carry__6_n_5\ : STD_LOGIC;
  signal \state2_carry__6_n_6\ : STD_LOGIC;
  signal \state2_carry__6_n_7\ : STD_LOGIC;
  signal state2_carry_n_0 : STD_LOGIC;
  signal state2_carry_n_1 : STD_LOGIC;
  signal state2_carry_n_2 : STD_LOGIC;
  signal state2_carry_n_3 : STD_LOGIC;
  signal state2_carry_n_4 : STD_LOGIC;
  signal state2_carry_n_5 : STD_LOGIC;
  signal state2_carry_n_6 : STD_LOGIC;
  signal state2_carry_n_7 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_amplitude0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_amplitude0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[0]_i_14__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[0]_i_14__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[28]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4__2\ : label is "soft_lutpair187";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute SOFT_HLUTNM of \amplitude[0]_i_2__2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \amplitude[0]_i_3__2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \amplitude[1]_i_2__2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \amplitude[2]_i_1__2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \amplitude[2]_i_3__2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \amplitude[3]_i_2__2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \amplitude[5]_i_2__2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \amplitude[5]_i_4__2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \amplitude[7]_i_10__2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \amplitude[7]_i_4__2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \amplitude[7]_i_5__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \amplitude[7]_i_7__2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \amplitude[7]_i_9__2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \count[0]_i_1__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \count[10]_i_1__2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \count[11]_i_1__2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \count[12]_i_1__2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \count[13]_i_1__2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \count[14]_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \count[15]_i_1__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \count[16]_i_1__2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \count[17]_i_1__2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \count[18]_i_1__2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \count[19]_i_1__2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \count[1]_i_1__2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \count[20]_i_1__2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \count[21]_i_1__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \count[22]_i_1__2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \count[23]_i_1__2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \count[24]_i_1__2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \count[25]_i_1__2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \count[26]_i_1__2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \count[27]_i_1__2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \count[28]_i_1__2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \count[29]_i_1__2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \count[2]_i_1__2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \count[30]_i_1__2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \count[31]_i_2__2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \count[3]_i_1__2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \count[4]_i_1__2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \count[5]_i_1__2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \count[6]_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \count[7]_i_1__2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \count[8]_i_1__2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \count[9]_i_1__2\ : label is "soft_lutpair201";
begin
  prevState_reg_0 <= \^prevstate_reg_0\;
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77700805555A0AA"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__2_n_0\,
      O => \FSM_sequential_state[0]_i_1__2_n_0\
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF00FFA0F500"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__2_n_0\,
      O => \FSM_sequential_state[1]_i_1__2_n_0\
    );
\FSM_sequential_state[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_4__2_n_0\,
      I1 => \FSM_sequential_state[1]_i_5__2_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude_reg_n_0_[6]\,
      I4 => \amplitude_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_2__2_n_0\
    );
\FSM_sequential_state[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4500FFFF"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \FSM_sequential_state[1]_i_6__2_n_0\,
      I2 => \state1_inferred__0/i__carry__1_n_1\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_3__2_n_0\
    );
\FSM_sequential_state[1]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_0\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      O => \FSM_sequential_state[1]_i_4__2_n_0\
    );
\FSM_sequential_state[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \state1_carry__1_n_1\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[5]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_5__2_n_0\
    );
\FSM_sequential_state[1]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_7__2_n_0\,
      I1 => \FSM_sequential_state[1]_i_8__2_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude0_carry__1_0\(23),
      I4 => \amplitude_reg_n_0_[6]\,
      I5 => \amplitude0_carry__1_0\(22),
      O => \FSM_sequential_state[1]_i_6__2_n_0\
    );
\FSM_sequential_state[1]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(16),
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude0_carry__1_0\(17),
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude0_carry__1_0\(18),
      O => \FSM_sequential_state[1]_i_7__2_n_0\
    );
\FSM_sequential_state[1]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(19),
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[4]\,
      I3 => \amplitude0_carry__1_0\(20),
      I4 => \amplitude_reg_n_0_[5]\,
      I5 => \amplitude0_carry__1_0\(21),
      O => \FSM_sequential_state[1]_i_8__2_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__2_n_0\,
      Q => \state__0\(0),
      R => \bl.DSP48E_2_2\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__2_n_0\,
      Q => \state__0\(1),
      R => \bl.DSP48E_2_2\
    );
amplitude0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => amplitude0_carry_n_0,
      CO(2) => amplitude0_carry_n_1,
      CO(1) => amplitude0_carry_n_2,
      CO(0) => amplitude0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_amplitude0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \amplitude0_carry_i_1__2_n_0\,
      S(2) => \amplitude0_carry_i_2__2_n_0\,
      S(1) => \amplitude0_carry_i_3__2_n_0\,
      S(0) => \amplitude0_carry_i_4__2_n_0\
    );
\amplitude0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => amplitude0_carry_n_0,
      CO(3) => \amplitude0_carry__0_n_0\,
      CO(2) => \amplitude0_carry__0_n_1\,
      CO(1) => \amplitude0_carry__0_n_2\,
      CO(0) => \amplitude0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \amplitude0_carry__0_i_1__2_n_0\,
      S(2) => \amplitude0_carry__0_i_2__2_n_0\,
      S(1) => \amplitude0_carry__0_i_3__2_n_0\,
      S(0) => \amplitude0_carry__0_i_4__2_n_0\
    );
\amplitude0_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \state2_carry__4_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_7\,
      O => \amplitude0_carry__0_i_1__2_n_0\
    );
\amplitude0_carry__0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \state2_carry__3_n_4\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__3_n_6\,
      O => \amplitude0_carry__0_i_2__2_n_0\
    );
\amplitude0_carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \state2_carry__3_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__2_n_5\,
      O => \amplitude0_carry__0_i_3__2_n_0\
    );
\amplitude0_carry__0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \state2_carry__2_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_4\,
      O => \amplitude0_carry__0_i_4__2_n_0\
    );
\amplitude0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \amplitude0_carry__0_n_0\,
      CO(3) => \NLW_amplitude0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => data0,
      CO(1) => \amplitude0_carry__1_n_2\,
      CO(0) => \amplitude0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \amplitude0_carry__1_i_1__2_n_0\,
      S(1) => \amplitude0_carry__1_i_2__2_n_0\,
      S(0) => \amplitude0_carry__1_i_3__2_n_0\
    );
\amplitude0_carry__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(31),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \amplitude0_carry__1_i_1__2_n_0\
    );
\amplitude0_carry__1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \state2_carry__6_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__5_n_5\,
      O => \amplitude0_carry__1_i_2__2_n_0\
    );
\amplitude0_carry__1_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \state2_carry__5_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_4\,
      O => \amplitude0_carry__1_i_3__2_n_0\
    );
\amplitude0_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \state2_carry__1_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_7\,
      O => \amplitude0_carry_i_1__2_n_0\
    );
\amplitude0_carry_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(30),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(31),
      I4 => \state2_carry__0_n_4\,
      O => \amplitude0_carry_i_2__2_n_0\
    );
\amplitude0_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(29),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(28),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(27),
      O => \amplitude0_carry_i_3__2_n_0\
    );
\amplitude0_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(26),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(24),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(25),
      O => \amplitude0_carry_i_4__2_n_0\
    );
\amplitude[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FB00FB00BB00FB"
    )
        port map (
      I0 => \amplitude[0]_i_2__2_n_0\,
      I1 => \amplitude[0]_i_3__2_n_0\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg[4]_0\,
      I5 => \amplitude0_carry__1_0\(16),
      O => amplitude0_in(0)
    );
\amplitude[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_1\,
      O => \amplitude[0]_i_2__2_n_0\
    );
\amplitude[0]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \amplitude[0]_i_3__2_n_0\
    );
\amplitude[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFCFEEEFCFCEE"
    )
        port map (
      I0 => \amplitude[3]_i_2__2_n_0\,
      I1 => \amplitude[1]_i_2__2_n_0\,
      I2 => \amplitude[7]_i_7__2_n_0\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \count_reg[0]_0\,
      O => amplitude0_in(1)
    );
\amplitude[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \amplitude0_carry__1_0\(17),
      I2 => \state__0\(1),
      O => \amplitude[1]_i_2__2_n_0\
    );
\amplitude[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA900"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude[3]_i_2__2_n_0\,
      I4 => \amplitude[2]_i_2__2_n_0\,
      O => amplitude0_in(2)
    );
\amplitude[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[2]_i_3__2_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(18),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[2]_i_2__2_n_0\
    );
\amplitude[2]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      O => \amplitude[2]_i_3__2_n_0\
    );
\amplitude[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[1]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude[3]_i_2__2_n_0\,
      I5 => \amplitude[3]_i_3__2_n_0\,
      O => amplitude0_in(3)
    );
\amplitude[3]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F11"
    )
        port map (
      I0 => \count_reg[0]_1\,
      I1 => \state__0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state__0\(1),
      O => \amplitude[3]_i_2__2_n_0\
    );
\amplitude[3]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[3]_i_4__2_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(19),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[3]_i_3__2_n_0\
    );
\amplitude[3]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[3]_i_4__2_n_0\
    );
\amplitude[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAFFEAAA"
    )
        port map (
      I0 => \amplitude[4]_i_2__2_n_0\,
      I1 => \amplitude_reg[4]_0\,
      I2 => \amplitude0_carry__1_0\(20),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \amplitude[4]_i_3__1_n_0\,
      O => amplitude0_in(4)
    );
\amplitude[4]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \amplitude[3]_i_2__2_n_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_2__2_n_0\
    );
\amplitude[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000015555555"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_3__1_n_0\
    );
\amplitude[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F900"
    )
        port map (
      I0 => \amplitude[5]_i_2__2_n_0\,
      I1 => \amplitude_reg_n_0_[5]\,
      I2 => \count_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[5]_i_3__2_n_0\,
      O => amplitude0_in(5)
    );
\amplitude[5]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[5]_i_2__2_n_0\
    );
\amplitude[5]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude[5]_i_4__2_n_0\,
      I2 => \amplitude[3]_i_2__2_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(21),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[5]_i_3__2_n_0\
    );
\amplitude[5]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[3]\,
      O => \amplitude[5]_i_4__2_n_0\
    );
\amplitude[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BE00"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude[7]_i_6__2_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[6]_i_2__2_n_0\,
      O => amplitude0_in(6)
    );
\amplitude[6]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__2_n_0\,
      I2 => \amplitude[3]_i_2__2_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(22),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[6]_i_2__2_n_0\
    );
\amplitude[6]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[6]_i_3__2_n_0\
    );
\amplitude[7]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__2_n_0\,
      O => \amplitude[7]_i_10__2_n_0\
    );
\amplitude[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008AAA8A"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \amplitude[7]_i_3__2_n_0\,
      I2 => \amplitude[7]_i_4__2_n_0\,
      I3 => \state__0\(0),
      I4 => \amplitude[7]_i_5__2_n_0\,
      O => \amplitude[7]_i_1__2_n_0\
    );
\amplitude[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007800"
    )
        port map (
      I0 => \amplitude[7]_i_6__2_n_0\,
      I1 => \amplitude_reg_n_0_[6]\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude[7]_i_7__2_n_0\,
      I4 => \count_reg[0]_0\,
      I5 => \amplitude[7]_i_8__1_n_0\,
      O => amplitude0_in(7)
    );
\amplitude[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \amplitude[7]_i_9__2_n_0\,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => data0,
      I4 => \count_reg[0]_1\,
      O => \amplitude[7]_i_3__2_n_0\
    );
\amplitude[7]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state1_inferred__0/i__carry__1_n_1\,
      O => \amplitude[7]_i_4__2_n_0\
    );
\amplitude[7]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state1_carry__1_n_1\,
      I3 => \count_reg[0]_0\,
      O => \amplitude[7]_i_5__2_n_0\
    );
\amplitude[7]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[7]_i_6__2_n_0\
    );
\amplitude[7]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \amplitude[7]_i_7__2_n_0\
    );
\amplitude[7]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \amplitude0_carry__1_0\(23),
      I2 => \amplitude_reg[4]_0\,
      I3 => \amplitude_reg_n_0_[7]\,
      I4 => \amplitude[7]_i_10__2_n_0\,
      I5 => \amplitude[3]_i_2__2_n_0\,
      O => \amplitude[7]_i_8__1_n_0\
    );
\amplitude[7]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \amplitude_reg_n_0_[7]\,
      I1 => \amplitude[6]_i_3__2_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      O => \amplitude[7]_i_9__2_n_0\
    );
\amplitude_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__2_n_0\,
      D => amplitude0_in(0),
      Q => \amplitude_reg_n_0_[0]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__2_n_0\,
      D => amplitude0_in(1),
      Q => \amplitude_reg_n_0_[1]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__2_n_0\,
      D => amplitude0_in(2),
      Q => \amplitude_reg_n_0_[2]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__2_n_0\,
      D => amplitude0_in(3),
      Q => \amplitude_reg_n_0_[3]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__2_n_0\,
      D => amplitude0_in(4),
      Q => \amplitude_reg_n_0_[4]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__2_n_0\,
      D => amplitude0_in(5),
      Q => \amplitude_reg_n_0_[5]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__2_n_0\,
      D => amplitude0_in(6),
      Q => \amplitude_reg_n_0_[6]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__2_n_0\,
      D => amplitude0_in(7),
      Q => \amplitude_reg_n_0_[7]\,
      R => \bl.DSP48E_2_2\
    );
\count[0]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(30),
      I1 => p_0_in(31),
      O => \count[0]_i_10__2_n_0\
    );
\count[0]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => count_reg(0),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => p_0_in(5),
      O => \count[0]_i_11__2_n_0\
    );
\count[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \count0__0\,
      I1 => nextSample,
      I2 => \^prevstate_reg_0\,
      I3 => s_axi_aresetn,
      O => \count[0]_i_1__14_n_0\
    );
\count[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(0)
    );
\count[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count[0]_i_6__2_n_0\,
      I1 => \count[0]_i_7__2_n_0\,
      I2 => \count[0]_i_8__2_n_0\,
      I3 => \count[0]_i_9__2_n_0\,
      I4 => \count[0]_i_10__2_n_0\,
      I5 => \count[0]_i_11__2_n_0\,
      O => \count0__0\
    );
\count[0]_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => p_0_in(0)
    );
\count[0]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_0_in(25),
      I2 => p_0_in(26),
      I3 => p_0_in(27),
      I4 => p_0_in(28),
      I5 => p_0_in(29),
      O => \count[0]_i_6__2_n_0\
    );
\count[0]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_0_in(9),
      I4 => p_0_in(10),
      I5 => p_0_in(11),
      O => \count[0]_i_7__2_n_0\
    );
\count[0]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_0_in(19),
      I2 => p_0_in(20),
      I3 => p_0_in(21),
      I4 => p_0_in(22),
      I5 => p_0_in(23),
      O => \count[0]_i_8__2_n_0\
    );
\count[0]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      I4 => p_0_in(16),
      I5 => p_0_in(17),
      O => \count[0]_i_9__2_n_0\
    );
\count[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(10)
    );
\count[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_5\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(11)
    );
\count[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_4\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(12)
    );
\count[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(13)
    );
\count[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_6\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(14)
    );
\count[15]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_5\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(15)
    );
\count[16]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(16)
    );
\count[17]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_7\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(17)
    );
\count[18]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_6\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(18)
    );
\count[19]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(19)
    );
\count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_7,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(1)
    );
\count[20]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_4\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(20)
    );
\count[21]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_7\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(21)
    );
\count[22]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(22)
    );
\count[23]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_5\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(23)
    );
\count[24]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_4\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(24)
    );
\count[25]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(25)
    );
\count[26]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_6\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(26)
    );
\count[27]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_5\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(27)
    );
\count[28]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(28)
    );
\count[29]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_7\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(29)
    );
\count[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(2)
    );
\count[30]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_6\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(30)
    );
\count[31]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \count[31]_i_3__2_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \count_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[1]_0\(0),
      O => \count[31]_i_1__2_n_0\
    );
\count[31]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_5\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(31)
    );
\count[31]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0202"
    )
        port map (
      I0 => \amplitude[7]_i_9__2_n_0\,
      I1 => \count_reg[0]_1\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg[4]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\(0),
      I5 => \state__0\(0),
      O => \count[31]_i_3__2_n_0\
    );
\count[31]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF0FE0F0E000E"
    )
        port map (
      I0 => data0,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state1_carry__1_n_1\,
      I5 => \state1_inferred__0/i__carry__1_n_1\,
      O => \count[31]_i_4__2_n_0\
    );
\count[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_5,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(3)
    );
\count[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_4,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(4)
    );
\count[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(5)
    );
\count[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_6\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(6)
    );
\count[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_5\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(7)
    );
\count[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_4\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(8)
    );
\count[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_7\,
      I1 => \count[31]_i_4__2_n_0\,
      O => count(9)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(0),
      Q => \count_reg_n_0_[0]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[0]_i_3__2_n_7\,
      Q => count_reg(0),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[0]_i_12__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_17__2_n_0\,
      CO(3) => \count_reg[0]_i_12__2_n_0\,
      CO(2) => \count_reg[0]_i_12__2_n_1\,
      CO(1) => \count_reg[0]_i_12__2_n_2\,
      CO(0) => \count_reg[0]_i_12__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(24 downto 21),
      S(3 downto 0) => count_reg(24 downto 21)
    );
\count_reg[0]_i_13__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_12__2_n_0\,
      CO(3) => \count_reg[0]_i_13__2_n_0\,
      CO(2) => \count_reg[0]_i_13__2_n_1\,
      CO(1) => \count_reg[0]_i_13__2_n_2\,
      CO(0) => \count_reg[0]_i_13__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(28 downto 25),
      S(3 downto 0) => count_reg(28 downto 25)
    );
\count_reg[0]_i_14__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_13__2_n_0\,
      CO(3 downto 2) => \NLW_count_reg[0]_i_14__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_reg[0]_i_14__2_n_2\,
      CO(0) => \count_reg[0]_i_14__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[0]_i_14__2_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => count_reg(31 downto 29)
    );
\count_reg[0]_i_15__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_19__2_n_0\,
      CO(3) => \count_reg[0]_i_15__2_n_0\,
      CO(2) => \count_reg[0]_i_15__2_n_1\,
      CO(1) => \count_reg[0]_i_15__2_n_2\,
      CO(0) => \count_reg[0]_i_15__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3 downto 0) => count_reg(8 downto 5)
    );
\count_reg[0]_i_16__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_15__2_n_0\,
      CO(3) => \count_reg[0]_i_16__2_n_0\,
      CO(2) => \count_reg[0]_i_16__2_n_1\,
      CO(1) => \count_reg[0]_i_16__2_n_2\,
      CO(0) => \count_reg[0]_i_16__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3 downto 0) => count_reg(12 downto 9)
    );
\count_reg[0]_i_17__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_18__2_n_0\,
      CO(3) => \count_reg[0]_i_17__2_n_0\,
      CO(2) => \count_reg[0]_i_17__2_n_1\,
      CO(1) => \count_reg[0]_i_17__2_n_2\,
      CO(0) => \count_reg[0]_i_17__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3 downto 0) => count_reg(20 downto 17)
    );
\count_reg[0]_i_18__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_16__2_n_0\,
      CO(3) => \count_reg[0]_i_18__2_n_0\,
      CO(2) => \count_reg[0]_i_18__2_n_1\,
      CO(1) => \count_reg[0]_i_18__2_n_2\,
      CO(0) => \count_reg[0]_i_18__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3 downto 0) => count_reg(16 downto 13)
    );
\count_reg[0]_i_19__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_19__2_n_0\,
      CO(2) => \count_reg[0]_i_19__2_n_1\,
      CO(1) => \count_reg[0]_i_19__2_n_2\,
      CO(0) => \count_reg[0]_i_19__2_n_3\,
      CYINIT => count_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3 downto 0) => count_reg(4 downto 1)
    );
\count_reg[0]_i_3__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_3__2_n_0\,
      CO(2) => \count_reg[0]_i_3__2_n_1\,
      CO(1) => \count_reg[0]_i_3__2_n_2\,
      CO(0) => \count_reg[0]_i_3__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_3__2_n_4\,
      O(2) => \count_reg[0]_i_3__2_n_5\,
      O(1) => \count_reg[0]_i_3__2_n_6\,
      O(0) => \count_reg[0]_i_3__2_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => p_0_in(0)
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(10),
      Q => \count_reg_n_0_[10]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[8]_i_1__2_n_5\,
      Q => count_reg(10),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(11),
      Q => \count_reg_n_0_[11]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[8]_i_1__2_n_4\,
      Q => count_reg(11),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(12),
      Q => \count_reg_n_0_[12]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[12]_i_1__2_n_7\,
      Q => count_reg(12),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1__2_n_0\,
      CO(3) => \count_reg[12]_i_1__2_n_0\,
      CO(2) => \count_reg[12]_i_1__2_n_1\,
      CO(1) => \count_reg[12]_i_1__2_n_2\,
      CO(0) => \count_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1__2_n_4\,
      O(2) => \count_reg[12]_i_1__2_n_5\,
      O(1) => \count_reg[12]_i_1__2_n_6\,
      O(0) => \count_reg[12]_i_1__2_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(13),
      Q => \count_reg_n_0_[13]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[12]_i_1__2_n_6\,
      Q => count_reg(13),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(14),
      Q => \count_reg_n_0_[14]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[12]_i_1__2_n_5\,
      Q => count_reg(14),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(15),
      Q => \count_reg_n_0_[15]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[12]_i_1__2_n_4\,
      Q => count_reg(15),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(16),
      Q => \count_reg_n_0_[16]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[16]_i_1__2_n_7\,
      Q => count_reg(16),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1__2_n_0\,
      CO(3) => \count_reg[16]_i_1__2_n_0\,
      CO(2) => \count_reg[16]_i_1__2_n_1\,
      CO(1) => \count_reg[16]_i_1__2_n_2\,
      CO(0) => \count_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1__2_n_4\,
      O(2) => \count_reg[16]_i_1__2_n_5\,
      O(1) => \count_reg[16]_i_1__2_n_6\,
      O(0) => \count_reg[16]_i_1__2_n_7\,
      S(3 downto 0) => count_reg(19 downto 16)
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(17),
      Q => \count_reg_n_0_[17]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[16]_i_1__2_n_6\,
      Q => count_reg(17),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(18),
      Q => \count_reg_n_0_[18]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[16]_i_1__2_n_5\,
      Q => count_reg(18),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(19),
      Q => \count_reg_n_0_[19]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[16]_i_1__2_n_4\,
      Q => count_reg(19),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[0]_i_3__2_n_6\,
      Q => count_reg(1),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(20),
      Q => \count_reg_n_0_[20]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[20]_i_1__2_n_7\,
      Q => count_reg(20),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1__2_n_0\,
      CO(3) => \count_reg[20]_i_1__2_n_0\,
      CO(2) => \count_reg[20]_i_1__2_n_1\,
      CO(1) => \count_reg[20]_i_1__2_n_2\,
      CO(0) => \count_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[20]_i_1__2_n_4\,
      O(2) => \count_reg[20]_i_1__2_n_5\,
      O(1) => \count_reg[20]_i_1__2_n_6\,
      O(0) => \count_reg[20]_i_1__2_n_7\,
      S(3 downto 0) => count_reg(23 downto 20)
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(21),
      Q => \count_reg_n_0_[21]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[20]_i_1__2_n_6\,
      Q => count_reg(21),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(22),
      Q => \count_reg_n_0_[22]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[20]_i_1__2_n_5\,
      Q => count_reg(22),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(23),
      Q => \count_reg_n_0_[23]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[20]_i_1__2_n_4\,
      Q => count_reg(23),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(24),
      Q => \count_reg_n_0_[24]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[24]_i_1__2_n_7\,
      Q => count_reg(24),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1__2_n_0\,
      CO(3) => \count_reg[24]_i_1__2_n_0\,
      CO(2) => \count_reg[24]_i_1__2_n_1\,
      CO(1) => \count_reg[24]_i_1__2_n_2\,
      CO(0) => \count_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[24]_i_1__2_n_4\,
      O(2) => \count_reg[24]_i_1__2_n_5\,
      O(1) => \count_reg[24]_i_1__2_n_6\,
      O(0) => \count_reg[24]_i_1__2_n_7\,
      S(3 downto 0) => count_reg(27 downto 24)
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(25),
      Q => \count_reg_n_0_[25]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[24]_i_1__2_n_6\,
      Q => count_reg(25),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(26),
      Q => \count_reg_n_0_[26]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[24]_i_1__2_n_5\,
      Q => count_reg(26),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(27),
      Q => \count_reg_n_0_[27]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[24]_i_1__2_n_4\,
      Q => count_reg(27),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(28),
      Q => \count_reg_n_0_[28]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[28]_i_1__2_n_7\,
      Q => count_reg(28),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1__2_n_0\,
      CO(3) => \NLW_count_reg[28]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[28]_i_1__2_n_1\,
      CO(1) => \count_reg[28]_i_1__2_n_2\,
      CO(0) => \count_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[28]_i_1__2_n_4\,
      O(2) => \count_reg[28]_i_1__2_n_5\,
      O(1) => \count_reg[28]_i_1__2_n_6\,
      O(0) => \count_reg[28]_i_1__2_n_7\,
      S(3 downto 0) => count_reg(31 downto 28)
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(29),
      Q => \count_reg_n_0_[29]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[28]_i_1__2_n_6\,
      Q => count_reg(29),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(2),
      Q => \count_reg_n_0_[2]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[0]_i_3__2_n_5\,
      Q => count_reg(2),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(30),
      Q => \count_reg_n_0_[30]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[28]_i_1__2_n_5\,
      Q => count_reg(30),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(31),
      Q => \count_reg_n_0_[31]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[28]_i_1__2_n_4\,
      Q => count_reg(31),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(3),
      Q => \count_reg_n_0_[3]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[0]_i_3__2_n_4\,
      Q => count_reg(3),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(4),
      Q => \count_reg_n_0_[4]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[4]_i_1__2_n_7\,
      Q => count_reg(4),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_3__2_n_0\,
      CO(3) => \count_reg[4]_i_1__2_n_0\,
      CO(2) => \count_reg[4]_i_1__2_n_1\,
      CO(1) => \count_reg[4]_i_1__2_n_2\,
      CO(0) => \count_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1__2_n_4\,
      O(2) => \count_reg[4]_i_1__2_n_5\,
      O(1) => \count_reg[4]_i_1__2_n_6\,
      O(0) => \count_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(5),
      Q => \count_reg_n_0_[5]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[4]_i_1__2_n_6\,
      Q => count_reg(5),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(6),
      Q => \count_reg_n_0_[6]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[4]_i_1__2_n_5\,
      Q => count_reg(6),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(7),
      Q => \count_reg_n_0_[7]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[4]_i_1__2_n_4\,
      Q => count_reg(7),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(8),
      Q => \count_reg_n_0_[8]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[8]_i_1__2_n_7\,
      Q => count_reg(8),
      R => \count[0]_i_1__14_n_0\
    );
\count_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1__2_n_0\,
      CO(3) => \count_reg[8]_i_1__2_n_0\,
      CO(2) => \count_reg[8]_i_1__2_n_1\,
      CO(1) => \count_reg[8]_i_1__2_n_2\,
      CO(0) => \count_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1__2_n_4\,
      O(2) => \count_reg[8]_i_1__2_n_5\,
      O(1) => \count_reg[8]_i_1__2_n_6\,
      O(0) => \count_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__2_n_0\,
      D => count(9),
      Q => \count_reg_n_0_[9]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_2,
      D => \count_reg[8]_i_1__2_n_6\,
      Q => count_reg(9),
      R => \count[0]_i_1__14_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \i__carry__1_i_1__2_n_0\
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \i__carry__1_i_2__2_n_0\
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \i__carry__1_i_3__2_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(14),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(15),
      I4 => \state2_carry__0_n_4\,
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \amplitude0_carry__1_0\(13),
      I2 => state2_carry_n_5,
      I3 => \amplitude0_carry__1_0\(11),
      I4 => \amplitude0_carry__1_0\(12),
      I5 => state2_carry_n_4,
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \amplitude0_carry__1_0\(10),
      I2 => \count_reg_n_0_[0]\,
      I3 => \amplitude0_carry__1_0\(8),
      I4 => \amplitude0_carry__1_0\(9),
      I5 => state2_carry_n_7,
      O => \i__carry_i_4__2_n_0\
    );
multipy_signal: entity work.skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_35
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(7) => \amplitude_reg_n_0_[7]\,
      Q(6) => \amplitude_reg_n_0_[6]\,
      Q(5) => \amplitude_reg_n_0_[5]\,
      Q(4) => \amplitude_reg_n_0_[4]\,
      Q(3) => \amplitude_reg_n_0_[3]\,
      Q(2) => \amplitude_reg_n_0_[2]\,
      Q(1) => \amplitude_reg_n_0_[1]\,
      Q(0) => \amplitude_reg_n_0_[0]\,
      \bl.DSP48E_2_0\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_1\(0) => \bl.DSP48E_2_0\(0),
      \bl.DSP48E_2_2\(0) => \bl.DSP48E_2_1\(0),
      \bl.DSP48E_2_3\ => \bl.DSP48E_2_2\,
      \mixedSigInt_reg[19]_i_17\(1 downto 0) => \mixedSigInt_reg[19]_i_17\(1 downto 0),
      \mixedSigInt_reg[19]_i_17_0\(1 downto 0) => \mixedSigInt_reg[19]_i_17_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\nextIncSig_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3020"
    )
        port map (
      I0 => \count0__0\,
      I1 => \^prevstate_reg_0\,
      I2 => nextSample,
      I3 => nextIncSig_reg_n_0,
      O => \nextIncSig_i_1__2_n_0\
    );
nextIncSig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nextIncSig_i_1__2_n_0\,
      Q => nextIncSig_reg_n_0,
      R => \bl.DSP48E_2_2\
    );
prevState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prevState_reg_1,
      Q => \^prevstate_reg_0\,
      R => '0'
    );
state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state1_carry_n_0,
      CO(2) => state1_carry_n_1,
      CO(1) => state1_carry_n_2,
      CO(0) => state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \state1_carry_i_1__2_n_0\,
      S(2) => \state1_carry_i_2__2_n_0\,
      S(1) => \state1_carry_i_3__2_n_0\,
      S(0) => \state1_carry_i_4__2_n_0\
    );
\state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state1_carry_n_0,
      CO(3) => \state1_carry__0_n_0\,
      CO(2) => \state1_carry__0_n_1\,
      CO(1) => \state1_carry__0_n_2\,
      CO(0) => \state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state1_carry__0_i_1__2_n_0\,
      S(2) => \state1_carry__0_i_2__2_n_0\,
      S(1) => \state1_carry__0_i_3__2_n_0\,
      S(0) => \state1_carry__0_i_4__2_n_0\
    );
\state1_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \state1_carry__0_i_1__2_n_0\
    );
\state1_carry__0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \state1_carry__0_i_2__2_n_0\
    );
\state1_carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \state1_carry__0_i_3__2_n_0\
    );
\state1_carry__0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \state1_carry__0_i_4__2_n_0\
    );
\state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_carry__0_n_0\,
      CO(3) => \NLW_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_carry__1_n_1\,
      CO(1) => \state1_carry__1_n_2\,
      CO(0) => \state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state1_carry__1_i_1__2_n_0\,
      S(1) => \state1_carry__1_i_2__2_n_0\,
      S(0) => \state1_carry__1_i_3__2_n_0\
    );
\state1_carry__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \state1_carry__1_i_1__2_n_0\
    );
\state1_carry__1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \state1_carry__1_i_2__2_n_0\
    );
\state1_carry__1_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \state1_carry__1_i_3__2_n_0\
    );
\state1_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \state1_carry_i_1__2_n_0\
    );
\state1_carry_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(6),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(7),
      I4 => \state2_carry__0_n_4\,
      O => \state1_carry_i_2__2_n_0\
    );
\state1_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(5),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(4),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(3),
      O => \state1_carry_i_3__2_n_0\
    );
\state1_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(2),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(0),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(1),
      O => \state1_carry_i_4__2_n_0\
    );
\state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__0/i__carry_n_0\,
      CO(2) => \state1_inferred__0/i__carry_n_1\,
      CO(1) => \state1_inferred__0/i__carry_n_2\,
      CO(0) => \state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__2_n_0\,
      S(2) => \i__carry_i_2__2_n_0\,
      S(1) => \i__carry_i_3__2_n_0\,
      S(0) => \i__carry_i_4__2_n_0\
    );
\state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry_n_0\,
      CO(3) => \state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__2_n_0\,
      S(2) => \i__carry__0_i_2__2_n_0\,
      S(1) => \i__carry__0_i_3__2_n_0\,
      S(0) => \i__carry__0_i_4__2_n_0\
    );
\state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_inferred__0/i__carry__1_n_1\,
      CO(1) => \state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__2_n_0\,
      S(1) => \i__carry__1_i_2__2_n_0\,
      S(0) => \i__carry__1_i_3__2_n_0\
    );
state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state2_carry_n_0,
      CO(2) => state2_carry_n_1,
      CO(1) => state2_carry_n_2,
      CO(0) => state2_carry_n_3,
      CYINIT => \count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => state2_carry_n_4,
      O(2) => state2_carry_n_5,
      O(1) => state2_carry_n_6,
      O(0) => state2_carry_n_7,
      S(3) => \count_reg_n_0_[4]\,
      S(2) => \count_reg_n_0_[3]\,
      S(1) => \count_reg_n_0_[2]\,
      S(0) => \count_reg_n_0_[1]\
    );
\state2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state2_carry_n_0,
      CO(3) => \state2_carry__0_n_0\,
      CO(2) => \state2_carry__0_n_1\,
      CO(1) => \state2_carry__0_n_2\,
      CO(0) => \state2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__0_n_4\,
      O(2) => \state2_carry__0_n_5\,
      O(1) => \state2_carry__0_n_6\,
      O(0) => \state2_carry__0_n_7\,
      S(3) => \count_reg_n_0_[8]\,
      S(2) => \count_reg_n_0_[7]\,
      S(1) => \count_reg_n_0_[6]\,
      S(0) => \count_reg_n_0_[5]\
    );
\state2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__0_n_0\,
      CO(3) => \state2_carry__1_n_0\,
      CO(2) => \state2_carry__1_n_1\,
      CO(1) => \state2_carry__1_n_2\,
      CO(0) => \state2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__1_n_4\,
      O(2) => \state2_carry__1_n_5\,
      O(1) => \state2_carry__1_n_6\,
      O(0) => \state2_carry__1_n_7\,
      S(3) => \count_reg_n_0_[12]\,
      S(2) => \count_reg_n_0_[11]\,
      S(1) => \count_reg_n_0_[10]\,
      S(0) => \count_reg_n_0_[9]\
    );
\state2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__1_n_0\,
      CO(3) => \state2_carry__2_n_0\,
      CO(2) => \state2_carry__2_n_1\,
      CO(1) => \state2_carry__2_n_2\,
      CO(0) => \state2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__2_n_4\,
      O(2) => \state2_carry__2_n_5\,
      O(1) => \state2_carry__2_n_6\,
      O(0) => \state2_carry__2_n_7\,
      S(3) => \count_reg_n_0_[16]\,
      S(2) => \count_reg_n_0_[15]\,
      S(1) => \count_reg_n_0_[14]\,
      S(0) => \count_reg_n_0_[13]\
    );
\state2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__2_n_0\,
      CO(3) => \state2_carry__3_n_0\,
      CO(2) => \state2_carry__3_n_1\,
      CO(1) => \state2_carry__3_n_2\,
      CO(0) => \state2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__3_n_4\,
      O(2) => \state2_carry__3_n_5\,
      O(1) => \state2_carry__3_n_6\,
      O(0) => \state2_carry__3_n_7\,
      S(3) => \count_reg_n_0_[20]\,
      S(2) => \count_reg_n_0_[19]\,
      S(1) => \count_reg_n_0_[18]\,
      S(0) => \count_reg_n_0_[17]\
    );
\state2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__3_n_0\,
      CO(3) => \state2_carry__4_n_0\,
      CO(2) => \state2_carry__4_n_1\,
      CO(1) => \state2_carry__4_n_2\,
      CO(0) => \state2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__4_n_4\,
      O(2) => \state2_carry__4_n_5\,
      O(1) => \state2_carry__4_n_6\,
      O(0) => \state2_carry__4_n_7\,
      S(3) => \count_reg_n_0_[24]\,
      S(2) => \count_reg_n_0_[23]\,
      S(1) => \count_reg_n_0_[22]\,
      S(0) => \count_reg_n_0_[21]\
    );
\state2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__4_n_0\,
      CO(3) => \state2_carry__5_n_0\,
      CO(2) => \state2_carry__5_n_1\,
      CO(1) => \state2_carry__5_n_2\,
      CO(0) => \state2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__5_n_4\,
      O(2) => \state2_carry__5_n_5\,
      O(1) => \state2_carry__5_n_6\,
      O(0) => \state2_carry__5_n_7\,
      S(3) => \count_reg_n_0_[28]\,
      S(2) => \count_reg_n_0_[27]\,
      S(1) => \count_reg_n_0_[26]\,
      S(0) => \count_reg_n_0_[25]\
    );
\state2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_state2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state2_carry__6_n_2\,
      CO(0) => \state2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state2_carry__6_O_UNCONNECTED\(3),
      O(2) => \state2_carry__6_n_5\,
      O(1) => \state2_carry__6_n_6\,
      O(0) => \state2_carry__6_n_7\,
      S(3) => '0',
      S(2) => \count_reg_n_0_[31]\,
      S(1) => \count_reg_n_0_[30]\,
      S(0) => \count_reg_n_0_[29]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_adsr_36 is
  port (
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_0 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_1 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    count02_out_1 : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \amplitude_reg[4]_0\ : in STD_LOGIC;
    \amplitude0_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_adsr_36 : entity is "adsr";
end skrach_design_skrach_core_0_1_adsr_36;

architecture STRUCTURE of skrach_design_skrach_core_0_1_adsr_36 is
  signal \FSM_sequential_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8__1_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_1\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_3\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_3\ : STD_LOGIC;
  signal \amplitude0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal amplitude0_carry_n_0 : STD_LOGIC;
  signal amplitude0_carry_n_1 : STD_LOGIC;
  signal amplitude0_carry_n_2 : STD_LOGIC;
  signal amplitude0_carry_n_3 : STD_LOGIC;
  signal amplitude0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \amplitude[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \amplitude[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \amplitude[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_3__0__0_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_3__1_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_4__1_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_10__1_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_5__1_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_6__1_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_8__0__0_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_9__1_n_0\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[0]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[1]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[2]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[3]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[4]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[5]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[6]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[7]\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count0__0\ : STD_LOGIC;
  signal \count[0]_i_10__1_n_0\ : STD_LOGIC;
  signal \count[0]_i_11__1_n_0\ : STD_LOGIC;
  signal \count[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \count[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \count[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \count[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \count[0]_i_9__1_n_0\ : STD_LOGIC;
  signal \count[31]_i_1__1_n_0\ : STD_LOGIC;
  signal \count[31]_i_3__1_n_0\ : STD_LOGIC;
  signal \count[31]_i_4__1_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_reg[0]_i_12__1_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_12__1_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_12__1_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_12__1_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_13__1_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_13__1_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_13__1_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_13__1_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_14__1_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_14__1_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_15__1_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_15__1_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_15__1_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_15__1_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_16__1_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_16__1_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_16__1_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_16__1_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_17__1_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_17__1_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_17__1_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_17__1_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_18__1_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_18__1_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_18__1_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_18__1_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_19__1_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_19__1_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_19__1_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_19__1_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_3__1_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_3__1_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_3__1_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__1_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_3__1_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_3__1_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_3__1_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_reg[16]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_reg[20]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_reg[20]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_reg[24]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_reg[24]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_reg[24]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_reg[24]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_reg[28]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_reg[28]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_reg[28]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_reg[28]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[30]\ : STD_LOGIC;
  signal \count_reg_n_0_[31]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \nextIncSig_i_1__1_n_0\ : STD_LOGIC;
  signal nextIncSig_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^prevstate_reg_0\ : STD_LOGIC;
  signal \state1_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_1\ : STD_LOGIC;
  signal \state1_carry__0_n_2\ : STD_LOGIC;
  signal \state1_carry__0_n_3\ : STD_LOGIC;
  signal \state1_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \state1_carry__1_n_1\ : STD_LOGIC;
  signal \state1_carry__1_n_2\ : STD_LOGIC;
  signal \state1_carry__1_n_3\ : STD_LOGIC;
  signal \state1_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \state1_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \state1_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \state1_carry_i_4__1_n_0\ : STD_LOGIC;
  signal state1_carry_n_0 : STD_LOGIC;
  signal state1_carry_n_1 : STD_LOGIC;
  signal state1_carry_n_2 : STD_LOGIC;
  signal state1_carry_n_3 : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_0\ : STD_LOGIC;
  signal \state2_carry__0_n_1\ : STD_LOGIC;
  signal \state2_carry__0_n_2\ : STD_LOGIC;
  signal \state2_carry__0_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_4\ : STD_LOGIC;
  signal \state2_carry__0_n_5\ : STD_LOGIC;
  signal \state2_carry__0_n_6\ : STD_LOGIC;
  signal \state2_carry__0_n_7\ : STD_LOGIC;
  signal \state2_carry__1_n_0\ : STD_LOGIC;
  signal \state2_carry__1_n_1\ : STD_LOGIC;
  signal \state2_carry__1_n_2\ : STD_LOGIC;
  signal \state2_carry__1_n_3\ : STD_LOGIC;
  signal \state2_carry__1_n_4\ : STD_LOGIC;
  signal \state2_carry__1_n_5\ : STD_LOGIC;
  signal \state2_carry__1_n_6\ : STD_LOGIC;
  signal \state2_carry__1_n_7\ : STD_LOGIC;
  signal \state2_carry__2_n_0\ : STD_LOGIC;
  signal \state2_carry__2_n_1\ : STD_LOGIC;
  signal \state2_carry__2_n_2\ : STD_LOGIC;
  signal \state2_carry__2_n_3\ : STD_LOGIC;
  signal \state2_carry__2_n_4\ : STD_LOGIC;
  signal \state2_carry__2_n_5\ : STD_LOGIC;
  signal \state2_carry__2_n_6\ : STD_LOGIC;
  signal \state2_carry__2_n_7\ : STD_LOGIC;
  signal \state2_carry__3_n_0\ : STD_LOGIC;
  signal \state2_carry__3_n_1\ : STD_LOGIC;
  signal \state2_carry__3_n_2\ : STD_LOGIC;
  signal \state2_carry__3_n_3\ : STD_LOGIC;
  signal \state2_carry__3_n_4\ : STD_LOGIC;
  signal \state2_carry__3_n_5\ : STD_LOGIC;
  signal \state2_carry__3_n_6\ : STD_LOGIC;
  signal \state2_carry__3_n_7\ : STD_LOGIC;
  signal \state2_carry__4_n_0\ : STD_LOGIC;
  signal \state2_carry__4_n_1\ : STD_LOGIC;
  signal \state2_carry__4_n_2\ : STD_LOGIC;
  signal \state2_carry__4_n_3\ : STD_LOGIC;
  signal \state2_carry__4_n_4\ : STD_LOGIC;
  signal \state2_carry__4_n_5\ : STD_LOGIC;
  signal \state2_carry__4_n_6\ : STD_LOGIC;
  signal \state2_carry__4_n_7\ : STD_LOGIC;
  signal \state2_carry__5_n_0\ : STD_LOGIC;
  signal \state2_carry__5_n_1\ : STD_LOGIC;
  signal \state2_carry__5_n_2\ : STD_LOGIC;
  signal \state2_carry__5_n_3\ : STD_LOGIC;
  signal \state2_carry__5_n_4\ : STD_LOGIC;
  signal \state2_carry__5_n_5\ : STD_LOGIC;
  signal \state2_carry__5_n_6\ : STD_LOGIC;
  signal \state2_carry__5_n_7\ : STD_LOGIC;
  signal \state2_carry__6_n_2\ : STD_LOGIC;
  signal \state2_carry__6_n_3\ : STD_LOGIC;
  signal \state2_carry__6_n_5\ : STD_LOGIC;
  signal \state2_carry__6_n_6\ : STD_LOGIC;
  signal \state2_carry__6_n_7\ : STD_LOGIC;
  signal state2_carry_n_0 : STD_LOGIC;
  signal state2_carry_n_1 : STD_LOGIC;
  signal state2_carry_n_2 : STD_LOGIC;
  signal state2_carry_n_3 : STD_LOGIC;
  signal state2_carry_n_4 : STD_LOGIC;
  signal state2_carry_n_5 : STD_LOGIC;
  signal state2_carry_n_6 : STD_LOGIC;
  signal state2_carry_n_7 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_amplitude0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_amplitude0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[0]_i_14__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[0]_i_14__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[28]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4__1\ : label is "soft_lutpair164";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute SOFT_HLUTNM of \amplitude[0]_i_2__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \amplitude[0]_i_3__1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \amplitude[1]_i_2__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \amplitude[2]_i_1__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \amplitude[2]_i_3__1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \amplitude[3]_i_2__1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \amplitude[5]_i_2__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \amplitude[5]_i_4__1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \amplitude[7]_i_10__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \amplitude[7]_i_4__1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \amplitude[7]_i_5__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \amplitude[7]_i_7__1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \amplitude[7]_i_9__1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \count[0]_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \count[10]_i_1__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \count[11]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \count[12]_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \count[13]_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \count[14]_i_1__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \count[15]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \count[16]_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \count[17]_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \count[18]_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \count[19]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \count[1]_i_1__1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \count[20]_i_1__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \count[21]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \count[22]_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \count[23]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \count[24]_i_1__1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \count[25]_i_1__1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \count[26]_i_1__1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \count[27]_i_1__1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \count[28]_i_1__1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \count[29]_i_1__1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \count[2]_i_1__1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \count[30]_i_1__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \count[31]_i_2__1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \count[3]_i_1__1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \count[4]_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \count[5]_i_1__1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \count[6]_i_1__1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \count[7]_i_1__1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \count[8]_i_1__1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \count[9]_i_1__1\ : label is "soft_lutpair178";
begin
  prevState_reg_0 <= \^prevstate_reg_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77700805555A0AA"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__1_n_0\,
      O => \FSM_sequential_state[0]_i_1__1_n_0\
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF00FFA0F500"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__1_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__1_n_0\,
      O => \FSM_sequential_state[1]_i_1__1_n_0\
    );
\FSM_sequential_state[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_4__1_n_0\,
      I1 => \FSM_sequential_state[1]_i_5__1_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude_reg_n_0_[6]\,
      I4 => \amplitude_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_2__1_n_0\
    );
\FSM_sequential_state[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4500FFFF"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \FSM_sequential_state[1]_i_6__1_n_0\,
      I2 => \state1_inferred__0/i__carry__1_n_1\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_3__1_n_0\
    );
\FSM_sequential_state[1]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_0\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      O => \FSM_sequential_state[1]_i_4__1_n_0\
    );
\FSM_sequential_state[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \state1_carry__1_n_1\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[5]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_5__1_n_0\
    );
\FSM_sequential_state[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_7__1_n_0\,
      I1 => \FSM_sequential_state[1]_i_8__1_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude0_carry__1_0\(23),
      I4 => \amplitude_reg_n_0_[6]\,
      I5 => \amplitude0_carry__1_0\(22),
      O => \FSM_sequential_state[1]_i_6__1_n_0\
    );
\FSM_sequential_state[1]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(16),
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude0_carry__1_0\(17),
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude0_carry__1_0\(18),
      O => \FSM_sequential_state[1]_i_7__1_n_0\
    );
\FSM_sequential_state[1]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(19),
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[4]\,
      I3 => \amplitude0_carry__1_0\(20),
      I4 => \amplitude_reg_n_0_[5]\,
      I5 => \amplitude0_carry__1_0\(21),
      O => \FSM_sequential_state[1]_i_8__1_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__1_n_0\,
      Q => \state__0\(0),
      R => \bl.DSP48E_2_0\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__1_n_0\,
      Q => \state__0\(1),
      R => \bl.DSP48E_2_0\
    );
amplitude0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => amplitude0_carry_n_0,
      CO(2) => amplitude0_carry_n_1,
      CO(1) => amplitude0_carry_n_2,
      CO(0) => amplitude0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_amplitude0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \amplitude0_carry_i_1__1_n_0\,
      S(2) => \amplitude0_carry_i_2__1_n_0\,
      S(1) => \amplitude0_carry_i_3__1_n_0\,
      S(0) => \amplitude0_carry_i_4__1_n_0\
    );
\amplitude0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => amplitude0_carry_n_0,
      CO(3) => \amplitude0_carry__0_n_0\,
      CO(2) => \amplitude0_carry__0_n_1\,
      CO(1) => \amplitude0_carry__0_n_2\,
      CO(0) => \amplitude0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \amplitude0_carry__0_i_1__1_n_0\,
      S(2) => \amplitude0_carry__0_i_2__1_n_0\,
      S(1) => \amplitude0_carry__0_i_3__1_n_0\,
      S(0) => \amplitude0_carry__0_i_4__1_n_0\
    );
\amplitude0_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \state2_carry__4_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_7\,
      O => \amplitude0_carry__0_i_1__1_n_0\
    );
\amplitude0_carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \state2_carry__3_n_4\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__3_n_6\,
      O => \amplitude0_carry__0_i_2__1_n_0\
    );
\amplitude0_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \state2_carry__3_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__2_n_5\,
      O => \amplitude0_carry__0_i_3__1_n_0\
    );
\amplitude0_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \state2_carry__2_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_4\,
      O => \amplitude0_carry__0_i_4__1_n_0\
    );
\amplitude0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \amplitude0_carry__0_n_0\,
      CO(3) => \NLW_amplitude0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => data0,
      CO(1) => \amplitude0_carry__1_n_2\,
      CO(0) => \amplitude0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \amplitude0_carry__1_i_1__1_n_0\,
      S(1) => \amplitude0_carry__1_i_2__1_n_0\,
      S(0) => \amplitude0_carry__1_i_3__1_n_0\
    );
\amplitude0_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(31),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \amplitude0_carry__1_i_1__1_n_0\
    );
\amplitude0_carry__1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \state2_carry__6_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__5_n_5\,
      O => \amplitude0_carry__1_i_2__1_n_0\
    );
\amplitude0_carry__1_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \state2_carry__5_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_4\,
      O => \amplitude0_carry__1_i_3__1_n_0\
    );
\amplitude0_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \state2_carry__1_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_7\,
      O => \amplitude0_carry_i_1__1_n_0\
    );
\amplitude0_carry_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(30),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(31),
      I4 => \state2_carry__0_n_4\,
      O => \amplitude0_carry_i_2__1_n_0\
    );
\amplitude0_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(29),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(28),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(27),
      O => \amplitude0_carry_i_3__1_n_0\
    );
\amplitude0_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(26),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(24),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(25),
      O => \amplitude0_carry_i_4__1_n_0\
    );
\amplitude[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FB00FB00BB00FB"
    )
        port map (
      I0 => \amplitude[0]_i_2__1_n_0\,
      I1 => \amplitude[0]_i_3__1_n_0\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg[4]_0\,
      I5 => \amplitude0_carry__1_0\(16),
      O => amplitude0_in(0)
    );
\amplitude[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_1\,
      O => \amplitude[0]_i_2__1_n_0\
    );
\amplitude[0]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \amplitude[0]_i_3__1_n_0\
    );
\amplitude[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFCFEEEFCFCEE"
    )
        port map (
      I0 => \amplitude[3]_i_2__1_n_0\,
      I1 => \amplitude[1]_i_2__1_n_0\,
      I2 => \amplitude[7]_i_7__1_n_0\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \count_reg[0]_0\,
      O => amplitude0_in(1)
    );
\amplitude[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \amplitude0_carry__1_0\(17),
      I2 => \state__0\(1),
      O => \amplitude[1]_i_2__1_n_0\
    );
\amplitude[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA900"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude[3]_i_2__1_n_0\,
      I4 => \amplitude[2]_i_2__1_n_0\,
      O => amplitude0_in(2)
    );
\amplitude[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[2]_i_3__1_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(18),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[2]_i_2__1_n_0\
    );
\amplitude[2]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      O => \amplitude[2]_i_3__1_n_0\
    );
\amplitude[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[1]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude[3]_i_2__1_n_0\,
      I5 => \amplitude[3]_i_3__1_n_0\,
      O => amplitude0_in(3)
    );
\amplitude[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F11"
    )
        port map (
      I0 => \count_reg[0]_1\,
      I1 => \state__0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state__0\(1),
      O => \amplitude[3]_i_2__1_n_0\
    );
\amplitude[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[3]_i_4__1_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(19),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[3]_i_3__1_n_0\
    );
\amplitude[3]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[3]_i_4__1_n_0\
    );
\amplitude[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAFFEAAA"
    )
        port map (
      I0 => \amplitude[4]_i_2__1_n_0\,
      I1 => \amplitude_reg[4]_0\,
      I2 => \amplitude0_carry__1_0\(20),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \amplitude[4]_i_3__0__0_n_0\,
      O => amplitude0_in(4)
    );
\amplitude[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \amplitude[3]_i_2__1_n_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_2__1_n_0\
    );
\amplitude[4]_i_3__0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000015555555"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_3__0__0_n_0\
    );
\amplitude[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F900"
    )
        port map (
      I0 => \amplitude[5]_i_2__1_n_0\,
      I1 => \amplitude_reg_n_0_[5]\,
      I2 => \count_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[5]_i_3__1_n_0\,
      O => amplitude0_in(5)
    );
\amplitude[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[5]_i_2__1_n_0\
    );
\amplitude[5]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude[5]_i_4__1_n_0\,
      I2 => \amplitude[3]_i_2__1_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(21),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[5]_i_3__1_n_0\
    );
\amplitude[5]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[3]\,
      O => \amplitude[5]_i_4__1_n_0\
    );
\amplitude[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BE00"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude[7]_i_6__1_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[6]_i_2__1_n_0\,
      O => amplitude0_in(6)
    );
\amplitude[6]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__1_n_0\,
      I2 => \amplitude[3]_i_2__1_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(22),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[6]_i_2__1_n_0\
    );
\amplitude[6]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[6]_i_3__1_n_0\
    );
\amplitude[7]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__1_n_0\,
      O => \amplitude[7]_i_10__1_n_0\
    );
\amplitude[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008AAA8A"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \amplitude[7]_i_3__1_n_0\,
      I2 => \amplitude[7]_i_4__1_n_0\,
      I3 => \state__0\(0),
      I4 => \amplitude[7]_i_5__1_n_0\,
      O => \amplitude[7]_i_1__1_n_0\
    );
\amplitude[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007800"
    )
        port map (
      I0 => \amplitude[7]_i_6__1_n_0\,
      I1 => \amplitude_reg_n_0_[6]\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude[7]_i_7__1_n_0\,
      I4 => \count_reg[0]_0\,
      I5 => \amplitude[7]_i_8__0__0_n_0\,
      O => amplitude0_in(7)
    );
\amplitude[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \amplitude[7]_i_9__1_n_0\,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => data0,
      I4 => \count_reg[0]_1\,
      O => \amplitude[7]_i_3__1_n_0\
    );
\amplitude[7]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state1_inferred__0/i__carry__1_n_1\,
      O => \amplitude[7]_i_4__1_n_0\
    );
\amplitude[7]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state1_carry__1_n_1\,
      I3 => \count_reg[0]_0\,
      O => \amplitude[7]_i_5__1_n_0\
    );
\amplitude[7]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[7]_i_6__1_n_0\
    );
\amplitude[7]_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \amplitude[7]_i_7__1_n_0\
    );
\amplitude[7]_i_8__0__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \amplitude0_carry__1_0\(23),
      I2 => \amplitude_reg[4]_0\,
      I3 => \amplitude_reg_n_0_[7]\,
      I4 => \amplitude[7]_i_10__1_n_0\,
      I5 => \amplitude[3]_i_2__1_n_0\,
      O => \amplitude[7]_i_8__0__0_n_0\
    );
\amplitude[7]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \amplitude_reg_n_0_[7]\,
      I1 => \amplitude[6]_i_3__1_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      O => \amplitude[7]_i_9__1_n_0\
    );
\amplitude_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__1_n_0\,
      D => amplitude0_in(0),
      Q => \amplitude_reg_n_0_[0]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__1_n_0\,
      D => amplitude0_in(1),
      Q => \amplitude_reg_n_0_[1]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__1_n_0\,
      D => amplitude0_in(2),
      Q => \amplitude_reg_n_0_[2]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__1_n_0\,
      D => amplitude0_in(3),
      Q => \amplitude_reg_n_0_[3]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__1_n_0\,
      D => amplitude0_in(4),
      Q => \amplitude_reg_n_0_[4]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__1_n_0\,
      D => amplitude0_in(5),
      Q => \amplitude_reg_n_0_[5]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__1_n_0\,
      D => amplitude0_in(6),
      Q => \amplitude_reg_n_0_[6]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__1_n_0\,
      D => amplitude0_in(7),
      Q => \amplitude_reg_n_0_[7]\,
      R => \bl.DSP48E_2_0\
    );
\count[0]_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(30),
      I1 => p_0_in(31),
      O => \count[0]_i_10__1_n_0\
    );
\count[0]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => count_reg(0),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => p_0_in(5),
      O => \count[0]_i_11__1_n_0\
    );
\count[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(0)
    );
\count[0]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \count0__0\,
      I1 => nextSample,
      I2 => \^prevstate_reg_0\,
      I3 => s_axi_aresetn,
      O => \count[0]_i_1__13_n_0\
    );
\count[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count[0]_i_6__1_n_0\,
      I1 => \count[0]_i_7__1_n_0\,
      I2 => \count[0]_i_8__1_n_0\,
      I3 => \count[0]_i_9__1_n_0\,
      I4 => \count[0]_i_10__1_n_0\,
      I5 => \count[0]_i_11__1_n_0\,
      O => \count0__0\
    );
\count[0]_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => p_0_in(0)
    );
\count[0]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_0_in(25),
      I2 => p_0_in(26),
      I3 => p_0_in(27),
      I4 => p_0_in(28),
      I5 => p_0_in(29),
      O => \count[0]_i_6__1_n_0\
    );
\count[0]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_0_in(9),
      I4 => p_0_in(10),
      I5 => p_0_in(11),
      O => \count[0]_i_7__1_n_0\
    );
\count[0]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_0_in(19),
      I2 => p_0_in(20),
      I3 => p_0_in(21),
      I4 => p_0_in(22),
      I5 => p_0_in(23),
      O => \count[0]_i_8__1_n_0\
    );
\count[0]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      I4 => p_0_in(16),
      I5 => p_0_in(17),
      O => \count[0]_i_9__1_n_0\
    );
\count[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(10)
    );
\count[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_5\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(11)
    );
\count[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_4\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(12)
    );
\count[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(13)
    );
\count[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_6\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(14)
    );
\count[15]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_5\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(15)
    );
\count[16]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(16)
    );
\count[17]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_7\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(17)
    );
\count[18]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_6\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(18)
    );
\count[19]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(19)
    );
\count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_7,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(1)
    );
\count[20]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_4\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(20)
    );
\count[21]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_7\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(21)
    );
\count[22]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(22)
    );
\count[23]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_5\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(23)
    );
\count[24]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_4\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(24)
    );
\count[25]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(25)
    );
\count[26]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_6\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(26)
    );
\count[27]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_5\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(27)
    );
\count[28]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(28)
    );
\count[29]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_7\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(29)
    );
\count[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(2)
    );
\count[30]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_6\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(30)
    );
\count[31]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \count[31]_i_3__1_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \count_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[1]_0\(0),
      O => \count[31]_i_1__1_n_0\
    );
\count[31]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_5\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(31)
    );
\count[31]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0202"
    )
        port map (
      I0 => \amplitude[7]_i_9__1_n_0\,
      I1 => \count_reg[0]_1\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg[4]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\(0),
      I5 => \state__0\(0),
      O => \count[31]_i_3__1_n_0\
    );
\count[31]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF0FE0F0E000E"
    )
        port map (
      I0 => data0,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state1_carry__1_n_1\,
      I5 => \state1_inferred__0/i__carry__1_n_1\,
      O => \count[31]_i_4__1_n_0\
    );
\count[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_5,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(3)
    );
\count[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_4,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(4)
    );
\count[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(5)
    );
\count[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_6\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(6)
    );
\count[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_5\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(7)
    );
\count[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_4\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(8)
    );
\count[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_7\,
      I1 => \count[31]_i_4__1_n_0\,
      O => count(9)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(0),
      Q => \count_reg_n_0_[0]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[0]_i_3__1_n_7\,
      Q => count_reg(0),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[0]_i_12__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_17__1_n_0\,
      CO(3) => \count_reg[0]_i_12__1_n_0\,
      CO(2) => \count_reg[0]_i_12__1_n_1\,
      CO(1) => \count_reg[0]_i_12__1_n_2\,
      CO(0) => \count_reg[0]_i_12__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(24 downto 21),
      S(3 downto 0) => count_reg(24 downto 21)
    );
\count_reg[0]_i_13__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_12__1_n_0\,
      CO(3) => \count_reg[0]_i_13__1_n_0\,
      CO(2) => \count_reg[0]_i_13__1_n_1\,
      CO(1) => \count_reg[0]_i_13__1_n_2\,
      CO(0) => \count_reg[0]_i_13__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(28 downto 25),
      S(3 downto 0) => count_reg(28 downto 25)
    );
\count_reg[0]_i_14__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_13__1_n_0\,
      CO(3 downto 2) => \NLW_count_reg[0]_i_14__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_reg[0]_i_14__1_n_2\,
      CO(0) => \count_reg[0]_i_14__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[0]_i_14__1_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => count_reg(31 downto 29)
    );
\count_reg[0]_i_15__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_19__1_n_0\,
      CO(3) => \count_reg[0]_i_15__1_n_0\,
      CO(2) => \count_reg[0]_i_15__1_n_1\,
      CO(1) => \count_reg[0]_i_15__1_n_2\,
      CO(0) => \count_reg[0]_i_15__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3 downto 0) => count_reg(8 downto 5)
    );
\count_reg[0]_i_16__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_15__1_n_0\,
      CO(3) => \count_reg[0]_i_16__1_n_0\,
      CO(2) => \count_reg[0]_i_16__1_n_1\,
      CO(1) => \count_reg[0]_i_16__1_n_2\,
      CO(0) => \count_reg[0]_i_16__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3 downto 0) => count_reg(12 downto 9)
    );
\count_reg[0]_i_17__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_18__1_n_0\,
      CO(3) => \count_reg[0]_i_17__1_n_0\,
      CO(2) => \count_reg[0]_i_17__1_n_1\,
      CO(1) => \count_reg[0]_i_17__1_n_2\,
      CO(0) => \count_reg[0]_i_17__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3 downto 0) => count_reg(20 downto 17)
    );
\count_reg[0]_i_18__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_16__1_n_0\,
      CO(3) => \count_reg[0]_i_18__1_n_0\,
      CO(2) => \count_reg[0]_i_18__1_n_1\,
      CO(1) => \count_reg[0]_i_18__1_n_2\,
      CO(0) => \count_reg[0]_i_18__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3 downto 0) => count_reg(16 downto 13)
    );
\count_reg[0]_i_19__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_19__1_n_0\,
      CO(2) => \count_reg[0]_i_19__1_n_1\,
      CO(1) => \count_reg[0]_i_19__1_n_2\,
      CO(0) => \count_reg[0]_i_19__1_n_3\,
      CYINIT => count_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3 downto 0) => count_reg(4 downto 1)
    );
\count_reg[0]_i_3__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_3__1_n_0\,
      CO(2) => \count_reg[0]_i_3__1_n_1\,
      CO(1) => \count_reg[0]_i_3__1_n_2\,
      CO(0) => \count_reg[0]_i_3__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_3__1_n_4\,
      O(2) => \count_reg[0]_i_3__1_n_5\,
      O(1) => \count_reg[0]_i_3__1_n_6\,
      O(0) => \count_reg[0]_i_3__1_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => p_0_in(0)
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(10),
      Q => \count_reg_n_0_[10]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[8]_i_1__1_n_5\,
      Q => count_reg(10),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(11),
      Q => \count_reg_n_0_[11]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[8]_i_1__1_n_4\,
      Q => count_reg(11),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(12),
      Q => \count_reg_n_0_[12]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[12]_i_1__1_n_7\,
      Q => count_reg(12),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1__1_n_0\,
      CO(3) => \count_reg[12]_i_1__1_n_0\,
      CO(2) => \count_reg[12]_i_1__1_n_1\,
      CO(1) => \count_reg[12]_i_1__1_n_2\,
      CO(0) => \count_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1__1_n_4\,
      O(2) => \count_reg[12]_i_1__1_n_5\,
      O(1) => \count_reg[12]_i_1__1_n_6\,
      O(0) => \count_reg[12]_i_1__1_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(13),
      Q => \count_reg_n_0_[13]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[12]_i_1__1_n_6\,
      Q => count_reg(13),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(14),
      Q => \count_reg_n_0_[14]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[12]_i_1__1_n_5\,
      Q => count_reg(14),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(15),
      Q => \count_reg_n_0_[15]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[12]_i_1__1_n_4\,
      Q => count_reg(15),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(16),
      Q => \count_reg_n_0_[16]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[16]_i_1__1_n_7\,
      Q => count_reg(16),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1__1_n_0\,
      CO(3) => \count_reg[16]_i_1__1_n_0\,
      CO(2) => \count_reg[16]_i_1__1_n_1\,
      CO(1) => \count_reg[16]_i_1__1_n_2\,
      CO(0) => \count_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1__1_n_4\,
      O(2) => \count_reg[16]_i_1__1_n_5\,
      O(1) => \count_reg[16]_i_1__1_n_6\,
      O(0) => \count_reg[16]_i_1__1_n_7\,
      S(3 downto 0) => count_reg(19 downto 16)
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(17),
      Q => \count_reg_n_0_[17]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[16]_i_1__1_n_6\,
      Q => count_reg(17),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(18),
      Q => \count_reg_n_0_[18]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[16]_i_1__1_n_5\,
      Q => count_reg(18),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(19),
      Q => \count_reg_n_0_[19]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[16]_i_1__1_n_4\,
      Q => count_reg(19),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[0]_i_3__1_n_6\,
      Q => count_reg(1),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(20),
      Q => \count_reg_n_0_[20]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[20]_i_1__1_n_7\,
      Q => count_reg(20),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1__1_n_0\,
      CO(3) => \count_reg[20]_i_1__1_n_0\,
      CO(2) => \count_reg[20]_i_1__1_n_1\,
      CO(1) => \count_reg[20]_i_1__1_n_2\,
      CO(0) => \count_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[20]_i_1__1_n_4\,
      O(2) => \count_reg[20]_i_1__1_n_5\,
      O(1) => \count_reg[20]_i_1__1_n_6\,
      O(0) => \count_reg[20]_i_1__1_n_7\,
      S(3 downto 0) => count_reg(23 downto 20)
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(21),
      Q => \count_reg_n_0_[21]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[20]_i_1__1_n_6\,
      Q => count_reg(21),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(22),
      Q => \count_reg_n_0_[22]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[20]_i_1__1_n_5\,
      Q => count_reg(22),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(23),
      Q => \count_reg_n_0_[23]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[20]_i_1__1_n_4\,
      Q => count_reg(23),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(24),
      Q => \count_reg_n_0_[24]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[24]_i_1__1_n_7\,
      Q => count_reg(24),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1__1_n_0\,
      CO(3) => \count_reg[24]_i_1__1_n_0\,
      CO(2) => \count_reg[24]_i_1__1_n_1\,
      CO(1) => \count_reg[24]_i_1__1_n_2\,
      CO(0) => \count_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[24]_i_1__1_n_4\,
      O(2) => \count_reg[24]_i_1__1_n_5\,
      O(1) => \count_reg[24]_i_1__1_n_6\,
      O(0) => \count_reg[24]_i_1__1_n_7\,
      S(3 downto 0) => count_reg(27 downto 24)
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(25),
      Q => \count_reg_n_0_[25]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[24]_i_1__1_n_6\,
      Q => count_reg(25),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(26),
      Q => \count_reg_n_0_[26]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[24]_i_1__1_n_5\,
      Q => count_reg(26),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(27),
      Q => \count_reg_n_0_[27]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[24]_i_1__1_n_4\,
      Q => count_reg(27),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(28),
      Q => \count_reg_n_0_[28]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[28]_i_1__1_n_7\,
      Q => count_reg(28),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1__1_n_0\,
      CO(3) => \NLW_count_reg[28]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[28]_i_1__1_n_1\,
      CO(1) => \count_reg[28]_i_1__1_n_2\,
      CO(0) => \count_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[28]_i_1__1_n_4\,
      O(2) => \count_reg[28]_i_1__1_n_5\,
      O(1) => \count_reg[28]_i_1__1_n_6\,
      O(0) => \count_reg[28]_i_1__1_n_7\,
      S(3 downto 0) => count_reg(31 downto 28)
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(29),
      Q => \count_reg_n_0_[29]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[28]_i_1__1_n_6\,
      Q => count_reg(29),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(2),
      Q => \count_reg_n_0_[2]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[0]_i_3__1_n_5\,
      Q => count_reg(2),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(30),
      Q => \count_reg_n_0_[30]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[28]_i_1__1_n_5\,
      Q => count_reg(30),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(31),
      Q => \count_reg_n_0_[31]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[28]_i_1__1_n_4\,
      Q => count_reg(31),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(3),
      Q => \count_reg_n_0_[3]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[0]_i_3__1_n_4\,
      Q => count_reg(3),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(4),
      Q => \count_reg_n_0_[4]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[4]_i_1__1_n_7\,
      Q => count_reg(4),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_3__1_n_0\,
      CO(3) => \count_reg[4]_i_1__1_n_0\,
      CO(2) => \count_reg[4]_i_1__1_n_1\,
      CO(1) => \count_reg[4]_i_1__1_n_2\,
      CO(0) => \count_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1__1_n_4\,
      O(2) => \count_reg[4]_i_1__1_n_5\,
      O(1) => \count_reg[4]_i_1__1_n_6\,
      O(0) => \count_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(5),
      Q => \count_reg_n_0_[5]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[4]_i_1__1_n_6\,
      Q => count_reg(5),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(6),
      Q => \count_reg_n_0_[6]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[4]_i_1__1_n_5\,
      Q => count_reg(6),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(7),
      Q => \count_reg_n_0_[7]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[4]_i_1__1_n_4\,
      Q => count_reg(7),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(8),
      Q => \count_reg_n_0_[8]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[8]_i_1__1_n_7\,
      Q => count_reg(8),
      R => \count[0]_i_1__13_n_0\
    );
\count_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1__1_n_0\,
      CO(3) => \count_reg[8]_i_1__1_n_0\,
      CO(2) => \count_reg[8]_i_1__1_n_1\,
      CO(1) => \count_reg[8]_i_1__1_n_2\,
      CO(0) => \count_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1__1_n_4\,
      O(2) => \count_reg[8]_i_1__1_n_5\,
      O(1) => \count_reg[8]_i_1__1_n_6\,
      O(0) => \count_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__1_n_0\,
      D => count(9),
      Q => \count_reg_n_0_[9]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_1,
      D => \count_reg[8]_i_1__1_n_6\,
      Q => count_reg(9),
      R => \count[0]_i_1__13_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(14),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(15),
      I4 => \state2_carry__0_n_4\,
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \amplitude0_carry__1_0\(13),
      I2 => state2_carry_n_5,
      I3 => \amplitude0_carry__1_0\(11),
      I4 => \amplitude0_carry__1_0\(12),
      I5 => state2_carry_n_4,
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \amplitude0_carry__1_0\(10),
      I2 => \count_reg_n_0_[0]\,
      I3 => \amplitude0_carry__1_0\(8),
      I4 => \amplitude0_carry__1_0\(9),
      I5 => state2_carry_n_7,
      O => \i__carry_i_4__1_n_0\
    );
multipy_signal: entity work.skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_40
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(7) => \amplitude_reg_n_0_[7]\,
      Q(6) => \amplitude_reg_n_0_[6]\,
      Q(5) => \amplitude_reg_n_0_[5]\,
      Q(4) => \amplitude_reg_n_0_[4]\,
      Q(3) => \amplitude_reg_n_0_[3]\,
      Q(2) => \amplitude_reg_n_0_[2]\,
      Q(1) => \amplitude_reg_n_0_[1]\,
      Q(0) => \amplitude_reg_n_0_[0]\,
      \bl.DSP48E_2_0\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_1\ => \bl.DSP48E_2_0\,
      s_axi_aclk => s_axi_aclk
    );
\nextIncSig_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3020"
    )
        port map (
      I0 => \count0__0\,
      I1 => \^prevstate_reg_0\,
      I2 => nextSample,
      I3 => nextIncSig_reg_n_0,
      O => \nextIncSig_i_1__1_n_0\
    );
nextIncSig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nextIncSig_i_1__1_n_0\,
      Q => nextIncSig_reg_n_0,
      R => \bl.DSP48E_2_0\
    );
prevState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prevState_reg_1,
      Q => \^prevstate_reg_0\,
      R => '0'
    );
state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state1_carry_n_0,
      CO(2) => state1_carry_n_1,
      CO(1) => state1_carry_n_2,
      CO(0) => state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \state1_carry_i_1__1_n_0\,
      S(2) => \state1_carry_i_2__1_n_0\,
      S(1) => \state1_carry_i_3__1_n_0\,
      S(0) => \state1_carry_i_4__1_n_0\
    );
\state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state1_carry_n_0,
      CO(3) => \state1_carry__0_n_0\,
      CO(2) => \state1_carry__0_n_1\,
      CO(1) => \state1_carry__0_n_2\,
      CO(0) => \state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state1_carry__0_i_1__1_n_0\,
      S(2) => \state1_carry__0_i_2__1_n_0\,
      S(1) => \state1_carry__0_i_3__1_n_0\,
      S(0) => \state1_carry__0_i_4__1_n_0\
    );
\state1_carry__0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \state1_carry__0_i_1__1_n_0\
    );
\state1_carry__0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \state1_carry__0_i_2__1_n_0\
    );
\state1_carry__0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \state1_carry__0_i_3__1_n_0\
    );
\state1_carry__0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \state1_carry__0_i_4__1_n_0\
    );
\state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_carry__0_n_0\,
      CO(3) => \NLW_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_carry__1_n_1\,
      CO(1) => \state1_carry__1_n_2\,
      CO(0) => \state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state1_carry__1_i_1__1_n_0\,
      S(1) => \state1_carry__1_i_2__1_n_0\,
      S(0) => \state1_carry__1_i_3__1_n_0\
    );
\state1_carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \state1_carry__1_i_1__1_n_0\
    );
\state1_carry__1_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \state1_carry__1_i_2__1_n_0\
    );
\state1_carry__1_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \state1_carry__1_i_3__1_n_0\
    );
\state1_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \state1_carry_i_1__1_n_0\
    );
\state1_carry_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(6),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(7),
      I4 => \state2_carry__0_n_4\,
      O => \state1_carry_i_2__1_n_0\
    );
\state1_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(5),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(4),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(3),
      O => \state1_carry_i_3__1_n_0\
    );
\state1_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(2),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(0),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(1),
      O => \state1_carry_i_4__1_n_0\
    );
\state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__0/i__carry_n_0\,
      CO(2) => \state1_inferred__0/i__carry_n_1\,
      CO(1) => \state1_inferred__0/i__carry_n_2\,
      CO(0) => \state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__1_n_0\,
      S(2) => \i__carry_i_2__1_n_0\,
      S(1) => \i__carry_i_3__1_n_0\,
      S(0) => \i__carry_i_4__1_n_0\
    );
\state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry_n_0\,
      CO(3) => \state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__1_n_0\,
      S(2) => \i__carry__0_i_2__1_n_0\,
      S(1) => \i__carry__0_i_3__1_n_0\,
      S(0) => \i__carry__0_i_4__1_n_0\
    );
\state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_inferred__0/i__carry__1_n_1\,
      CO(1) => \state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__1_n_0\,
      S(1) => \i__carry__1_i_2__1_n_0\,
      S(0) => \i__carry__1_i_3__1_n_0\
    );
state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state2_carry_n_0,
      CO(2) => state2_carry_n_1,
      CO(1) => state2_carry_n_2,
      CO(0) => state2_carry_n_3,
      CYINIT => \count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => state2_carry_n_4,
      O(2) => state2_carry_n_5,
      O(1) => state2_carry_n_6,
      O(0) => state2_carry_n_7,
      S(3) => \count_reg_n_0_[4]\,
      S(2) => \count_reg_n_0_[3]\,
      S(1) => \count_reg_n_0_[2]\,
      S(0) => \count_reg_n_0_[1]\
    );
\state2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state2_carry_n_0,
      CO(3) => \state2_carry__0_n_0\,
      CO(2) => \state2_carry__0_n_1\,
      CO(1) => \state2_carry__0_n_2\,
      CO(0) => \state2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__0_n_4\,
      O(2) => \state2_carry__0_n_5\,
      O(1) => \state2_carry__0_n_6\,
      O(0) => \state2_carry__0_n_7\,
      S(3) => \count_reg_n_0_[8]\,
      S(2) => \count_reg_n_0_[7]\,
      S(1) => \count_reg_n_0_[6]\,
      S(0) => \count_reg_n_0_[5]\
    );
\state2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__0_n_0\,
      CO(3) => \state2_carry__1_n_0\,
      CO(2) => \state2_carry__1_n_1\,
      CO(1) => \state2_carry__1_n_2\,
      CO(0) => \state2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__1_n_4\,
      O(2) => \state2_carry__1_n_5\,
      O(1) => \state2_carry__1_n_6\,
      O(0) => \state2_carry__1_n_7\,
      S(3) => \count_reg_n_0_[12]\,
      S(2) => \count_reg_n_0_[11]\,
      S(1) => \count_reg_n_0_[10]\,
      S(0) => \count_reg_n_0_[9]\
    );
\state2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__1_n_0\,
      CO(3) => \state2_carry__2_n_0\,
      CO(2) => \state2_carry__2_n_1\,
      CO(1) => \state2_carry__2_n_2\,
      CO(0) => \state2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__2_n_4\,
      O(2) => \state2_carry__2_n_5\,
      O(1) => \state2_carry__2_n_6\,
      O(0) => \state2_carry__2_n_7\,
      S(3) => \count_reg_n_0_[16]\,
      S(2) => \count_reg_n_0_[15]\,
      S(1) => \count_reg_n_0_[14]\,
      S(0) => \count_reg_n_0_[13]\
    );
\state2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__2_n_0\,
      CO(3) => \state2_carry__3_n_0\,
      CO(2) => \state2_carry__3_n_1\,
      CO(1) => \state2_carry__3_n_2\,
      CO(0) => \state2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__3_n_4\,
      O(2) => \state2_carry__3_n_5\,
      O(1) => \state2_carry__3_n_6\,
      O(0) => \state2_carry__3_n_7\,
      S(3) => \count_reg_n_0_[20]\,
      S(2) => \count_reg_n_0_[19]\,
      S(1) => \count_reg_n_0_[18]\,
      S(0) => \count_reg_n_0_[17]\
    );
\state2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__3_n_0\,
      CO(3) => \state2_carry__4_n_0\,
      CO(2) => \state2_carry__4_n_1\,
      CO(1) => \state2_carry__4_n_2\,
      CO(0) => \state2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__4_n_4\,
      O(2) => \state2_carry__4_n_5\,
      O(1) => \state2_carry__4_n_6\,
      O(0) => \state2_carry__4_n_7\,
      S(3) => \count_reg_n_0_[24]\,
      S(2) => \count_reg_n_0_[23]\,
      S(1) => \count_reg_n_0_[22]\,
      S(0) => \count_reg_n_0_[21]\
    );
\state2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__4_n_0\,
      CO(3) => \state2_carry__5_n_0\,
      CO(2) => \state2_carry__5_n_1\,
      CO(1) => \state2_carry__5_n_2\,
      CO(0) => \state2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__5_n_4\,
      O(2) => \state2_carry__5_n_5\,
      O(1) => \state2_carry__5_n_6\,
      O(0) => \state2_carry__5_n_7\,
      S(3) => \count_reg_n_0_[28]\,
      S(2) => \count_reg_n_0_[27]\,
      S(1) => \count_reg_n_0_[26]\,
      S(0) => \count_reg_n_0_[25]\
    );
\state2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_state2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state2_carry__6_n_2\,
      CO(0) => \state2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state2_carry__6_O_UNCONNECTED\(3),
      O(2) => \state2_carry__6_n_5\,
      O(1) => \state2_carry__6_n_6\,
      O(0) => \state2_carry__6_n_7\,
      S(3) => '0',
      S(2) => \count_reg_n_0_[31]\,
      S(1) => \count_reg_n_0_[30]\,
      S(0) => \count_reg_n_0_[29]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_adsr_41 is
  port (
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_0 : out STD_LOGIC;
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_1\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_1 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \mixedSigInt_reg[19]_i_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[19]_i_13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    count02_out_0 : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \amplitude_reg[4]_0\ : in STD_LOGIC;
    \amplitude0_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_adsr_41 : entity is "adsr";
end skrach_design_skrach_core_0_1_adsr_41;

architecture STRUCTURE of skrach_design_skrach_core_0_1_adsr_41 is
  signal \FSM_sequential_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_1\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_3\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_3\ : STD_LOGIC;
  signal \amplitude0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal amplitude0_carry_n_0 : STD_LOGIC;
  signal amplitude0_carry_n_1 : STD_LOGIC;
  signal amplitude0_carry_n_2 : STD_LOGIC;
  signal amplitude0_carry_n_3 : STD_LOGIC;
  signal amplitude0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \amplitude[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \amplitude[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \amplitude[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_10__0_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_8__0_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[0]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[1]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[2]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[3]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[4]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[5]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[6]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[7]\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count0__0\ : STD_LOGIC;
  signal \count[0]_i_10__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_11__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \count[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \count[0]_i_9__0_n_0\ : STD_LOGIC;
  signal \count[31]_i_1__0_n_0\ : STD_LOGIC;
  signal \count[31]_i_3__0_n_0\ : STD_LOGIC;
  signal \count[31]_i_4__0_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_reg[0]_i_12__0_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_12__0_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_12__0_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_12__0_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_13__0_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_13__0_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_13__0_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_13__0_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_14__0_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_14__0_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_15__0_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_15__0_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_15__0_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_15__0_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_16__0_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_16__0_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_16__0_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_16__0_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_17__0_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_17__0_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_17__0_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_17__0_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_18__0_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_18__0_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_18__0_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_18__0_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_19__0_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_19__0_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_19__0_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_19__0_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_reg[16]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_reg[20]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[20]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_reg[24]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[24]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[24]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[24]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_reg[28]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[28]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[28]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[28]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[30]\ : STD_LOGIC;
  signal \count_reg_n_0_[31]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \nextIncSig_i_1__0_n_0\ : STD_LOGIC;
  signal nextIncSig_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^prevstate_reg_0\ : STD_LOGIC;
  signal \state1_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_1\ : STD_LOGIC;
  signal \state1_carry__0_n_2\ : STD_LOGIC;
  signal \state1_carry__0_n_3\ : STD_LOGIC;
  signal \state1_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \state1_carry__1_n_1\ : STD_LOGIC;
  signal \state1_carry__1_n_2\ : STD_LOGIC;
  signal \state1_carry__1_n_3\ : STD_LOGIC;
  signal \state1_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \state1_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \state1_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \state1_carry_i_4__0_n_0\ : STD_LOGIC;
  signal state1_carry_n_0 : STD_LOGIC;
  signal state1_carry_n_1 : STD_LOGIC;
  signal state1_carry_n_2 : STD_LOGIC;
  signal state1_carry_n_3 : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_0\ : STD_LOGIC;
  signal \state2_carry__0_n_1\ : STD_LOGIC;
  signal \state2_carry__0_n_2\ : STD_LOGIC;
  signal \state2_carry__0_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_4\ : STD_LOGIC;
  signal \state2_carry__0_n_5\ : STD_LOGIC;
  signal \state2_carry__0_n_6\ : STD_LOGIC;
  signal \state2_carry__0_n_7\ : STD_LOGIC;
  signal \state2_carry__1_n_0\ : STD_LOGIC;
  signal \state2_carry__1_n_1\ : STD_LOGIC;
  signal \state2_carry__1_n_2\ : STD_LOGIC;
  signal \state2_carry__1_n_3\ : STD_LOGIC;
  signal \state2_carry__1_n_4\ : STD_LOGIC;
  signal \state2_carry__1_n_5\ : STD_LOGIC;
  signal \state2_carry__1_n_6\ : STD_LOGIC;
  signal \state2_carry__1_n_7\ : STD_LOGIC;
  signal \state2_carry__2_n_0\ : STD_LOGIC;
  signal \state2_carry__2_n_1\ : STD_LOGIC;
  signal \state2_carry__2_n_2\ : STD_LOGIC;
  signal \state2_carry__2_n_3\ : STD_LOGIC;
  signal \state2_carry__2_n_4\ : STD_LOGIC;
  signal \state2_carry__2_n_5\ : STD_LOGIC;
  signal \state2_carry__2_n_6\ : STD_LOGIC;
  signal \state2_carry__2_n_7\ : STD_LOGIC;
  signal \state2_carry__3_n_0\ : STD_LOGIC;
  signal \state2_carry__3_n_1\ : STD_LOGIC;
  signal \state2_carry__3_n_2\ : STD_LOGIC;
  signal \state2_carry__3_n_3\ : STD_LOGIC;
  signal \state2_carry__3_n_4\ : STD_LOGIC;
  signal \state2_carry__3_n_5\ : STD_LOGIC;
  signal \state2_carry__3_n_6\ : STD_LOGIC;
  signal \state2_carry__3_n_7\ : STD_LOGIC;
  signal \state2_carry__4_n_0\ : STD_LOGIC;
  signal \state2_carry__4_n_1\ : STD_LOGIC;
  signal \state2_carry__4_n_2\ : STD_LOGIC;
  signal \state2_carry__4_n_3\ : STD_LOGIC;
  signal \state2_carry__4_n_4\ : STD_LOGIC;
  signal \state2_carry__4_n_5\ : STD_LOGIC;
  signal \state2_carry__4_n_6\ : STD_LOGIC;
  signal \state2_carry__4_n_7\ : STD_LOGIC;
  signal \state2_carry__5_n_0\ : STD_LOGIC;
  signal \state2_carry__5_n_1\ : STD_LOGIC;
  signal \state2_carry__5_n_2\ : STD_LOGIC;
  signal \state2_carry__5_n_3\ : STD_LOGIC;
  signal \state2_carry__5_n_4\ : STD_LOGIC;
  signal \state2_carry__5_n_5\ : STD_LOGIC;
  signal \state2_carry__5_n_6\ : STD_LOGIC;
  signal \state2_carry__5_n_7\ : STD_LOGIC;
  signal \state2_carry__6_n_2\ : STD_LOGIC;
  signal \state2_carry__6_n_3\ : STD_LOGIC;
  signal \state2_carry__6_n_5\ : STD_LOGIC;
  signal \state2_carry__6_n_6\ : STD_LOGIC;
  signal \state2_carry__6_n_7\ : STD_LOGIC;
  signal state2_carry_n_0 : STD_LOGIC;
  signal state2_carry_n_1 : STD_LOGIC;
  signal state2_carry_n_2 : STD_LOGIC;
  signal state2_carry_n_3 : STD_LOGIC;
  signal state2_carry_n_4 : STD_LOGIC;
  signal state2_carry_n_5 : STD_LOGIC;
  signal state2_carry_n_6 : STD_LOGIC;
  signal state2_carry_n_7 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_amplitude0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_amplitude0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[0]_i_14__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[0]_i_14__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[28]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4__0\ : label is "soft_lutpair141";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute SOFT_HLUTNM of \amplitude[0]_i_2__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \amplitude[0]_i_3__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \amplitude[1]_i_2__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \amplitude[2]_i_1__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \amplitude[2]_i_3__0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \amplitude[3]_i_2__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \amplitude[5]_i_2__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \amplitude[5]_i_4__0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \amplitude[7]_i_10__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \amplitude[7]_i_4__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \amplitude[7]_i_5__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \amplitude[7]_i_7__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \amplitude[7]_i_9__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \count[0]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \count[10]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \count[11]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \count[12]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \count[13]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \count[14]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \count[15]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \count[16]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \count[17]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \count[18]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \count[19]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \count[1]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \count[20]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \count[21]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \count[22]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \count[23]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \count[24]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \count[25]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \count[26]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \count[27]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \count[28]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \count[29]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \count[2]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \count[30]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \count[31]_i_2__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \count[3]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \count[4]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \count[5]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \count[6]_i_1__0\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \count[7]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \count[8]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \count[9]_i_1__0\ : label is "soft_lutpair155";
begin
  prevState_reg_0 <= \^prevstate_reg_0\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77700805555A0AA"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__0_n_0\,
      O => \FSM_sequential_state[0]_i_1__0_n_0\
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF00FFA0F500"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__0_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__0_n_0\,
      O => \FSM_sequential_state[1]_i_1__0_n_0\
    );
\FSM_sequential_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_4__0_n_0\,
      I1 => \FSM_sequential_state[1]_i_5__0_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude_reg_n_0_[6]\,
      I4 => \amplitude_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_2__0_n_0\
    );
\FSM_sequential_state[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4500FFFF"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \FSM_sequential_state[1]_i_6__0_n_0\,
      I2 => \state1_inferred__0/i__carry__1_n_1\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_3__0_n_0\
    );
\FSM_sequential_state[1]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_0\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      O => \FSM_sequential_state[1]_i_4__0_n_0\
    );
\FSM_sequential_state[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \state1_carry__1_n_1\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[5]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_5__0_n_0\
    );
\FSM_sequential_state[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_7__0_n_0\,
      I1 => \FSM_sequential_state[1]_i_8__0_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude0_carry__1_0\(23),
      I4 => \amplitude_reg_n_0_[6]\,
      I5 => \amplitude0_carry__1_0\(22),
      O => \FSM_sequential_state[1]_i_6__0_n_0\
    );
\FSM_sequential_state[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(16),
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude0_carry__1_0\(17),
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude0_carry__1_0\(18),
      O => \FSM_sequential_state[1]_i_7__0_n_0\
    );
\FSM_sequential_state[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(19),
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[4]\,
      I3 => \amplitude0_carry__1_0\(20),
      I4 => \amplitude_reg_n_0_[5]\,
      I5 => \amplitude0_carry__1_0\(21),
      O => \FSM_sequential_state[1]_i_8__0_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__0_n_0\,
      Q => \state__0\(0),
      R => \bl.DSP48E_2_1\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__0_n_0\,
      Q => \state__0\(1),
      R => \bl.DSP48E_2_1\
    );
amplitude0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => amplitude0_carry_n_0,
      CO(2) => amplitude0_carry_n_1,
      CO(1) => amplitude0_carry_n_2,
      CO(0) => amplitude0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_amplitude0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \amplitude0_carry_i_1__0_n_0\,
      S(2) => \amplitude0_carry_i_2__0_n_0\,
      S(1) => \amplitude0_carry_i_3__0_n_0\,
      S(0) => \amplitude0_carry_i_4__0_n_0\
    );
\amplitude0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => amplitude0_carry_n_0,
      CO(3) => \amplitude0_carry__0_n_0\,
      CO(2) => \amplitude0_carry__0_n_1\,
      CO(1) => \amplitude0_carry__0_n_2\,
      CO(0) => \amplitude0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \amplitude0_carry__0_i_1__0_n_0\,
      S(2) => \amplitude0_carry__0_i_2__0_n_0\,
      S(1) => \amplitude0_carry__0_i_3__0_n_0\,
      S(0) => \amplitude0_carry__0_i_4__0_n_0\
    );
\amplitude0_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \state2_carry__4_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_7\,
      O => \amplitude0_carry__0_i_1__0_n_0\
    );
\amplitude0_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \state2_carry__3_n_4\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__3_n_6\,
      O => \amplitude0_carry__0_i_2__0_n_0\
    );
\amplitude0_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \state2_carry__3_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__2_n_5\,
      O => \amplitude0_carry__0_i_3__0_n_0\
    );
\amplitude0_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \state2_carry__2_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_4\,
      O => \amplitude0_carry__0_i_4__0_n_0\
    );
\amplitude0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \amplitude0_carry__0_n_0\,
      CO(3) => \NLW_amplitude0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => data0,
      CO(1) => \amplitude0_carry__1_n_2\,
      CO(0) => \amplitude0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \amplitude0_carry__1_i_1__0_n_0\,
      S(1) => \amplitude0_carry__1_i_2__0_n_0\,
      S(0) => \amplitude0_carry__1_i_3__0_n_0\
    );
\amplitude0_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(31),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \amplitude0_carry__1_i_1__0_n_0\
    );
\amplitude0_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \state2_carry__6_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__5_n_5\,
      O => \amplitude0_carry__1_i_2__0_n_0\
    );
\amplitude0_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \state2_carry__5_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_4\,
      O => \amplitude0_carry__1_i_3__0_n_0\
    );
\amplitude0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \state2_carry__1_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_7\,
      O => \amplitude0_carry_i_1__0_n_0\
    );
\amplitude0_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(30),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(31),
      I4 => \state2_carry__0_n_4\,
      O => \amplitude0_carry_i_2__0_n_0\
    );
\amplitude0_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(29),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(28),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(27),
      O => \amplitude0_carry_i_3__0_n_0\
    );
\amplitude0_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(26),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(24),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(25),
      O => \amplitude0_carry_i_4__0_n_0\
    );
\amplitude[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FB00FB00BB00FB"
    )
        port map (
      I0 => \amplitude[0]_i_2__0_n_0\,
      I1 => \amplitude[0]_i_3__0_n_0\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg[4]_0\,
      I5 => \amplitude0_carry__1_0\(16),
      O => amplitude0_in(0)
    );
\amplitude[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_1\,
      O => \amplitude[0]_i_2__0_n_0\
    );
\amplitude[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \amplitude[0]_i_3__0_n_0\
    );
\amplitude[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFCFEEEFCFCEE"
    )
        port map (
      I0 => \amplitude[3]_i_2__0_n_0\,
      I1 => \amplitude[1]_i_2__0_n_0\,
      I2 => \amplitude[7]_i_7__0_n_0\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \count_reg[0]_0\,
      O => amplitude0_in(1)
    );
\amplitude[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \amplitude0_carry__1_0\(17),
      I2 => \state__0\(1),
      O => \amplitude[1]_i_2__0_n_0\
    );
\amplitude[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA900"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude[3]_i_2__0_n_0\,
      I4 => \amplitude[2]_i_2__0_n_0\,
      O => amplitude0_in(2)
    );
\amplitude[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[2]_i_3__0_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(18),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[2]_i_2__0_n_0\
    );
\amplitude[2]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      O => \amplitude[2]_i_3__0_n_0\
    );
\amplitude[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[1]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude[3]_i_2__0_n_0\,
      I5 => \amplitude[3]_i_3__0_n_0\,
      O => amplitude0_in(3)
    );
\amplitude[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F11"
    )
        port map (
      I0 => \count_reg[0]_1\,
      I1 => \state__0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state__0\(1),
      O => \amplitude[3]_i_2__0_n_0\
    );
\amplitude[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[3]_i_4__0_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(19),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[3]_i_3__0_n_0\
    );
\amplitude[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[3]_i_4__0_n_0\
    );
\amplitude[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAFFEAAA"
    )
        port map (
      I0 => \amplitude[4]_i_2__0_n_0\,
      I1 => \amplitude_reg[4]_0\,
      I2 => \amplitude0_carry__1_0\(20),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \amplitude[4]_i_3__0_n_0\,
      O => amplitude0_in(4)
    );
\amplitude[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \amplitude[3]_i_2__0_n_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_2__0_n_0\
    );
\amplitude[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000015555555"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_3__0_n_0\
    );
\amplitude[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F900"
    )
        port map (
      I0 => \amplitude[5]_i_2__0_n_0\,
      I1 => \amplitude_reg_n_0_[5]\,
      I2 => \count_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[5]_i_3__0_n_0\,
      O => amplitude0_in(5)
    );
\amplitude[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[5]_i_2__0_n_0\
    );
\amplitude[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude[5]_i_4__0_n_0\,
      I2 => \amplitude[3]_i_2__0_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(21),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[5]_i_3__0_n_0\
    );
\amplitude[5]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[3]\,
      O => \amplitude[5]_i_4__0_n_0\
    );
\amplitude[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BE00"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude[7]_i_6__0_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[6]_i_2__0_n_0\,
      O => amplitude0_in(6)
    );
\amplitude[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__0_n_0\,
      I2 => \amplitude[3]_i_2__0_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(22),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[6]_i_2__0_n_0\
    );
\amplitude[6]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[6]_i_3__0_n_0\
    );
\amplitude[7]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__0_n_0\,
      O => \amplitude[7]_i_10__0_n_0\
    );
\amplitude[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008AAA8A"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \amplitude[7]_i_3__0_n_0\,
      I2 => \amplitude[7]_i_4__0_n_0\,
      I3 => \state__0\(0),
      I4 => \amplitude[7]_i_5__0_n_0\,
      O => \amplitude[7]_i_1__0_n_0\
    );
\amplitude[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007800"
    )
        port map (
      I0 => \amplitude[7]_i_6__0_n_0\,
      I1 => \amplitude_reg_n_0_[6]\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude[7]_i_7__0_n_0\,
      I4 => \count_reg[0]_0\,
      I5 => \amplitude[7]_i_8__0_n_0\,
      O => amplitude0_in(7)
    );
\amplitude[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \amplitude[7]_i_9__0_n_0\,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => data0,
      I4 => \count_reg[0]_1\,
      O => \amplitude[7]_i_3__0_n_0\
    );
\amplitude[7]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state1_inferred__0/i__carry__1_n_1\,
      O => \amplitude[7]_i_4__0_n_0\
    );
\amplitude[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state1_carry__1_n_1\,
      I3 => \count_reg[0]_0\,
      O => \amplitude[7]_i_5__0_n_0\
    );
\amplitude[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[7]_i_6__0_n_0\
    );
\amplitude[7]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \amplitude[7]_i_7__0_n_0\
    );
\amplitude[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \amplitude0_carry__1_0\(23),
      I2 => \amplitude_reg[4]_0\,
      I3 => \amplitude_reg_n_0_[7]\,
      I4 => \amplitude[7]_i_10__0_n_0\,
      I5 => \amplitude[3]_i_2__0_n_0\,
      O => \amplitude[7]_i_8__0_n_0\
    );
\amplitude[7]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \amplitude_reg_n_0_[7]\,
      I1 => \amplitude[6]_i_3__0_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      O => \amplitude[7]_i_9__0_n_0\
    );
\amplitude_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__0_n_0\,
      D => amplitude0_in(0),
      Q => \amplitude_reg_n_0_[0]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__0_n_0\,
      D => amplitude0_in(1),
      Q => \amplitude_reg_n_0_[1]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__0_n_0\,
      D => amplitude0_in(2),
      Q => \amplitude_reg_n_0_[2]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__0_n_0\,
      D => amplitude0_in(3),
      Q => \amplitude_reg_n_0_[3]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__0_n_0\,
      D => amplitude0_in(4),
      Q => \amplitude_reg_n_0_[4]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__0_n_0\,
      D => amplitude0_in(5),
      Q => \amplitude_reg_n_0_[5]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__0_n_0\,
      D => amplitude0_in(6),
      Q => \amplitude_reg_n_0_[6]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__0_n_0\,
      D => amplitude0_in(7),
      Q => \amplitude_reg_n_0_[7]\,
      R => \bl.DSP48E_2_1\
    );
\count[0]_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(30),
      I1 => p_0_in(31),
      O => \count[0]_i_10__0_n_0\
    );
\count[0]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => count_reg(0),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => p_0_in(5),
      O => \count[0]_i_11__0_n_0\
    );
\count[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(0)
    );
\count[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \count0__0\,
      I1 => nextSample,
      I2 => \^prevstate_reg_0\,
      I3 => s_axi_aresetn,
      O => \count[0]_i_1__12_n_0\
    );
\count[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count[0]_i_6__0_n_0\,
      I1 => \count[0]_i_7__0_n_0\,
      I2 => \count[0]_i_8__0_n_0\,
      I3 => \count[0]_i_9__0_n_0\,
      I4 => \count[0]_i_10__0_n_0\,
      I5 => \count[0]_i_11__0_n_0\,
      O => \count0__0\
    );
\count[0]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => p_0_in(0)
    );
\count[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_0_in(25),
      I2 => p_0_in(26),
      I3 => p_0_in(27),
      I4 => p_0_in(28),
      I5 => p_0_in(29),
      O => \count[0]_i_6__0_n_0\
    );
\count[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_0_in(9),
      I4 => p_0_in(10),
      I5 => p_0_in(11),
      O => \count[0]_i_7__0_n_0\
    );
\count[0]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_0_in(19),
      I2 => p_0_in(20),
      I3 => p_0_in(21),
      I4 => p_0_in(22),
      I5 => p_0_in(23),
      O => \count[0]_i_8__0_n_0\
    );
\count[0]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      I4 => p_0_in(16),
      I5 => p_0_in(17),
      O => \count[0]_i_9__0_n_0\
    );
\count[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(10)
    );
\count[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_5\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(11)
    );
\count[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_4\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(12)
    );
\count[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(13)
    );
\count[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_6\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(14)
    );
\count[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_5\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(15)
    );
\count[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(16)
    );
\count[17]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_7\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(17)
    );
\count[18]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_6\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(18)
    );
\count[19]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(19)
    );
\count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_7,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(1)
    );
\count[20]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_4\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(20)
    );
\count[21]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_7\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(21)
    );
\count[22]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(22)
    );
\count[23]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_5\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(23)
    );
\count[24]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_4\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(24)
    );
\count[25]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(25)
    );
\count[26]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_6\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(26)
    );
\count[27]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_5\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(27)
    );
\count[28]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(28)
    );
\count[29]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_7\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(29)
    );
\count[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(2)
    );
\count[30]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_6\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(30)
    );
\count[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \count[31]_i_3__0_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \count_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[1]_0\(0),
      O => \count[31]_i_1__0_n_0\
    );
\count[31]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_5\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(31)
    );
\count[31]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0202"
    )
        port map (
      I0 => \amplitude[7]_i_9__0_n_0\,
      I1 => \count_reg[0]_1\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg[4]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\(0),
      I5 => \state__0\(0),
      O => \count[31]_i_3__0_n_0\
    );
\count[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF0FE0F0E000E"
    )
        port map (
      I0 => data0,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state1_carry__1_n_1\,
      I5 => \state1_inferred__0/i__carry__1_n_1\,
      O => \count[31]_i_4__0_n_0\
    );
\count[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_5,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(3)
    );
\count[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_4,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(4)
    );
\count[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(5)
    );
\count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_6\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(6)
    );
\count[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_5\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(7)
    );
\count[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_4\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(8)
    );
\count[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_7\,
      I1 => \count[31]_i_4__0_n_0\,
      O => count(9)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(0),
      Q => \count_reg_n_0_[0]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[0]_i_3__0_n_7\,
      Q => count_reg(0),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[0]_i_12__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_17__0_n_0\,
      CO(3) => \count_reg[0]_i_12__0_n_0\,
      CO(2) => \count_reg[0]_i_12__0_n_1\,
      CO(1) => \count_reg[0]_i_12__0_n_2\,
      CO(0) => \count_reg[0]_i_12__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(24 downto 21),
      S(3 downto 0) => count_reg(24 downto 21)
    );
\count_reg[0]_i_13__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_12__0_n_0\,
      CO(3) => \count_reg[0]_i_13__0_n_0\,
      CO(2) => \count_reg[0]_i_13__0_n_1\,
      CO(1) => \count_reg[0]_i_13__0_n_2\,
      CO(0) => \count_reg[0]_i_13__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(28 downto 25),
      S(3 downto 0) => count_reg(28 downto 25)
    );
\count_reg[0]_i_14__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_13__0_n_0\,
      CO(3 downto 2) => \NLW_count_reg[0]_i_14__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_reg[0]_i_14__0_n_2\,
      CO(0) => \count_reg[0]_i_14__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[0]_i_14__0_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => count_reg(31 downto 29)
    );
\count_reg[0]_i_15__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_19__0_n_0\,
      CO(3) => \count_reg[0]_i_15__0_n_0\,
      CO(2) => \count_reg[0]_i_15__0_n_1\,
      CO(1) => \count_reg[0]_i_15__0_n_2\,
      CO(0) => \count_reg[0]_i_15__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3 downto 0) => count_reg(8 downto 5)
    );
\count_reg[0]_i_16__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_15__0_n_0\,
      CO(3) => \count_reg[0]_i_16__0_n_0\,
      CO(2) => \count_reg[0]_i_16__0_n_1\,
      CO(1) => \count_reg[0]_i_16__0_n_2\,
      CO(0) => \count_reg[0]_i_16__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3 downto 0) => count_reg(12 downto 9)
    );
\count_reg[0]_i_17__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_18__0_n_0\,
      CO(3) => \count_reg[0]_i_17__0_n_0\,
      CO(2) => \count_reg[0]_i_17__0_n_1\,
      CO(1) => \count_reg[0]_i_17__0_n_2\,
      CO(0) => \count_reg[0]_i_17__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3 downto 0) => count_reg(20 downto 17)
    );
\count_reg[0]_i_18__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_16__0_n_0\,
      CO(3) => \count_reg[0]_i_18__0_n_0\,
      CO(2) => \count_reg[0]_i_18__0_n_1\,
      CO(1) => \count_reg[0]_i_18__0_n_2\,
      CO(0) => \count_reg[0]_i_18__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3 downto 0) => count_reg(16 downto 13)
    );
\count_reg[0]_i_19__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_19__0_n_0\,
      CO(2) => \count_reg[0]_i_19__0_n_1\,
      CO(1) => \count_reg[0]_i_19__0_n_2\,
      CO(0) => \count_reg[0]_i_19__0_n_3\,
      CYINIT => count_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3 downto 0) => count_reg(4 downto 1)
    );
\count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_3__0_n_0\,
      CO(2) => \count_reg[0]_i_3__0_n_1\,
      CO(1) => \count_reg[0]_i_3__0_n_2\,
      CO(0) => \count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_3__0_n_4\,
      O(2) => \count_reg[0]_i_3__0_n_5\,
      O(1) => \count_reg[0]_i_3__0_n_6\,
      O(0) => \count_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => p_0_in(0)
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(10),
      Q => \count_reg_n_0_[10]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[8]_i_1__0_n_5\,
      Q => count_reg(10),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(11),
      Q => \count_reg_n_0_[11]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[8]_i_1__0_n_4\,
      Q => count_reg(11),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(12),
      Q => \count_reg_n_0_[12]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[12]_i_1__0_n_7\,
      Q => count_reg(12),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1__0_n_0\,
      CO(3) => \count_reg[12]_i_1__0_n_0\,
      CO(2) => \count_reg[12]_i_1__0_n_1\,
      CO(1) => \count_reg[12]_i_1__0_n_2\,
      CO(0) => \count_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1__0_n_4\,
      O(2) => \count_reg[12]_i_1__0_n_5\,
      O(1) => \count_reg[12]_i_1__0_n_6\,
      O(0) => \count_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(13),
      Q => \count_reg_n_0_[13]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[12]_i_1__0_n_6\,
      Q => count_reg(13),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(14),
      Q => \count_reg_n_0_[14]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[12]_i_1__0_n_5\,
      Q => count_reg(14),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(15),
      Q => \count_reg_n_0_[15]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[12]_i_1__0_n_4\,
      Q => count_reg(15),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(16),
      Q => \count_reg_n_0_[16]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[16]_i_1__0_n_7\,
      Q => count_reg(16),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1__0_n_0\,
      CO(3) => \count_reg[16]_i_1__0_n_0\,
      CO(2) => \count_reg[16]_i_1__0_n_1\,
      CO(1) => \count_reg[16]_i_1__0_n_2\,
      CO(0) => \count_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1__0_n_4\,
      O(2) => \count_reg[16]_i_1__0_n_5\,
      O(1) => \count_reg[16]_i_1__0_n_6\,
      O(0) => \count_reg[16]_i_1__0_n_7\,
      S(3 downto 0) => count_reg(19 downto 16)
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(17),
      Q => \count_reg_n_0_[17]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[16]_i_1__0_n_6\,
      Q => count_reg(17),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(18),
      Q => \count_reg_n_0_[18]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[16]_i_1__0_n_5\,
      Q => count_reg(18),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(19),
      Q => \count_reg_n_0_[19]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[16]_i_1__0_n_4\,
      Q => count_reg(19),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[0]_i_3__0_n_6\,
      Q => count_reg(1),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(20),
      Q => \count_reg_n_0_[20]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[20]_i_1__0_n_7\,
      Q => count_reg(20),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1__0_n_0\,
      CO(3) => \count_reg[20]_i_1__0_n_0\,
      CO(2) => \count_reg[20]_i_1__0_n_1\,
      CO(1) => \count_reg[20]_i_1__0_n_2\,
      CO(0) => \count_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[20]_i_1__0_n_4\,
      O(2) => \count_reg[20]_i_1__0_n_5\,
      O(1) => \count_reg[20]_i_1__0_n_6\,
      O(0) => \count_reg[20]_i_1__0_n_7\,
      S(3 downto 0) => count_reg(23 downto 20)
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(21),
      Q => \count_reg_n_0_[21]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[20]_i_1__0_n_6\,
      Q => count_reg(21),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(22),
      Q => \count_reg_n_0_[22]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[20]_i_1__0_n_5\,
      Q => count_reg(22),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(23),
      Q => \count_reg_n_0_[23]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[20]_i_1__0_n_4\,
      Q => count_reg(23),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(24),
      Q => \count_reg_n_0_[24]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[24]_i_1__0_n_7\,
      Q => count_reg(24),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1__0_n_0\,
      CO(3) => \count_reg[24]_i_1__0_n_0\,
      CO(2) => \count_reg[24]_i_1__0_n_1\,
      CO(1) => \count_reg[24]_i_1__0_n_2\,
      CO(0) => \count_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[24]_i_1__0_n_4\,
      O(2) => \count_reg[24]_i_1__0_n_5\,
      O(1) => \count_reg[24]_i_1__0_n_6\,
      O(0) => \count_reg[24]_i_1__0_n_7\,
      S(3 downto 0) => count_reg(27 downto 24)
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(25),
      Q => \count_reg_n_0_[25]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[24]_i_1__0_n_6\,
      Q => count_reg(25),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(26),
      Q => \count_reg_n_0_[26]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[24]_i_1__0_n_5\,
      Q => count_reg(26),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(27),
      Q => \count_reg_n_0_[27]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[24]_i_1__0_n_4\,
      Q => count_reg(27),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(28),
      Q => \count_reg_n_0_[28]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[28]_i_1__0_n_7\,
      Q => count_reg(28),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1__0_n_0\,
      CO(3) => \NLW_count_reg[28]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[28]_i_1__0_n_1\,
      CO(1) => \count_reg[28]_i_1__0_n_2\,
      CO(0) => \count_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[28]_i_1__0_n_4\,
      O(2) => \count_reg[28]_i_1__0_n_5\,
      O(1) => \count_reg[28]_i_1__0_n_6\,
      O(0) => \count_reg[28]_i_1__0_n_7\,
      S(3 downto 0) => count_reg(31 downto 28)
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(29),
      Q => \count_reg_n_0_[29]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[28]_i_1__0_n_6\,
      Q => count_reg(29),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(2),
      Q => \count_reg_n_0_[2]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[0]_i_3__0_n_5\,
      Q => count_reg(2),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(30),
      Q => \count_reg_n_0_[30]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[28]_i_1__0_n_5\,
      Q => count_reg(30),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(31),
      Q => \count_reg_n_0_[31]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[28]_i_1__0_n_4\,
      Q => count_reg(31),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(3),
      Q => \count_reg_n_0_[3]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[0]_i_3__0_n_4\,
      Q => count_reg(3),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(4),
      Q => \count_reg_n_0_[4]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[4]_i_1__0_n_7\,
      Q => count_reg(4),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_3__0_n_0\,
      CO(3) => \count_reg[4]_i_1__0_n_0\,
      CO(2) => \count_reg[4]_i_1__0_n_1\,
      CO(1) => \count_reg[4]_i_1__0_n_2\,
      CO(0) => \count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1__0_n_4\,
      O(2) => \count_reg[4]_i_1__0_n_5\,
      O(1) => \count_reg[4]_i_1__0_n_6\,
      O(0) => \count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(5),
      Q => \count_reg_n_0_[5]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[4]_i_1__0_n_6\,
      Q => count_reg(5),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(6),
      Q => \count_reg_n_0_[6]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[4]_i_1__0_n_5\,
      Q => count_reg(6),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(7),
      Q => \count_reg_n_0_[7]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[4]_i_1__0_n_4\,
      Q => count_reg(7),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(8),
      Q => \count_reg_n_0_[8]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[8]_i_1__0_n_7\,
      Q => count_reg(8),
      R => \count[0]_i_1__12_n_0\
    );
\count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1__0_n_0\,
      CO(3) => \count_reg[8]_i_1__0_n_0\,
      CO(2) => \count_reg[8]_i_1__0_n_1\,
      CO(1) => \count_reg[8]_i_1__0_n_2\,
      CO(0) => \count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1__0_n_4\,
      O(2) => \count_reg[8]_i_1__0_n_5\,
      O(1) => \count_reg[8]_i_1__0_n_6\,
      O(0) => \count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__0_n_0\,
      D => count(9),
      Q => \count_reg_n_0_[9]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_0,
      D => \count_reg[8]_i_1__0_n_6\,
      Q => count_reg(9),
      R => \count[0]_i_1__12_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(14),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(15),
      I4 => \state2_carry__0_n_4\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \amplitude0_carry__1_0\(13),
      I2 => state2_carry_n_5,
      I3 => \amplitude0_carry__1_0\(11),
      I4 => \amplitude0_carry__1_0\(12),
      I5 => state2_carry_n_4,
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \amplitude0_carry__1_0\(10),
      I2 => \count_reg_n_0_[0]\,
      I3 => \amplitude0_carry__1_0\(8),
      I4 => \amplitude0_carry__1_0\(9),
      I5 => state2_carry_n_7,
      O => \i__carry_i_4__0_n_0\
    );
multipy_signal: entity work.skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_45
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(7) => \amplitude_reg_n_0_[7]\,
      Q(6) => \amplitude_reg_n_0_[6]\,
      Q(5) => \amplitude_reg_n_0_[5]\,
      Q(4) => \amplitude_reg_n_0_[4]\,
      Q(3) => \amplitude_reg_n_0_[3]\,
      Q(2) => \amplitude_reg_n_0_[2]\,
      Q(1) => \amplitude_reg_n_0_[1]\,
      Q(0) => \amplitude_reg_n_0_[0]\,
      \bl.DSP48E_2_0\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_1\(0) => \bl.DSP48E_2_0\(0),
      \bl.DSP48E_2_2\ => \bl.DSP48E_2_1\,
      \mixedSigInt_reg[19]_i_13\(0) => \mixedSigInt_reg[19]_i_13\(0),
      \mixedSigInt_reg[19]_i_13_0\(0) => \mixedSigInt_reg[19]_i_13_0\(0),
      s_axi_aclk => s_axi_aclk
    );
\nextIncSig_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3020"
    )
        port map (
      I0 => \count0__0\,
      I1 => \^prevstate_reg_0\,
      I2 => nextSample,
      I3 => nextIncSig_reg_n_0,
      O => \nextIncSig_i_1__0_n_0\
    );
nextIncSig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nextIncSig_i_1__0_n_0\,
      Q => nextIncSig_reg_n_0,
      R => \bl.DSP48E_2_1\
    );
prevState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prevState_reg_1,
      Q => \^prevstate_reg_0\,
      R => '0'
    );
state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state1_carry_n_0,
      CO(2) => state1_carry_n_1,
      CO(1) => state1_carry_n_2,
      CO(0) => state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \state1_carry_i_1__0_n_0\,
      S(2) => \state1_carry_i_2__0_n_0\,
      S(1) => \state1_carry_i_3__0_n_0\,
      S(0) => \state1_carry_i_4__0_n_0\
    );
\state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state1_carry_n_0,
      CO(3) => \state1_carry__0_n_0\,
      CO(2) => \state1_carry__0_n_1\,
      CO(1) => \state1_carry__0_n_2\,
      CO(0) => \state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state1_carry__0_i_1__0_n_0\,
      S(2) => \state1_carry__0_i_2__0_n_0\,
      S(1) => \state1_carry__0_i_3__0_n_0\,
      S(0) => \state1_carry__0_i_4__0_n_0\
    );
\state1_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \state1_carry__0_i_1__0_n_0\
    );
\state1_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \state1_carry__0_i_2__0_n_0\
    );
\state1_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \state1_carry__0_i_3__0_n_0\
    );
\state1_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \state1_carry__0_i_4__0_n_0\
    );
\state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_carry__0_n_0\,
      CO(3) => \NLW_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_carry__1_n_1\,
      CO(1) => \state1_carry__1_n_2\,
      CO(0) => \state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state1_carry__1_i_1__0_n_0\,
      S(1) => \state1_carry__1_i_2__0_n_0\,
      S(0) => \state1_carry__1_i_3__0_n_0\
    );
\state1_carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \state1_carry__1_i_1__0_n_0\
    );
\state1_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \state1_carry__1_i_2__0_n_0\
    );
\state1_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \state1_carry__1_i_3__0_n_0\
    );
\state1_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \state1_carry_i_1__0_n_0\
    );
\state1_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(6),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(7),
      I4 => \state2_carry__0_n_4\,
      O => \state1_carry_i_2__0_n_0\
    );
\state1_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(5),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(4),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(3),
      O => \state1_carry_i_3__0_n_0\
    );
\state1_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(2),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(0),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(1),
      O => \state1_carry_i_4__0_n_0\
    );
\state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__0/i__carry_n_0\,
      CO(2) => \state1_inferred__0/i__carry_n_1\,
      CO(1) => \state1_inferred__0/i__carry_n_2\,
      CO(0) => \state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__0_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4__0_n_0\
    );
\state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry_n_0\,
      CO(3) => \state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__0_n_0\,
      S(2) => \i__carry__0_i_2__0_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_inferred__0/i__carry__1_n_1\,
      CO(1) => \state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__0_n_0\,
      S(1) => \i__carry__1_i_2__0_n_0\,
      S(0) => \i__carry__1_i_3__0_n_0\
    );
state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state2_carry_n_0,
      CO(2) => state2_carry_n_1,
      CO(1) => state2_carry_n_2,
      CO(0) => state2_carry_n_3,
      CYINIT => \count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => state2_carry_n_4,
      O(2) => state2_carry_n_5,
      O(1) => state2_carry_n_6,
      O(0) => state2_carry_n_7,
      S(3) => \count_reg_n_0_[4]\,
      S(2) => \count_reg_n_0_[3]\,
      S(1) => \count_reg_n_0_[2]\,
      S(0) => \count_reg_n_0_[1]\
    );
\state2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state2_carry_n_0,
      CO(3) => \state2_carry__0_n_0\,
      CO(2) => \state2_carry__0_n_1\,
      CO(1) => \state2_carry__0_n_2\,
      CO(0) => \state2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__0_n_4\,
      O(2) => \state2_carry__0_n_5\,
      O(1) => \state2_carry__0_n_6\,
      O(0) => \state2_carry__0_n_7\,
      S(3) => \count_reg_n_0_[8]\,
      S(2) => \count_reg_n_0_[7]\,
      S(1) => \count_reg_n_0_[6]\,
      S(0) => \count_reg_n_0_[5]\
    );
\state2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__0_n_0\,
      CO(3) => \state2_carry__1_n_0\,
      CO(2) => \state2_carry__1_n_1\,
      CO(1) => \state2_carry__1_n_2\,
      CO(0) => \state2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__1_n_4\,
      O(2) => \state2_carry__1_n_5\,
      O(1) => \state2_carry__1_n_6\,
      O(0) => \state2_carry__1_n_7\,
      S(3) => \count_reg_n_0_[12]\,
      S(2) => \count_reg_n_0_[11]\,
      S(1) => \count_reg_n_0_[10]\,
      S(0) => \count_reg_n_0_[9]\
    );
\state2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__1_n_0\,
      CO(3) => \state2_carry__2_n_0\,
      CO(2) => \state2_carry__2_n_1\,
      CO(1) => \state2_carry__2_n_2\,
      CO(0) => \state2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__2_n_4\,
      O(2) => \state2_carry__2_n_5\,
      O(1) => \state2_carry__2_n_6\,
      O(0) => \state2_carry__2_n_7\,
      S(3) => \count_reg_n_0_[16]\,
      S(2) => \count_reg_n_0_[15]\,
      S(1) => \count_reg_n_0_[14]\,
      S(0) => \count_reg_n_0_[13]\
    );
\state2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__2_n_0\,
      CO(3) => \state2_carry__3_n_0\,
      CO(2) => \state2_carry__3_n_1\,
      CO(1) => \state2_carry__3_n_2\,
      CO(0) => \state2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__3_n_4\,
      O(2) => \state2_carry__3_n_5\,
      O(1) => \state2_carry__3_n_6\,
      O(0) => \state2_carry__3_n_7\,
      S(3) => \count_reg_n_0_[20]\,
      S(2) => \count_reg_n_0_[19]\,
      S(1) => \count_reg_n_0_[18]\,
      S(0) => \count_reg_n_0_[17]\
    );
\state2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__3_n_0\,
      CO(3) => \state2_carry__4_n_0\,
      CO(2) => \state2_carry__4_n_1\,
      CO(1) => \state2_carry__4_n_2\,
      CO(0) => \state2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__4_n_4\,
      O(2) => \state2_carry__4_n_5\,
      O(1) => \state2_carry__4_n_6\,
      O(0) => \state2_carry__4_n_7\,
      S(3) => \count_reg_n_0_[24]\,
      S(2) => \count_reg_n_0_[23]\,
      S(1) => \count_reg_n_0_[22]\,
      S(0) => \count_reg_n_0_[21]\
    );
\state2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__4_n_0\,
      CO(3) => \state2_carry__5_n_0\,
      CO(2) => \state2_carry__5_n_1\,
      CO(1) => \state2_carry__5_n_2\,
      CO(0) => \state2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__5_n_4\,
      O(2) => \state2_carry__5_n_5\,
      O(1) => \state2_carry__5_n_6\,
      O(0) => \state2_carry__5_n_7\,
      S(3) => \count_reg_n_0_[28]\,
      S(2) => \count_reg_n_0_[27]\,
      S(1) => \count_reg_n_0_[26]\,
      S(0) => \count_reg_n_0_[25]\
    );
\state2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_state2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state2_carry__6_n_2\,
      CO(0) => \state2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state2_carry__6_O_UNCONNECTED\(3),
      O(2) => \state2_carry__6_n_5\,
      O(1) => \state2_carry__6_n_6\,
      O(0) => \state2_carry__6_n_7\,
      S(3) => '0',
      S(2) => \count_reg_n_0_[31]\,
      S(1) => \count_reg_n_0_[30]\,
      S(0) => \count_reg_n_0_[29]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_adsr_46 is
  port (
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    prevState_reg_0 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_1 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    count02_out_10 : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \amplitude_reg[4]_0\ : in STD_LOGIC;
    \amplitude0_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_adsr_46 : entity is "adsr";
end skrach_design_skrach_core_0_1_adsr_46;

architecture STRUCTURE of skrach_design_skrach_core_0_1_adsr_46 is
  signal \FSM_sequential_state[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8__10_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \amplitude0_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_1\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_3\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_1__10_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_3__10_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_3\ : STD_LOGIC;
  signal \amplitude0_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_4__10_n_0\ : STD_LOGIC;
  signal amplitude0_carry_n_0 : STD_LOGIC;
  signal amplitude0_carry_n_1 : STD_LOGIC;
  signal amplitude0_carry_n_2 : STD_LOGIC;
  signal amplitude0_carry_n_3 : STD_LOGIC;
  signal amplitude0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \amplitude[0]_i_2__10_n_0\ : STD_LOGIC;
  signal \amplitude[0]_i_3__10_n_0\ : STD_LOGIC;
  signal \amplitude[1]_i_2__10_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_2__10_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_3__10_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_2__10_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_3__10_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_4__10_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_2__10_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_3__9_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_2__10_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_3__10_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_4__10_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_2__10_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_3__10_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_10__10_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_1__10_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_3__10_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_4__10_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_5__10_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_6__10_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_7__10_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_8__9_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_9__10_n_0\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[0]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[1]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[2]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[3]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[4]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[5]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[6]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[7]\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count0__0\ : STD_LOGIC;
  signal \count[0]_i_10__10_n_0\ : STD_LOGIC;
  signal \count[0]_i_11__10_n_0\ : STD_LOGIC;
  signal \count[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \count[0]_i_6__10_n_0\ : STD_LOGIC;
  signal \count[0]_i_7__10_n_0\ : STD_LOGIC;
  signal \count[0]_i_8__10_n_0\ : STD_LOGIC;
  signal \count[0]_i_9__10_n_0\ : STD_LOGIC;
  signal \count[31]_i_1__10_n_0\ : STD_LOGIC;
  signal \count[31]_i_3__10_n_0\ : STD_LOGIC;
  signal \count[31]_i_4__10_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_reg[0]_i_12__10_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_12__10_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_12__10_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_12__10_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_13__10_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_13__10_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_13__10_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_13__10_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_14__10_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_14__10_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_15__10_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_15__10_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_15__10_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_15__10_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_16__10_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_16__10_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_16__10_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_16__10_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_17__10_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_17__10_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_17__10_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_17__10_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_18__10_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_18__10_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_18__10_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_18__10_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_19__10_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_19__10_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_19__10_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_19__10_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__10_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_3__10_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_3__10_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_3__10_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__10_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_3__10_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_3__10_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_3__10_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1__10_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1__10_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1__10_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1__10_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1__10_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1__10_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1__10_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1__10_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1__10_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1__10_n_1\ : STD_LOGIC;
  signal \count_reg[16]_i_1__10_n_2\ : STD_LOGIC;
  signal \count_reg[16]_i_1__10_n_3\ : STD_LOGIC;
  signal \count_reg[16]_i_1__10_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1__10_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1__10_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1__10_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1__10_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1__10_n_1\ : STD_LOGIC;
  signal \count_reg[20]_i_1__10_n_2\ : STD_LOGIC;
  signal \count_reg[20]_i_1__10_n_3\ : STD_LOGIC;
  signal \count_reg[20]_i_1__10_n_4\ : STD_LOGIC;
  signal \count_reg[20]_i_1__10_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1__10_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1__10_n_7\ : STD_LOGIC;
  signal \count_reg[24]_i_1__10_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1__10_n_1\ : STD_LOGIC;
  signal \count_reg[24]_i_1__10_n_2\ : STD_LOGIC;
  signal \count_reg[24]_i_1__10_n_3\ : STD_LOGIC;
  signal \count_reg[24]_i_1__10_n_4\ : STD_LOGIC;
  signal \count_reg[24]_i_1__10_n_5\ : STD_LOGIC;
  signal \count_reg[24]_i_1__10_n_6\ : STD_LOGIC;
  signal \count_reg[24]_i_1__10_n_7\ : STD_LOGIC;
  signal \count_reg[28]_i_1__10_n_1\ : STD_LOGIC;
  signal \count_reg[28]_i_1__10_n_2\ : STD_LOGIC;
  signal \count_reg[28]_i_1__10_n_3\ : STD_LOGIC;
  signal \count_reg[28]_i_1__10_n_4\ : STD_LOGIC;
  signal \count_reg[28]_i_1__10_n_5\ : STD_LOGIC;
  signal \count_reg[28]_i_1__10_n_6\ : STD_LOGIC;
  signal \count_reg[28]_i_1__10_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1__10_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1__10_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1__10_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1__10_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1__10_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1__10_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1__10_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1__10_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1__10_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1__10_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1__10_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1__10_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1__10_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1__10_n_7\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[30]\ : STD_LOGIC;
  signal \count_reg_n_0_[31]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal \i__carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__10_n_0\ : STD_LOGIC;
  signal \nextIncSig_i_1__10_n_0\ : STD_LOGIC;
  signal nextIncSig_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^prevstate_reg_0\ : STD_LOGIC;
  signal \state1_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_1\ : STD_LOGIC;
  signal \state1_carry__0_n_2\ : STD_LOGIC;
  signal \state1_carry__0_n_3\ : STD_LOGIC;
  signal \state1_carry__1_i_1__10_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_3__10_n_0\ : STD_LOGIC;
  signal \state1_carry__1_n_1\ : STD_LOGIC;
  signal \state1_carry__1_n_2\ : STD_LOGIC;
  signal \state1_carry__1_n_3\ : STD_LOGIC;
  signal \state1_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \state1_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \state1_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \state1_carry_i_4__10_n_0\ : STD_LOGIC;
  signal state1_carry_n_0 : STD_LOGIC;
  signal state1_carry_n_1 : STD_LOGIC;
  signal state1_carry_n_2 : STD_LOGIC;
  signal state1_carry_n_3 : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_0\ : STD_LOGIC;
  signal \state2_carry__0_n_1\ : STD_LOGIC;
  signal \state2_carry__0_n_2\ : STD_LOGIC;
  signal \state2_carry__0_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_4\ : STD_LOGIC;
  signal \state2_carry__0_n_5\ : STD_LOGIC;
  signal \state2_carry__0_n_6\ : STD_LOGIC;
  signal \state2_carry__0_n_7\ : STD_LOGIC;
  signal \state2_carry__1_n_0\ : STD_LOGIC;
  signal \state2_carry__1_n_1\ : STD_LOGIC;
  signal \state2_carry__1_n_2\ : STD_LOGIC;
  signal \state2_carry__1_n_3\ : STD_LOGIC;
  signal \state2_carry__1_n_4\ : STD_LOGIC;
  signal \state2_carry__1_n_5\ : STD_LOGIC;
  signal \state2_carry__1_n_6\ : STD_LOGIC;
  signal \state2_carry__1_n_7\ : STD_LOGIC;
  signal \state2_carry__2_n_0\ : STD_LOGIC;
  signal \state2_carry__2_n_1\ : STD_LOGIC;
  signal \state2_carry__2_n_2\ : STD_LOGIC;
  signal \state2_carry__2_n_3\ : STD_LOGIC;
  signal \state2_carry__2_n_4\ : STD_LOGIC;
  signal \state2_carry__2_n_5\ : STD_LOGIC;
  signal \state2_carry__2_n_6\ : STD_LOGIC;
  signal \state2_carry__2_n_7\ : STD_LOGIC;
  signal \state2_carry__3_n_0\ : STD_LOGIC;
  signal \state2_carry__3_n_1\ : STD_LOGIC;
  signal \state2_carry__3_n_2\ : STD_LOGIC;
  signal \state2_carry__3_n_3\ : STD_LOGIC;
  signal \state2_carry__3_n_4\ : STD_LOGIC;
  signal \state2_carry__3_n_5\ : STD_LOGIC;
  signal \state2_carry__3_n_6\ : STD_LOGIC;
  signal \state2_carry__3_n_7\ : STD_LOGIC;
  signal \state2_carry__4_n_0\ : STD_LOGIC;
  signal \state2_carry__4_n_1\ : STD_LOGIC;
  signal \state2_carry__4_n_2\ : STD_LOGIC;
  signal \state2_carry__4_n_3\ : STD_LOGIC;
  signal \state2_carry__4_n_4\ : STD_LOGIC;
  signal \state2_carry__4_n_5\ : STD_LOGIC;
  signal \state2_carry__4_n_6\ : STD_LOGIC;
  signal \state2_carry__4_n_7\ : STD_LOGIC;
  signal \state2_carry__5_n_0\ : STD_LOGIC;
  signal \state2_carry__5_n_1\ : STD_LOGIC;
  signal \state2_carry__5_n_2\ : STD_LOGIC;
  signal \state2_carry__5_n_3\ : STD_LOGIC;
  signal \state2_carry__5_n_4\ : STD_LOGIC;
  signal \state2_carry__5_n_5\ : STD_LOGIC;
  signal \state2_carry__5_n_6\ : STD_LOGIC;
  signal \state2_carry__5_n_7\ : STD_LOGIC;
  signal \state2_carry__6_n_2\ : STD_LOGIC;
  signal \state2_carry__6_n_3\ : STD_LOGIC;
  signal \state2_carry__6_n_5\ : STD_LOGIC;
  signal \state2_carry__6_n_6\ : STD_LOGIC;
  signal \state2_carry__6_n_7\ : STD_LOGIC;
  signal state2_carry_n_0 : STD_LOGIC;
  signal state2_carry_n_1 : STD_LOGIC;
  signal state2_carry_n_2 : STD_LOGIC;
  signal state2_carry_n_3 : STD_LOGIC;
  signal state2_carry_n_4 : STD_LOGIC;
  signal state2_carry_n_5 : STD_LOGIC;
  signal state2_carry_n_6 : STD_LOGIC;
  signal state2_carry_n_7 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_amplitude0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_amplitude0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[0]_i_14__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[0]_i_14__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[28]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4__10\ : label is "soft_lutpair118";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute SOFT_HLUTNM of \amplitude[0]_i_2__10\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \amplitude[0]_i_3__10\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \amplitude[1]_i_2__10\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \amplitude[2]_i_1__10\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \amplitude[2]_i_3__10\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \amplitude[3]_i_2__10\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \amplitude[5]_i_2__10\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \amplitude[5]_i_4__10\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \amplitude[7]_i_10__10\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \amplitude[7]_i_4__10\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \amplitude[7]_i_5__10\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \amplitude[7]_i_7__10\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \amplitude[7]_i_9__10\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \count[0]_i_1__10\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \count[10]_i_1__10\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \count[11]_i_1__10\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count[12]_i_1__10\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \count[13]_i_1__10\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \count[14]_i_1__10\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \count[15]_i_1__10\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \count[16]_i_1__10\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \count[17]_i_1__10\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \count[18]_i_1__10\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \count[19]_i_1__10\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \count[1]_i_1__10\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \count[20]_i_1__10\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \count[21]_i_1__10\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \count[22]_i_1__10\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \count[23]_i_1__10\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \count[24]_i_1__10\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \count[25]_i_1__10\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \count[26]_i_1__10\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \count[27]_i_1__10\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \count[28]_i_1__10\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \count[29]_i_1__10\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \count[2]_i_1__10\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \count[30]_i_1__10\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \count[31]_i_2__10\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \count[3]_i_1__10\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \count[4]_i_1__10\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \count[5]_i_1__10\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \count[6]_i_1__10\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \count[7]_i_1__10\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \count[8]_i_1__10\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \count[9]_i_1__10\ : label is "soft_lutpair132";
begin
  SR(0) <= \^sr\(0);
  prevState_reg_0 <= \^prevstate_reg_0\;
\FSM_sequential_state[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77700805555A0AA"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__10_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__10_n_0\,
      O => \FSM_sequential_state[0]_i_1__10_n_0\
    );
\FSM_sequential_state[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF00FFA0F500"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__10_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__10_n_0\,
      O => \FSM_sequential_state[1]_i_1__10_n_0\
    );
\FSM_sequential_state[1]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_4__10_n_0\,
      I1 => \FSM_sequential_state[1]_i_5__10_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude_reg_n_0_[6]\,
      I4 => \amplitude_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_2__10_n_0\
    );
\FSM_sequential_state[1]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4500FFFF"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \FSM_sequential_state[1]_i_6__10_n_0\,
      I2 => \state1_inferred__0/i__carry__1_n_1\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_3__10_n_0\
    );
\FSM_sequential_state[1]_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_0\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      O => \FSM_sequential_state[1]_i_4__10_n_0\
    );
\FSM_sequential_state[1]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \state1_carry__1_n_1\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[5]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_5__10_n_0\
    );
\FSM_sequential_state[1]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_7__10_n_0\,
      I1 => \FSM_sequential_state[1]_i_8__10_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude0_carry__1_0\(23),
      I4 => \amplitude_reg_n_0_[6]\,
      I5 => \amplitude0_carry__1_0\(22),
      O => \FSM_sequential_state[1]_i_6__10_n_0\
    );
\FSM_sequential_state[1]_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(16),
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude0_carry__1_0\(17),
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude0_carry__1_0\(18),
      O => \FSM_sequential_state[1]_i_7__10_n_0\
    );
\FSM_sequential_state[1]_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(19),
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[4]\,
      I3 => \amplitude0_carry__1_0\(20),
      I4 => \amplitude_reg_n_0_[5]\,
      I5 => \amplitude0_carry__1_0\(21),
      O => \FSM_sequential_state[1]_i_8__10_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__10_n_0\,
      Q => \state__0\(0),
      R => \^sr\(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__10_n_0\,
      Q => \state__0\(1),
      R => \^sr\(0)
    );
amplitude0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => amplitude0_carry_n_0,
      CO(2) => amplitude0_carry_n_1,
      CO(1) => amplitude0_carry_n_2,
      CO(0) => amplitude0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_amplitude0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \amplitude0_carry_i_1__10_n_0\,
      S(2) => \amplitude0_carry_i_2__10_n_0\,
      S(1) => \amplitude0_carry_i_3__10_n_0\,
      S(0) => \amplitude0_carry_i_4__10_n_0\
    );
\amplitude0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => amplitude0_carry_n_0,
      CO(3) => \amplitude0_carry__0_n_0\,
      CO(2) => \amplitude0_carry__0_n_1\,
      CO(1) => \amplitude0_carry__0_n_2\,
      CO(0) => \amplitude0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \amplitude0_carry__0_i_1__10_n_0\,
      S(2) => \amplitude0_carry__0_i_2__10_n_0\,
      S(1) => \amplitude0_carry__0_i_3__10_n_0\,
      S(0) => \amplitude0_carry__0_i_4__10_n_0\
    );
\amplitude0_carry__0_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \state2_carry__4_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_7\,
      O => \amplitude0_carry__0_i_1__10_n_0\
    );
\amplitude0_carry__0_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \state2_carry__3_n_4\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__3_n_6\,
      O => \amplitude0_carry__0_i_2__10_n_0\
    );
\amplitude0_carry__0_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \state2_carry__3_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__2_n_5\,
      O => \amplitude0_carry__0_i_3__10_n_0\
    );
\amplitude0_carry__0_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \state2_carry__2_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_4\,
      O => \amplitude0_carry__0_i_4__10_n_0\
    );
\amplitude0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \amplitude0_carry__0_n_0\,
      CO(3) => \NLW_amplitude0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => data0,
      CO(1) => \amplitude0_carry__1_n_2\,
      CO(0) => \amplitude0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \amplitude0_carry__1_i_1__10_n_0\,
      S(1) => \amplitude0_carry__1_i_2__10_n_0\,
      S(0) => \amplitude0_carry__1_i_3__10_n_0\
    );
\amplitude0_carry__1_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(31),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \amplitude0_carry__1_i_1__10_n_0\
    );
\amplitude0_carry__1_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \state2_carry__6_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__5_n_5\,
      O => \amplitude0_carry__1_i_2__10_n_0\
    );
\amplitude0_carry__1_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \state2_carry__5_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_4\,
      O => \amplitude0_carry__1_i_3__10_n_0\
    );
\amplitude0_carry_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \state2_carry__1_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_7\,
      O => \amplitude0_carry_i_1__10_n_0\
    );
\amplitude0_carry_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(30),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(31),
      I4 => \state2_carry__0_n_4\,
      O => \amplitude0_carry_i_2__10_n_0\
    );
\amplitude0_carry_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(29),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(28),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(27),
      O => \amplitude0_carry_i_3__10_n_0\
    );
\amplitude0_carry_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(26),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(24),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(25),
      O => \amplitude0_carry_i_4__10_n_0\
    );
\amplitude[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FB00FB00BB00FB"
    )
        port map (
      I0 => \amplitude[0]_i_2__10_n_0\,
      I1 => \amplitude[0]_i_3__10_n_0\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg[4]_0\,
      I5 => \amplitude0_carry__1_0\(16),
      O => amplitude0_in(0)
    );
\amplitude[0]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_1\,
      O => \amplitude[0]_i_2__10_n_0\
    );
\amplitude[0]_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \amplitude[0]_i_3__10_n_0\
    );
\amplitude[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFCFEEEFCFCEE"
    )
        port map (
      I0 => \amplitude[3]_i_2__10_n_0\,
      I1 => \amplitude[1]_i_2__10_n_0\,
      I2 => \amplitude[7]_i_7__10_n_0\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \count_reg[0]_0\,
      O => amplitude0_in(1)
    );
\amplitude[1]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \amplitude0_carry__1_0\(17),
      I2 => \state__0\(1),
      O => \amplitude[1]_i_2__10_n_0\
    );
\amplitude[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA900"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude[3]_i_2__10_n_0\,
      I4 => \amplitude[2]_i_2__10_n_0\,
      O => amplitude0_in(2)
    );
\amplitude[2]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[2]_i_3__10_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(18),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[2]_i_2__10_n_0\
    );
\amplitude[2]_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      O => \amplitude[2]_i_3__10_n_0\
    );
\amplitude[3]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[1]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude[3]_i_2__10_n_0\,
      I5 => \amplitude[3]_i_3__10_n_0\,
      O => amplitude0_in(3)
    );
\amplitude[3]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F11"
    )
        port map (
      I0 => \count_reg[0]_1\,
      I1 => \state__0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state__0\(1),
      O => \amplitude[3]_i_2__10_n_0\
    );
\amplitude[3]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[3]_i_4__10_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(19),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[3]_i_3__10_n_0\
    );
\amplitude[3]_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[3]_i_4__10_n_0\
    );
\amplitude[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAFFEAAA"
    )
        port map (
      I0 => \amplitude[4]_i_2__10_n_0\,
      I1 => \amplitude_reg[4]_0\,
      I2 => \amplitude0_carry__1_0\(20),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \amplitude[4]_i_3__9_n_0\,
      O => amplitude0_in(4)
    );
\amplitude[4]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \amplitude[3]_i_2__10_n_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_2__10_n_0\
    );
\amplitude[4]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000015555555"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_3__9_n_0\
    );
\amplitude[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F900"
    )
        port map (
      I0 => \amplitude[5]_i_2__10_n_0\,
      I1 => \amplitude_reg_n_0_[5]\,
      I2 => \count_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[5]_i_3__10_n_0\,
      O => amplitude0_in(5)
    );
\amplitude[5]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[5]_i_2__10_n_0\
    );
\amplitude[5]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude[5]_i_4__10_n_0\,
      I2 => \amplitude[3]_i_2__10_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(21),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[5]_i_3__10_n_0\
    );
\amplitude[5]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[3]\,
      O => \amplitude[5]_i_4__10_n_0\
    );
\amplitude[6]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BE00"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude[7]_i_6__10_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[6]_i_2__10_n_0\,
      O => amplitude0_in(6)
    );
\amplitude[6]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__10_n_0\,
      I2 => \amplitude[3]_i_2__10_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(22),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[6]_i_2__10_n_0\
    );
\amplitude[6]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[6]_i_3__10_n_0\
    );
\amplitude[7]_i_10__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__10_n_0\,
      O => \amplitude[7]_i_10__10_n_0\
    );
\amplitude[7]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008AAA8A"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \amplitude[7]_i_3__10_n_0\,
      I2 => \amplitude[7]_i_4__10_n_0\,
      I3 => \state__0\(0),
      I4 => \amplitude[7]_i_5__10_n_0\,
      O => \amplitude[7]_i_1__10_n_0\
    );
\amplitude[7]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007800"
    )
        port map (
      I0 => \amplitude[7]_i_6__10_n_0\,
      I1 => \amplitude_reg_n_0_[6]\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude[7]_i_7__10_n_0\,
      I4 => \count_reg[0]_0\,
      I5 => \amplitude[7]_i_8__9_n_0\,
      O => amplitude0_in(7)
    );
\amplitude[7]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \amplitude[7]_i_9__10_n_0\,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => data0,
      I4 => \count_reg[0]_1\,
      O => \amplitude[7]_i_3__10_n_0\
    );
\amplitude[7]_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state1_inferred__0/i__carry__1_n_1\,
      O => \amplitude[7]_i_4__10_n_0\
    );
\amplitude[7]_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state1_carry__1_n_1\,
      I3 => \count_reg[0]_0\,
      O => \amplitude[7]_i_5__10_n_0\
    );
\amplitude[7]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[7]_i_6__10_n_0\
    );
\amplitude[7]_i_7__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \amplitude[7]_i_7__10_n_0\
    );
\amplitude[7]_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \amplitude0_carry__1_0\(23),
      I2 => \amplitude_reg[4]_0\,
      I3 => \amplitude_reg_n_0_[7]\,
      I4 => \amplitude[7]_i_10__10_n_0\,
      I5 => \amplitude[3]_i_2__10_n_0\,
      O => \amplitude[7]_i_8__9_n_0\
    );
\amplitude[7]_i_9__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \amplitude_reg_n_0_[7]\,
      I1 => \amplitude[6]_i_3__10_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      O => \amplitude[7]_i_9__10_n_0\
    );
\amplitude_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__10_n_0\,
      D => amplitude0_in(0),
      Q => \amplitude_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\amplitude_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__10_n_0\,
      D => amplitude0_in(1),
      Q => \amplitude_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\amplitude_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__10_n_0\,
      D => amplitude0_in(2),
      Q => \amplitude_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\amplitude_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__10_n_0\,
      D => amplitude0_in(3),
      Q => \amplitude_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\amplitude_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__10_n_0\,
      D => amplitude0_in(4),
      Q => \amplitude_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\amplitude_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__10_n_0\,
      D => amplitude0_in(5),
      Q => \amplitude_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\amplitude_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__10_n_0\,
      D => amplitude0_in(6),
      Q => \amplitude_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\amplitude_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__10_n_0\,
      D => amplitude0_in(7),
      Q => \amplitude_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\count[0]_i_10__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(30),
      I1 => p_0_in(31),
      O => \count[0]_i_10__10_n_0\
    );
\count[0]_i_11__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => count_reg(0),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => p_0_in(5),
      O => \count[0]_i_11__10_n_0\
    );
\count[0]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(0)
    );
\count[0]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \count0__0\,
      I1 => nextSample,
      I2 => \^prevstate_reg_0\,
      I3 => s_axi_aresetn,
      O => \count[0]_i_1__22_n_0\
    );
\count[0]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count[0]_i_6__10_n_0\,
      I1 => \count[0]_i_7__10_n_0\,
      I2 => \count[0]_i_8__10_n_0\,
      I3 => \count[0]_i_9__10_n_0\,
      I4 => \count[0]_i_10__10_n_0\,
      I5 => \count[0]_i_11__10_n_0\,
      O => \count0__0\
    );
\count[0]_i_5__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => p_0_in(0)
    );
\count[0]_i_6__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_0_in(25),
      I2 => p_0_in(26),
      I3 => p_0_in(27),
      I4 => p_0_in(28),
      I5 => p_0_in(29),
      O => \count[0]_i_6__10_n_0\
    );
\count[0]_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_0_in(9),
      I4 => p_0_in(10),
      I5 => p_0_in(11),
      O => \count[0]_i_7__10_n_0\
    );
\count[0]_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_0_in(19),
      I2 => p_0_in(20),
      I3 => p_0_in(21),
      I4 => p_0_in(22),
      I5 => p_0_in(23),
      O => \count[0]_i_8__10_n_0\
    );
\count[0]_i_9__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      I4 => p_0_in(16),
      I5 => p_0_in(17),
      O => \count[0]_i_9__10_n_0\
    );
\count[10]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(10)
    );
\count[11]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_5\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(11)
    );
\count[12]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_4\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(12)
    );
\count[13]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(13)
    );
\count[14]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_6\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(14)
    );
\count[15]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_5\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(15)
    );
\count[16]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(16)
    );
\count[17]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_7\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(17)
    );
\count[18]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_6\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(18)
    );
\count[19]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(19)
    );
\count[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_7,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(1)
    );
\count[20]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_4\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(20)
    );
\count[21]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_7\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(21)
    );
\count[22]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(22)
    );
\count[23]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_5\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(23)
    );
\count[24]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_4\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(24)
    );
\count[25]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(25)
    );
\count[26]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_6\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(26)
    );
\count[27]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_5\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(27)
    );
\count[28]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(28)
    );
\count[29]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_7\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(29)
    );
\count[2]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(2)
    );
\count[30]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_6\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(30)
    );
\count[31]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \count[31]_i_3__10_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \count_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[1]_0\(0),
      O => \count[31]_i_1__10_n_0\
    );
\count[31]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_5\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(31)
    );
\count[31]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0202"
    )
        port map (
      I0 => \amplitude[7]_i_9__10_n_0\,
      I1 => \count_reg[0]_1\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg[4]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\(0),
      I5 => \state__0\(0),
      O => \count[31]_i_3__10_n_0\
    );
\count[31]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF0FE0F0E000E"
    )
        port map (
      I0 => data0,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state1_carry__1_n_1\,
      I5 => \state1_inferred__0/i__carry__1_n_1\,
      O => \count[31]_i_4__10_n_0\
    );
\count[3]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_5,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(3)
    );
\count[4]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_4,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(4)
    );
\count[5]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(5)
    );
\count[6]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_6\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(6)
    );
\count[7]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_5\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(7)
    );
\count[8]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_4\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(8)
    );
\count[9]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_7\,
      I1 => \count[31]_i_4__10_n_0\,
      O => count(9)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(0),
      Q => \count_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\count_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[0]_i_3__10_n_7\,
      Q => count_reg(0),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[0]_i_12__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_17__10_n_0\,
      CO(3) => \count_reg[0]_i_12__10_n_0\,
      CO(2) => \count_reg[0]_i_12__10_n_1\,
      CO(1) => \count_reg[0]_i_12__10_n_2\,
      CO(0) => \count_reg[0]_i_12__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(24 downto 21),
      S(3 downto 0) => count_reg(24 downto 21)
    );
\count_reg[0]_i_13__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_12__10_n_0\,
      CO(3) => \count_reg[0]_i_13__10_n_0\,
      CO(2) => \count_reg[0]_i_13__10_n_1\,
      CO(1) => \count_reg[0]_i_13__10_n_2\,
      CO(0) => \count_reg[0]_i_13__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(28 downto 25),
      S(3 downto 0) => count_reg(28 downto 25)
    );
\count_reg[0]_i_14__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_13__10_n_0\,
      CO(3 downto 2) => \NLW_count_reg[0]_i_14__10_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_reg[0]_i_14__10_n_2\,
      CO(0) => \count_reg[0]_i_14__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[0]_i_14__10_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => count_reg(31 downto 29)
    );
\count_reg[0]_i_15__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_19__10_n_0\,
      CO(3) => \count_reg[0]_i_15__10_n_0\,
      CO(2) => \count_reg[0]_i_15__10_n_1\,
      CO(1) => \count_reg[0]_i_15__10_n_2\,
      CO(0) => \count_reg[0]_i_15__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3 downto 0) => count_reg(8 downto 5)
    );
\count_reg[0]_i_16__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_15__10_n_0\,
      CO(3) => \count_reg[0]_i_16__10_n_0\,
      CO(2) => \count_reg[0]_i_16__10_n_1\,
      CO(1) => \count_reg[0]_i_16__10_n_2\,
      CO(0) => \count_reg[0]_i_16__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3 downto 0) => count_reg(12 downto 9)
    );
\count_reg[0]_i_17__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_18__10_n_0\,
      CO(3) => \count_reg[0]_i_17__10_n_0\,
      CO(2) => \count_reg[0]_i_17__10_n_1\,
      CO(1) => \count_reg[0]_i_17__10_n_2\,
      CO(0) => \count_reg[0]_i_17__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3 downto 0) => count_reg(20 downto 17)
    );
\count_reg[0]_i_18__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_16__10_n_0\,
      CO(3) => \count_reg[0]_i_18__10_n_0\,
      CO(2) => \count_reg[0]_i_18__10_n_1\,
      CO(1) => \count_reg[0]_i_18__10_n_2\,
      CO(0) => \count_reg[0]_i_18__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3 downto 0) => count_reg(16 downto 13)
    );
\count_reg[0]_i_19__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_19__10_n_0\,
      CO(2) => \count_reg[0]_i_19__10_n_1\,
      CO(1) => \count_reg[0]_i_19__10_n_2\,
      CO(0) => \count_reg[0]_i_19__10_n_3\,
      CYINIT => count_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3 downto 0) => count_reg(4 downto 1)
    );
\count_reg[0]_i_3__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_3__10_n_0\,
      CO(2) => \count_reg[0]_i_3__10_n_1\,
      CO(1) => \count_reg[0]_i_3__10_n_2\,
      CO(0) => \count_reg[0]_i_3__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_3__10_n_4\,
      O(2) => \count_reg[0]_i_3__10_n_5\,
      O(1) => \count_reg[0]_i_3__10_n_6\,
      O(0) => \count_reg[0]_i_3__10_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => p_0_in(0)
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(10),
      Q => \count_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\count_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[8]_i_1__10_n_5\,
      Q => count_reg(10),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(11),
      Q => \count_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\count_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[8]_i_1__10_n_4\,
      Q => count_reg(11),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(12),
      Q => \count_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\count_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[12]_i_1__10_n_7\,
      Q => count_reg(12),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[12]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1__10_n_0\,
      CO(3) => \count_reg[12]_i_1__10_n_0\,
      CO(2) => \count_reg[12]_i_1__10_n_1\,
      CO(1) => \count_reg[12]_i_1__10_n_2\,
      CO(0) => \count_reg[12]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1__10_n_4\,
      O(2) => \count_reg[12]_i_1__10_n_5\,
      O(1) => \count_reg[12]_i_1__10_n_6\,
      O(0) => \count_reg[12]_i_1__10_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(13),
      Q => \count_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\count_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[12]_i_1__10_n_6\,
      Q => count_reg(13),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(14),
      Q => \count_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\count_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[12]_i_1__10_n_5\,
      Q => count_reg(14),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(15),
      Q => \count_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\count_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[12]_i_1__10_n_4\,
      Q => count_reg(15),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(16),
      Q => \count_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\count_reg[16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[16]_i_1__10_n_7\,
      Q => count_reg(16),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[16]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1__10_n_0\,
      CO(3) => \count_reg[16]_i_1__10_n_0\,
      CO(2) => \count_reg[16]_i_1__10_n_1\,
      CO(1) => \count_reg[16]_i_1__10_n_2\,
      CO(0) => \count_reg[16]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1__10_n_4\,
      O(2) => \count_reg[16]_i_1__10_n_5\,
      O(1) => \count_reg[16]_i_1__10_n_6\,
      O(0) => \count_reg[16]_i_1__10_n_7\,
      S(3 downto 0) => count_reg(19 downto 16)
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(17),
      Q => \count_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\count_reg[17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[16]_i_1__10_n_6\,
      Q => count_reg(17),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(18),
      Q => \count_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\count_reg[18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[16]_i_1__10_n_5\,
      Q => count_reg(18),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(19),
      Q => \count_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\count_reg[19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[16]_i_1__10_n_4\,
      Q => count_reg(19),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\count_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[0]_i_3__10_n_6\,
      Q => count_reg(1),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(20),
      Q => \count_reg_n_0_[20]\,
      R => \^sr\(0)
    );
\count_reg[20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[20]_i_1__10_n_7\,
      Q => count_reg(20),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[20]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1__10_n_0\,
      CO(3) => \count_reg[20]_i_1__10_n_0\,
      CO(2) => \count_reg[20]_i_1__10_n_1\,
      CO(1) => \count_reg[20]_i_1__10_n_2\,
      CO(0) => \count_reg[20]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[20]_i_1__10_n_4\,
      O(2) => \count_reg[20]_i_1__10_n_5\,
      O(1) => \count_reg[20]_i_1__10_n_6\,
      O(0) => \count_reg[20]_i_1__10_n_7\,
      S(3 downto 0) => count_reg(23 downto 20)
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(21),
      Q => \count_reg_n_0_[21]\,
      R => \^sr\(0)
    );
\count_reg[21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[20]_i_1__10_n_6\,
      Q => count_reg(21),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(22),
      Q => \count_reg_n_0_[22]\,
      R => \^sr\(0)
    );
\count_reg[22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[20]_i_1__10_n_5\,
      Q => count_reg(22),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(23),
      Q => \count_reg_n_0_[23]\,
      R => \^sr\(0)
    );
\count_reg[23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[20]_i_1__10_n_4\,
      Q => count_reg(23),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(24),
      Q => \count_reg_n_0_[24]\,
      R => \^sr\(0)
    );
\count_reg[24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[24]_i_1__10_n_7\,
      Q => count_reg(24),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[24]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1__10_n_0\,
      CO(3) => \count_reg[24]_i_1__10_n_0\,
      CO(2) => \count_reg[24]_i_1__10_n_1\,
      CO(1) => \count_reg[24]_i_1__10_n_2\,
      CO(0) => \count_reg[24]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[24]_i_1__10_n_4\,
      O(2) => \count_reg[24]_i_1__10_n_5\,
      O(1) => \count_reg[24]_i_1__10_n_6\,
      O(0) => \count_reg[24]_i_1__10_n_7\,
      S(3 downto 0) => count_reg(27 downto 24)
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(25),
      Q => \count_reg_n_0_[25]\,
      R => \^sr\(0)
    );
\count_reg[25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[24]_i_1__10_n_6\,
      Q => count_reg(25),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(26),
      Q => \count_reg_n_0_[26]\,
      R => \^sr\(0)
    );
\count_reg[26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[24]_i_1__10_n_5\,
      Q => count_reg(26),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(27),
      Q => \count_reg_n_0_[27]\,
      R => \^sr\(0)
    );
\count_reg[27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[24]_i_1__10_n_4\,
      Q => count_reg(27),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(28),
      Q => \count_reg_n_0_[28]\,
      R => \^sr\(0)
    );
\count_reg[28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[28]_i_1__10_n_7\,
      Q => count_reg(28),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[28]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1__10_n_0\,
      CO(3) => \NLW_count_reg[28]_i_1__10_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[28]_i_1__10_n_1\,
      CO(1) => \count_reg[28]_i_1__10_n_2\,
      CO(0) => \count_reg[28]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[28]_i_1__10_n_4\,
      O(2) => \count_reg[28]_i_1__10_n_5\,
      O(1) => \count_reg[28]_i_1__10_n_6\,
      O(0) => \count_reg[28]_i_1__10_n_7\,
      S(3 downto 0) => count_reg(31 downto 28)
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(29),
      Q => \count_reg_n_0_[29]\,
      R => \^sr\(0)
    );
\count_reg[29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[28]_i_1__10_n_6\,
      Q => count_reg(29),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(2),
      Q => \count_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\count_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[0]_i_3__10_n_5\,
      Q => count_reg(2),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(30),
      Q => \count_reg_n_0_[30]\,
      R => \^sr\(0)
    );
\count_reg[30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[28]_i_1__10_n_5\,
      Q => count_reg(30),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(31),
      Q => \count_reg_n_0_[31]\,
      R => \^sr\(0)
    );
\count_reg[31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[28]_i_1__10_n_4\,
      Q => count_reg(31),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(3),
      Q => \count_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\count_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[0]_i_3__10_n_4\,
      Q => count_reg(3),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(4),
      Q => \count_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\count_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[4]_i_1__10_n_7\,
      Q => count_reg(4),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[4]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_3__10_n_0\,
      CO(3) => \count_reg[4]_i_1__10_n_0\,
      CO(2) => \count_reg[4]_i_1__10_n_1\,
      CO(1) => \count_reg[4]_i_1__10_n_2\,
      CO(0) => \count_reg[4]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1__10_n_4\,
      O(2) => \count_reg[4]_i_1__10_n_5\,
      O(1) => \count_reg[4]_i_1__10_n_6\,
      O(0) => \count_reg[4]_i_1__10_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(5),
      Q => \count_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\count_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[4]_i_1__10_n_6\,
      Q => count_reg(5),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(6),
      Q => \count_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\count_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[4]_i_1__10_n_5\,
      Q => count_reg(6),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(7),
      Q => \count_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\count_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[4]_i_1__10_n_4\,
      Q => count_reg(7),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(8),
      Q => \count_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\count_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[8]_i_1__10_n_7\,
      Q => count_reg(8),
      R => \count[0]_i_1__22_n_0\
    );
\count_reg[8]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1__10_n_0\,
      CO(3) => \count_reg[8]_i_1__10_n_0\,
      CO(2) => \count_reg[8]_i_1__10_n_1\,
      CO(1) => \count_reg[8]_i_1__10_n_2\,
      CO(0) => \count_reg[8]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1__10_n_4\,
      O(2) => \count_reg[8]_i_1__10_n_5\,
      O(1) => \count_reg[8]_i_1__10_n_6\,
      O(0) => \count_reg[8]_i_1__10_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__10_n_0\,
      D => count(9),
      Q => \count_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\count_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_10,
      D => \count_reg[8]_i_1__10_n_6\,
      Q => count_reg(9),
      R => \count[0]_i_1__22_n_0\
    );
\i__carry__0_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \i__carry__0_i_1__10_n_0\
    );
\i__carry__0_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \i__carry__0_i_2__10_n_0\
    );
\i__carry__0_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \i__carry__0_i_3__10_n_0\
    );
\i__carry__0_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \i__carry__0_i_4__10_n_0\
    );
\i__carry__1_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \i__carry__1_i_1__10_n_0\
    );
\i__carry__1_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \i__carry__1_i_2__10_n_0\
    );
\i__carry__1_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \i__carry__1_i_3__10_n_0\
    );
\i__carry_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \i__carry_i_1__10_n_0\
    );
\i__carry_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(14),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(15),
      I4 => \state2_carry__0_n_4\,
      O => \i__carry_i_2__10_n_0\
    );
\i__carry_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \amplitude0_carry__1_0\(13),
      I2 => state2_carry_n_5,
      I3 => \amplitude0_carry__1_0\(11),
      I4 => \amplitude0_carry__1_0\(12),
      I5 => state2_carry_n_4,
      O => \i__carry_i_3__10_n_0\
    );
\i__carry_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \amplitude0_carry__1_0\(10),
      I2 => \count_reg_n_0_[0]\,
      I3 => \amplitude0_carry__1_0\(8),
      I4 => \amplitude0_carry__1_0\(9),
      I5 => state2_carry_n_7,
      O => \i__carry_i_4__10_n_0\
    );
multipy_signal: entity work.skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_50
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      P(15 downto 0) => P(15 downto 0),
      Q(7) => \amplitude_reg_n_0_[7]\,
      Q(6) => \amplitude_reg_n_0_[6]\,
      Q(5) => \amplitude_reg_n_0_[5]\,
      Q(4) => \amplitude_reg_n_0_[4]\,
      Q(3) => \amplitude_reg_n_0_[3]\,
      Q(2) => \amplitude_reg_n_0_[2]\,
      Q(1) => \amplitude_reg_n_0_[1]\,
      Q(0) => \amplitude_reg_n_0_[0]\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => \^sr\(0)
    );
\nextIncSig_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3020"
    )
        port map (
      I0 => \count0__0\,
      I1 => \^prevstate_reg_0\,
      I2 => nextSample,
      I3 => nextIncSig_reg_n_0,
      O => \nextIncSig_i_1__10_n_0\
    );
nextIncSig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nextIncSig_i_1__10_n_0\,
      Q => nextIncSig_reg_n_0,
      R => \^sr\(0)
    );
prevState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prevState_reg_1,
      Q => \^prevstate_reg_0\,
      R => '0'
    );
state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state1_carry_n_0,
      CO(2) => state1_carry_n_1,
      CO(1) => state1_carry_n_2,
      CO(0) => state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \state1_carry_i_1__10_n_0\,
      S(2) => \state1_carry_i_2__10_n_0\,
      S(1) => \state1_carry_i_3__10_n_0\,
      S(0) => \state1_carry_i_4__10_n_0\
    );
\state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state1_carry_n_0,
      CO(3) => \state1_carry__0_n_0\,
      CO(2) => \state1_carry__0_n_1\,
      CO(1) => \state1_carry__0_n_2\,
      CO(0) => \state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state1_carry__0_i_1__10_n_0\,
      S(2) => \state1_carry__0_i_2__10_n_0\,
      S(1) => \state1_carry__0_i_3__10_n_0\,
      S(0) => \state1_carry__0_i_4__10_n_0\
    );
\state1_carry__0_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \state1_carry__0_i_1__10_n_0\
    );
\state1_carry__0_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \state1_carry__0_i_2__10_n_0\
    );
\state1_carry__0_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \state1_carry__0_i_3__10_n_0\
    );
\state1_carry__0_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \state1_carry__0_i_4__10_n_0\
    );
\state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_carry__0_n_0\,
      CO(3) => \NLW_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_carry__1_n_1\,
      CO(1) => \state1_carry__1_n_2\,
      CO(0) => \state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state1_carry__1_i_1__10_n_0\,
      S(1) => \state1_carry__1_i_2__10_n_0\,
      S(0) => \state1_carry__1_i_3__10_n_0\
    );
\state1_carry__1_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \state1_carry__1_i_1__10_n_0\
    );
\state1_carry__1_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \state1_carry__1_i_2__10_n_0\
    );
\state1_carry__1_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \state1_carry__1_i_3__10_n_0\
    );
\state1_carry_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \state1_carry_i_1__10_n_0\
    );
\state1_carry_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(6),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(7),
      I4 => \state2_carry__0_n_4\,
      O => \state1_carry_i_2__10_n_0\
    );
\state1_carry_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(5),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(4),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(3),
      O => \state1_carry_i_3__10_n_0\
    );
\state1_carry_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(2),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(0),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(1),
      O => \state1_carry_i_4__10_n_0\
    );
\state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__0/i__carry_n_0\,
      CO(2) => \state1_inferred__0/i__carry_n_1\,
      CO(1) => \state1_inferred__0/i__carry_n_2\,
      CO(0) => \state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__10_n_0\,
      S(2) => \i__carry_i_2__10_n_0\,
      S(1) => \i__carry_i_3__10_n_0\,
      S(0) => \i__carry_i_4__10_n_0\
    );
\state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry_n_0\,
      CO(3) => \state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__10_n_0\,
      S(2) => \i__carry__0_i_2__10_n_0\,
      S(1) => \i__carry__0_i_3__10_n_0\,
      S(0) => \i__carry__0_i_4__10_n_0\
    );
\state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_inferred__0/i__carry__1_n_1\,
      CO(1) => \state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__10_n_0\,
      S(1) => \i__carry__1_i_2__10_n_0\,
      S(0) => \i__carry__1_i_3__10_n_0\
    );
state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state2_carry_n_0,
      CO(2) => state2_carry_n_1,
      CO(1) => state2_carry_n_2,
      CO(0) => state2_carry_n_3,
      CYINIT => \count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => state2_carry_n_4,
      O(2) => state2_carry_n_5,
      O(1) => state2_carry_n_6,
      O(0) => state2_carry_n_7,
      S(3) => \count_reg_n_0_[4]\,
      S(2) => \count_reg_n_0_[3]\,
      S(1) => \count_reg_n_0_[2]\,
      S(0) => \count_reg_n_0_[1]\
    );
\state2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state2_carry_n_0,
      CO(3) => \state2_carry__0_n_0\,
      CO(2) => \state2_carry__0_n_1\,
      CO(1) => \state2_carry__0_n_2\,
      CO(0) => \state2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__0_n_4\,
      O(2) => \state2_carry__0_n_5\,
      O(1) => \state2_carry__0_n_6\,
      O(0) => \state2_carry__0_n_7\,
      S(3) => \count_reg_n_0_[8]\,
      S(2) => \count_reg_n_0_[7]\,
      S(1) => \count_reg_n_0_[6]\,
      S(0) => \count_reg_n_0_[5]\
    );
\state2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__0_n_0\,
      CO(3) => \state2_carry__1_n_0\,
      CO(2) => \state2_carry__1_n_1\,
      CO(1) => \state2_carry__1_n_2\,
      CO(0) => \state2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__1_n_4\,
      O(2) => \state2_carry__1_n_5\,
      O(1) => \state2_carry__1_n_6\,
      O(0) => \state2_carry__1_n_7\,
      S(3) => \count_reg_n_0_[12]\,
      S(2) => \count_reg_n_0_[11]\,
      S(1) => \count_reg_n_0_[10]\,
      S(0) => \count_reg_n_0_[9]\
    );
\state2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__1_n_0\,
      CO(3) => \state2_carry__2_n_0\,
      CO(2) => \state2_carry__2_n_1\,
      CO(1) => \state2_carry__2_n_2\,
      CO(0) => \state2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__2_n_4\,
      O(2) => \state2_carry__2_n_5\,
      O(1) => \state2_carry__2_n_6\,
      O(0) => \state2_carry__2_n_7\,
      S(3) => \count_reg_n_0_[16]\,
      S(2) => \count_reg_n_0_[15]\,
      S(1) => \count_reg_n_0_[14]\,
      S(0) => \count_reg_n_0_[13]\
    );
\state2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__2_n_0\,
      CO(3) => \state2_carry__3_n_0\,
      CO(2) => \state2_carry__3_n_1\,
      CO(1) => \state2_carry__3_n_2\,
      CO(0) => \state2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__3_n_4\,
      O(2) => \state2_carry__3_n_5\,
      O(1) => \state2_carry__3_n_6\,
      O(0) => \state2_carry__3_n_7\,
      S(3) => \count_reg_n_0_[20]\,
      S(2) => \count_reg_n_0_[19]\,
      S(1) => \count_reg_n_0_[18]\,
      S(0) => \count_reg_n_0_[17]\
    );
\state2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__3_n_0\,
      CO(3) => \state2_carry__4_n_0\,
      CO(2) => \state2_carry__4_n_1\,
      CO(1) => \state2_carry__4_n_2\,
      CO(0) => \state2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__4_n_4\,
      O(2) => \state2_carry__4_n_5\,
      O(1) => \state2_carry__4_n_6\,
      O(0) => \state2_carry__4_n_7\,
      S(3) => \count_reg_n_0_[24]\,
      S(2) => \count_reg_n_0_[23]\,
      S(1) => \count_reg_n_0_[22]\,
      S(0) => \count_reg_n_0_[21]\
    );
\state2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__4_n_0\,
      CO(3) => \state2_carry__5_n_0\,
      CO(2) => \state2_carry__5_n_1\,
      CO(1) => \state2_carry__5_n_2\,
      CO(0) => \state2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__5_n_4\,
      O(2) => \state2_carry__5_n_5\,
      O(1) => \state2_carry__5_n_6\,
      O(0) => \state2_carry__5_n_7\,
      S(3) => \count_reg_n_0_[28]\,
      S(2) => \count_reg_n_0_[27]\,
      S(1) => \count_reg_n_0_[26]\,
      S(0) => \count_reg_n_0_[25]\
    );
\state2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_state2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state2_carry__6_n_2\,
      CO(0) => \state2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state2_carry__6_O_UNCONNECTED\(3),
      O(2) => \state2_carry__6_n_5\,
      O(1) => \state2_carry__6_n_6\,
      O(0) => \state2_carry__6_n_7\,
      S(3) => '0',
      S(2) => \count_reg_n_0_[31]\,
      S(1) => \count_reg_n_0_[30]\,
      S(0) => \count_reg_n_0_[29]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_adsr_51 is
  port (
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_0 : out STD_LOGIC;
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_1\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_1 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[19]_i_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    count02_out_9 : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \amplitude_reg[4]_0\ : in STD_LOGIC;
    \amplitude0_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_adsr_51 : entity is "adsr";
end skrach_design_skrach_core_0_1_adsr_51;

architecture STRUCTURE of skrach_design_skrach_core_0_1_adsr_51 is
  signal \FSM_sequential_state[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8__9_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_1\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_3\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_1__9_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_2__9_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_3__9_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_3\ : STD_LOGIC;
  signal \amplitude0_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_4__9_n_0\ : STD_LOGIC;
  signal amplitude0_carry_n_0 : STD_LOGIC;
  signal amplitude0_carry_n_1 : STD_LOGIC;
  signal amplitude0_carry_n_2 : STD_LOGIC;
  signal amplitude0_carry_n_3 : STD_LOGIC;
  signal amplitude0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \amplitude[0]_i_2__9_n_0\ : STD_LOGIC;
  signal \amplitude[0]_i_3__9_n_0\ : STD_LOGIC;
  signal \amplitude[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_2__9_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_3__9_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_2__9_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_3__9_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_4__9_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_2__9_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_3__8_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_2__9_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_3__9_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_4__9_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_2__9_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_3__9_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_10__9_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_1__9_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_3__9_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_4__9_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_5__9_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_6__9_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_7__9_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_8__8_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_9__9_n_0\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[0]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[1]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[2]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[3]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[4]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[5]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[6]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[7]\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count0__0\ : STD_LOGIC;
  signal \count[0]_i_10__9_n_0\ : STD_LOGIC;
  signal \count[0]_i_11__9_n_0\ : STD_LOGIC;
  signal \count[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \count[0]_i_6__9_n_0\ : STD_LOGIC;
  signal \count[0]_i_7__9_n_0\ : STD_LOGIC;
  signal \count[0]_i_8__9_n_0\ : STD_LOGIC;
  signal \count[0]_i_9__9_n_0\ : STD_LOGIC;
  signal \count[31]_i_1__9_n_0\ : STD_LOGIC;
  signal \count[31]_i_3__9_n_0\ : STD_LOGIC;
  signal \count[31]_i_4__9_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_reg[0]_i_12__9_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_12__9_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_12__9_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_12__9_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_13__9_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_13__9_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_13__9_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_13__9_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_14__9_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_14__9_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_15__9_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_15__9_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_15__9_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_15__9_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_16__9_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_16__9_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_16__9_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_16__9_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_17__9_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_17__9_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_17__9_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_17__9_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_18__9_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_18__9_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_18__9_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_18__9_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_19__9_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_19__9_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_19__9_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_19__9_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__9_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_3__9_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_3__9_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_3__9_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__9_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_3__9_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_3__9_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_3__9_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1__9_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1__9_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1__9_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1__9_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1__9_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1__9_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1__9_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1__9_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1__9_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1__9_n_1\ : STD_LOGIC;
  signal \count_reg[16]_i_1__9_n_2\ : STD_LOGIC;
  signal \count_reg[16]_i_1__9_n_3\ : STD_LOGIC;
  signal \count_reg[16]_i_1__9_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1__9_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1__9_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1__9_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1__9_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1__9_n_1\ : STD_LOGIC;
  signal \count_reg[20]_i_1__9_n_2\ : STD_LOGIC;
  signal \count_reg[20]_i_1__9_n_3\ : STD_LOGIC;
  signal \count_reg[20]_i_1__9_n_4\ : STD_LOGIC;
  signal \count_reg[20]_i_1__9_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1__9_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1__9_n_7\ : STD_LOGIC;
  signal \count_reg[24]_i_1__9_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1__9_n_1\ : STD_LOGIC;
  signal \count_reg[24]_i_1__9_n_2\ : STD_LOGIC;
  signal \count_reg[24]_i_1__9_n_3\ : STD_LOGIC;
  signal \count_reg[24]_i_1__9_n_4\ : STD_LOGIC;
  signal \count_reg[24]_i_1__9_n_5\ : STD_LOGIC;
  signal \count_reg[24]_i_1__9_n_6\ : STD_LOGIC;
  signal \count_reg[24]_i_1__9_n_7\ : STD_LOGIC;
  signal \count_reg[28]_i_1__9_n_1\ : STD_LOGIC;
  signal \count_reg[28]_i_1__9_n_2\ : STD_LOGIC;
  signal \count_reg[28]_i_1__9_n_3\ : STD_LOGIC;
  signal \count_reg[28]_i_1__9_n_4\ : STD_LOGIC;
  signal \count_reg[28]_i_1__9_n_5\ : STD_LOGIC;
  signal \count_reg[28]_i_1__9_n_6\ : STD_LOGIC;
  signal \count_reg[28]_i_1__9_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1__9_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1__9_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1__9_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1__9_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1__9_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1__9_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1__9_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1__9_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1__9_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1__9_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1__9_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1__9_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1__9_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1__9_n_7\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[30]\ : STD_LOGIC;
  signal \count_reg_n_0_[31]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal \i__carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal \nextIncSig_i_1__9_n_0\ : STD_LOGIC;
  signal nextIncSig_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^prevstate_reg_0\ : STD_LOGIC;
  signal \state1_carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_1\ : STD_LOGIC;
  signal \state1_carry__0_n_2\ : STD_LOGIC;
  signal \state1_carry__0_n_3\ : STD_LOGIC;
  signal \state1_carry__1_i_1__9_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_2__9_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_3__9_n_0\ : STD_LOGIC;
  signal \state1_carry__1_n_1\ : STD_LOGIC;
  signal \state1_carry__1_n_2\ : STD_LOGIC;
  signal \state1_carry__1_n_3\ : STD_LOGIC;
  signal \state1_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \state1_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \state1_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \state1_carry_i_4__9_n_0\ : STD_LOGIC;
  signal state1_carry_n_0 : STD_LOGIC;
  signal state1_carry_n_1 : STD_LOGIC;
  signal state1_carry_n_2 : STD_LOGIC;
  signal state1_carry_n_3 : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_0\ : STD_LOGIC;
  signal \state2_carry__0_n_1\ : STD_LOGIC;
  signal \state2_carry__0_n_2\ : STD_LOGIC;
  signal \state2_carry__0_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_4\ : STD_LOGIC;
  signal \state2_carry__0_n_5\ : STD_LOGIC;
  signal \state2_carry__0_n_6\ : STD_LOGIC;
  signal \state2_carry__0_n_7\ : STD_LOGIC;
  signal \state2_carry__1_n_0\ : STD_LOGIC;
  signal \state2_carry__1_n_1\ : STD_LOGIC;
  signal \state2_carry__1_n_2\ : STD_LOGIC;
  signal \state2_carry__1_n_3\ : STD_LOGIC;
  signal \state2_carry__1_n_4\ : STD_LOGIC;
  signal \state2_carry__1_n_5\ : STD_LOGIC;
  signal \state2_carry__1_n_6\ : STD_LOGIC;
  signal \state2_carry__1_n_7\ : STD_LOGIC;
  signal \state2_carry__2_n_0\ : STD_LOGIC;
  signal \state2_carry__2_n_1\ : STD_LOGIC;
  signal \state2_carry__2_n_2\ : STD_LOGIC;
  signal \state2_carry__2_n_3\ : STD_LOGIC;
  signal \state2_carry__2_n_4\ : STD_LOGIC;
  signal \state2_carry__2_n_5\ : STD_LOGIC;
  signal \state2_carry__2_n_6\ : STD_LOGIC;
  signal \state2_carry__2_n_7\ : STD_LOGIC;
  signal \state2_carry__3_n_0\ : STD_LOGIC;
  signal \state2_carry__3_n_1\ : STD_LOGIC;
  signal \state2_carry__3_n_2\ : STD_LOGIC;
  signal \state2_carry__3_n_3\ : STD_LOGIC;
  signal \state2_carry__3_n_4\ : STD_LOGIC;
  signal \state2_carry__3_n_5\ : STD_LOGIC;
  signal \state2_carry__3_n_6\ : STD_LOGIC;
  signal \state2_carry__3_n_7\ : STD_LOGIC;
  signal \state2_carry__4_n_0\ : STD_LOGIC;
  signal \state2_carry__4_n_1\ : STD_LOGIC;
  signal \state2_carry__4_n_2\ : STD_LOGIC;
  signal \state2_carry__4_n_3\ : STD_LOGIC;
  signal \state2_carry__4_n_4\ : STD_LOGIC;
  signal \state2_carry__4_n_5\ : STD_LOGIC;
  signal \state2_carry__4_n_6\ : STD_LOGIC;
  signal \state2_carry__4_n_7\ : STD_LOGIC;
  signal \state2_carry__5_n_0\ : STD_LOGIC;
  signal \state2_carry__5_n_1\ : STD_LOGIC;
  signal \state2_carry__5_n_2\ : STD_LOGIC;
  signal \state2_carry__5_n_3\ : STD_LOGIC;
  signal \state2_carry__5_n_4\ : STD_LOGIC;
  signal \state2_carry__5_n_5\ : STD_LOGIC;
  signal \state2_carry__5_n_6\ : STD_LOGIC;
  signal \state2_carry__5_n_7\ : STD_LOGIC;
  signal \state2_carry__6_n_2\ : STD_LOGIC;
  signal \state2_carry__6_n_3\ : STD_LOGIC;
  signal \state2_carry__6_n_5\ : STD_LOGIC;
  signal \state2_carry__6_n_6\ : STD_LOGIC;
  signal \state2_carry__6_n_7\ : STD_LOGIC;
  signal state2_carry_n_0 : STD_LOGIC;
  signal state2_carry_n_1 : STD_LOGIC;
  signal state2_carry_n_2 : STD_LOGIC;
  signal state2_carry_n_3 : STD_LOGIC;
  signal state2_carry_n_4 : STD_LOGIC;
  signal state2_carry_n_5 : STD_LOGIC;
  signal state2_carry_n_6 : STD_LOGIC;
  signal state2_carry_n_7 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_amplitude0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_amplitude0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[0]_i_14__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[0]_i_14__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[28]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4__9\ : label is "soft_lutpair95";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute SOFT_HLUTNM of \amplitude[0]_i_2__9\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \amplitude[0]_i_3__9\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \amplitude[1]_i_2__9\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \amplitude[2]_i_1__9\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \amplitude[2]_i_3__9\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \amplitude[3]_i_2__9\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \amplitude[5]_i_2__9\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \amplitude[5]_i_4__9\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \amplitude[7]_i_10__9\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \amplitude[7]_i_4__9\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \amplitude[7]_i_5__9\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \amplitude[7]_i_7__9\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \amplitude[7]_i_9__9\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \count[0]_i_1__9\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \count[10]_i_1__9\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \count[11]_i_1__9\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \count[12]_i_1__9\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \count[13]_i_1__9\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \count[14]_i_1__9\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \count[15]_i_1__9\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \count[16]_i_1__9\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \count[17]_i_1__9\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \count[18]_i_1__9\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \count[19]_i_1__9\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count[1]_i_1__9\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \count[20]_i_1__9\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \count[21]_i_1__9\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \count[22]_i_1__9\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \count[23]_i_1__9\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \count[24]_i_1__9\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \count[25]_i_1__9\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \count[26]_i_1__9\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \count[27]_i_1__9\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \count[28]_i_1__9\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \count[29]_i_1__9\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \count[2]_i_1__9\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \count[30]_i_1__9\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \count[31]_i_2__9\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \count[3]_i_1__9\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \count[4]_i_1__9\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \count[5]_i_1__9\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \count[6]_i_1__9\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \count[7]_i_1__9\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \count[8]_i_1__9\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \count[9]_i_1__9\ : label is "soft_lutpair109";
begin
  prevState_reg_0 <= \^prevstate_reg_0\;
\FSM_sequential_state[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77700805555A0AA"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__9_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__9_n_0\,
      O => \FSM_sequential_state[0]_i_1__9_n_0\
    );
\FSM_sequential_state[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF00FFA0F500"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__9_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__9_n_0\,
      O => \FSM_sequential_state[1]_i_1__9_n_0\
    );
\FSM_sequential_state[1]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_4__9_n_0\,
      I1 => \FSM_sequential_state[1]_i_5__9_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude_reg_n_0_[6]\,
      I4 => \amplitude_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_2__9_n_0\
    );
\FSM_sequential_state[1]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4500FFFF"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \FSM_sequential_state[1]_i_6__9_n_0\,
      I2 => \state1_inferred__0/i__carry__1_n_1\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_3__9_n_0\
    );
\FSM_sequential_state[1]_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_0\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      O => \FSM_sequential_state[1]_i_4__9_n_0\
    );
\FSM_sequential_state[1]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \state1_carry__1_n_1\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[5]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_5__9_n_0\
    );
\FSM_sequential_state[1]_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_7__9_n_0\,
      I1 => \FSM_sequential_state[1]_i_8__9_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude0_carry__1_0\(23),
      I4 => \amplitude_reg_n_0_[6]\,
      I5 => \amplitude0_carry__1_0\(22),
      O => \FSM_sequential_state[1]_i_6__9_n_0\
    );
\FSM_sequential_state[1]_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(16),
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude0_carry__1_0\(17),
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude0_carry__1_0\(18),
      O => \FSM_sequential_state[1]_i_7__9_n_0\
    );
\FSM_sequential_state[1]_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(19),
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[4]\,
      I3 => \amplitude0_carry__1_0\(20),
      I4 => \amplitude_reg_n_0_[5]\,
      I5 => \amplitude0_carry__1_0\(21),
      O => \FSM_sequential_state[1]_i_8__9_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__9_n_0\,
      Q => \state__0\(0),
      R => \bl.DSP48E_2_1\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__9_n_0\,
      Q => \state__0\(1),
      R => \bl.DSP48E_2_1\
    );
amplitude0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => amplitude0_carry_n_0,
      CO(2) => amplitude0_carry_n_1,
      CO(1) => amplitude0_carry_n_2,
      CO(0) => amplitude0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_amplitude0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \amplitude0_carry_i_1__9_n_0\,
      S(2) => \amplitude0_carry_i_2__9_n_0\,
      S(1) => \amplitude0_carry_i_3__9_n_0\,
      S(0) => \amplitude0_carry_i_4__9_n_0\
    );
\amplitude0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => amplitude0_carry_n_0,
      CO(3) => \amplitude0_carry__0_n_0\,
      CO(2) => \amplitude0_carry__0_n_1\,
      CO(1) => \amplitude0_carry__0_n_2\,
      CO(0) => \amplitude0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \amplitude0_carry__0_i_1__9_n_0\,
      S(2) => \amplitude0_carry__0_i_2__9_n_0\,
      S(1) => \amplitude0_carry__0_i_3__9_n_0\,
      S(0) => \amplitude0_carry__0_i_4__9_n_0\
    );
\amplitude0_carry__0_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \state2_carry__4_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_7\,
      O => \amplitude0_carry__0_i_1__9_n_0\
    );
\amplitude0_carry__0_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \state2_carry__3_n_4\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__3_n_6\,
      O => \amplitude0_carry__0_i_2__9_n_0\
    );
\amplitude0_carry__0_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \state2_carry__3_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__2_n_5\,
      O => \amplitude0_carry__0_i_3__9_n_0\
    );
\amplitude0_carry__0_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \state2_carry__2_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_4\,
      O => \amplitude0_carry__0_i_4__9_n_0\
    );
\amplitude0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \amplitude0_carry__0_n_0\,
      CO(3) => \NLW_amplitude0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => data0,
      CO(1) => \amplitude0_carry__1_n_2\,
      CO(0) => \amplitude0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \amplitude0_carry__1_i_1__9_n_0\,
      S(1) => \amplitude0_carry__1_i_2__9_n_0\,
      S(0) => \amplitude0_carry__1_i_3__9_n_0\
    );
\amplitude0_carry__1_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(31),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \amplitude0_carry__1_i_1__9_n_0\
    );
\amplitude0_carry__1_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \state2_carry__6_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__5_n_5\,
      O => \amplitude0_carry__1_i_2__9_n_0\
    );
\amplitude0_carry__1_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \state2_carry__5_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_4\,
      O => \amplitude0_carry__1_i_3__9_n_0\
    );
\amplitude0_carry_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \state2_carry__1_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_7\,
      O => \amplitude0_carry_i_1__9_n_0\
    );
\amplitude0_carry_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(30),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(31),
      I4 => \state2_carry__0_n_4\,
      O => \amplitude0_carry_i_2__9_n_0\
    );
\amplitude0_carry_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(29),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(28),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(27),
      O => \amplitude0_carry_i_3__9_n_0\
    );
\amplitude0_carry_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(26),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(24),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(25),
      O => \amplitude0_carry_i_4__9_n_0\
    );
\amplitude[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FB00FB00BB00FB"
    )
        port map (
      I0 => \amplitude[0]_i_2__9_n_0\,
      I1 => \amplitude[0]_i_3__9_n_0\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg[4]_0\,
      I5 => \amplitude0_carry__1_0\(16),
      O => amplitude0_in(0)
    );
\amplitude[0]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_1\,
      O => \amplitude[0]_i_2__9_n_0\
    );
\amplitude[0]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \amplitude[0]_i_3__9_n_0\
    );
\amplitude[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFCFEEEFCFCEE"
    )
        port map (
      I0 => \amplitude[3]_i_2__9_n_0\,
      I1 => \amplitude[1]_i_2__9_n_0\,
      I2 => \amplitude[7]_i_7__9_n_0\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \count_reg[0]_0\,
      O => amplitude0_in(1)
    );
\amplitude[1]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \amplitude0_carry__1_0\(17),
      I2 => \state__0\(1),
      O => \amplitude[1]_i_2__9_n_0\
    );
\amplitude[2]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA900"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude[3]_i_2__9_n_0\,
      I4 => \amplitude[2]_i_2__9_n_0\,
      O => amplitude0_in(2)
    );
\amplitude[2]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[2]_i_3__9_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(18),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[2]_i_2__9_n_0\
    );
\amplitude[2]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      O => \amplitude[2]_i_3__9_n_0\
    );
\amplitude[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[1]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude[3]_i_2__9_n_0\,
      I5 => \amplitude[3]_i_3__9_n_0\,
      O => amplitude0_in(3)
    );
\amplitude[3]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F11"
    )
        port map (
      I0 => \count_reg[0]_1\,
      I1 => \state__0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state__0\(1),
      O => \amplitude[3]_i_2__9_n_0\
    );
\amplitude[3]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[3]_i_4__9_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(19),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[3]_i_3__9_n_0\
    );
\amplitude[3]_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[3]_i_4__9_n_0\
    );
\amplitude[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAFFEAAA"
    )
        port map (
      I0 => \amplitude[4]_i_2__9_n_0\,
      I1 => \amplitude_reg[4]_0\,
      I2 => \amplitude0_carry__1_0\(20),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \amplitude[4]_i_3__8_n_0\,
      O => amplitude0_in(4)
    );
\amplitude[4]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \amplitude[3]_i_2__9_n_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_2__9_n_0\
    );
\amplitude[4]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000015555555"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_3__8_n_0\
    );
\amplitude[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F900"
    )
        port map (
      I0 => \amplitude[5]_i_2__9_n_0\,
      I1 => \amplitude_reg_n_0_[5]\,
      I2 => \count_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[5]_i_3__9_n_0\,
      O => amplitude0_in(5)
    );
\amplitude[5]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[5]_i_2__9_n_0\
    );
\amplitude[5]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude[5]_i_4__9_n_0\,
      I2 => \amplitude[3]_i_2__9_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(21),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[5]_i_3__9_n_0\
    );
\amplitude[5]_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[3]\,
      O => \amplitude[5]_i_4__9_n_0\
    );
\amplitude[6]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BE00"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude[7]_i_6__9_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[6]_i_2__9_n_0\,
      O => amplitude0_in(6)
    );
\amplitude[6]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__9_n_0\,
      I2 => \amplitude[3]_i_2__9_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(22),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[6]_i_2__9_n_0\
    );
\amplitude[6]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[6]_i_3__9_n_0\
    );
\amplitude[7]_i_10__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__9_n_0\,
      O => \amplitude[7]_i_10__9_n_0\
    );
\amplitude[7]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008AAA8A"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \amplitude[7]_i_3__9_n_0\,
      I2 => \amplitude[7]_i_4__9_n_0\,
      I3 => \state__0\(0),
      I4 => \amplitude[7]_i_5__9_n_0\,
      O => \amplitude[7]_i_1__9_n_0\
    );
\amplitude[7]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007800"
    )
        port map (
      I0 => \amplitude[7]_i_6__9_n_0\,
      I1 => \amplitude_reg_n_0_[6]\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude[7]_i_7__9_n_0\,
      I4 => \count_reg[0]_0\,
      I5 => \amplitude[7]_i_8__8_n_0\,
      O => amplitude0_in(7)
    );
\amplitude[7]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \amplitude[7]_i_9__9_n_0\,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => data0,
      I4 => \count_reg[0]_1\,
      O => \amplitude[7]_i_3__9_n_0\
    );
\amplitude[7]_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state1_inferred__0/i__carry__1_n_1\,
      O => \amplitude[7]_i_4__9_n_0\
    );
\amplitude[7]_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state1_carry__1_n_1\,
      I3 => \count_reg[0]_0\,
      O => \amplitude[7]_i_5__9_n_0\
    );
\amplitude[7]_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[7]_i_6__9_n_0\
    );
\amplitude[7]_i_7__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \amplitude[7]_i_7__9_n_0\
    );
\amplitude[7]_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \amplitude0_carry__1_0\(23),
      I2 => \amplitude_reg[4]_0\,
      I3 => \amplitude_reg_n_0_[7]\,
      I4 => \amplitude[7]_i_10__9_n_0\,
      I5 => \amplitude[3]_i_2__9_n_0\,
      O => \amplitude[7]_i_8__8_n_0\
    );
\amplitude[7]_i_9__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \amplitude_reg_n_0_[7]\,
      I1 => \amplitude[6]_i_3__9_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      O => \amplitude[7]_i_9__9_n_0\
    );
\amplitude_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__9_n_0\,
      D => amplitude0_in(0),
      Q => \amplitude_reg_n_0_[0]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__9_n_0\,
      D => amplitude0_in(1),
      Q => \amplitude_reg_n_0_[1]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__9_n_0\,
      D => amplitude0_in(2),
      Q => \amplitude_reg_n_0_[2]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__9_n_0\,
      D => amplitude0_in(3),
      Q => \amplitude_reg_n_0_[3]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__9_n_0\,
      D => amplitude0_in(4),
      Q => \amplitude_reg_n_0_[4]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__9_n_0\,
      D => amplitude0_in(5),
      Q => \amplitude_reg_n_0_[5]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__9_n_0\,
      D => amplitude0_in(6),
      Q => \amplitude_reg_n_0_[6]\,
      R => \bl.DSP48E_2_1\
    );
\amplitude_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__9_n_0\,
      D => amplitude0_in(7),
      Q => \amplitude_reg_n_0_[7]\,
      R => \bl.DSP48E_2_1\
    );
\count[0]_i_10__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(30),
      I1 => p_0_in(31),
      O => \count[0]_i_10__9_n_0\
    );
\count[0]_i_11__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => count_reg(0),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => p_0_in(5),
      O => \count[0]_i_11__9_n_0\
    );
\count[0]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \count0__0\,
      I1 => nextSample,
      I2 => \^prevstate_reg_0\,
      I3 => s_axi_aresetn,
      O => \count[0]_i_1__21_n_0\
    );
\count[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(0)
    );
\count[0]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count[0]_i_6__9_n_0\,
      I1 => \count[0]_i_7__9_n_0\,
      I2 => \count[0]_i_8__9_n_0\,
      I3 => \count[0]_i_9__9_n_0\,
      I4 => \count[0]_i_10__9_n_0\,
      I5 => \count[0]_i_11__9_n_0\,
      O => \count0__0\
    );
\count[0]_i_5__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => p_0_in(0)
    );
\count[0]_i_6__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_0_in(25),
      I2 => p_0_in(26),
      I3 => p_0_in(27),
      I4 => p_0_in(28),
      I5 => p_0_in(29),
      O => \count[0]_i_6__9_n_0\
    );
\count[0]_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_0_in(9),
      I4 => p_0_in(10),
      I5 => p_0_in(11),
      O => \count[0]_i_7__9_n_0\
    );
\count[0]_i_8__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_0_in(19),
      I2 => p_0_in(20),
      I3 => p_0_in(21),
      I4 => p_0_in(22),
      I5 => p_0_in(23),
      O => \count[0]_i_8__9_n_0\
    );
\count[0]_i_9__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      I4 => p_0_in(16),
      I5 => p_0_in(17),
      O => \count[0]_i_9__9_n_0\
    );
\count[10]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(10)
    );
\count[11]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_5\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(11)
    );
\count[12]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_4\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(12)
    );
\count[13]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(13)
    );
\count[14]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_6\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(14)
    );
\count[15]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_5\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(15)
    );
\count[16]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(16)
    );
\count[17]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_7\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(17)
    );
\count[18]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_6\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(18)
    );
\count[19]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(19)
    );
\count[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_7,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(1)
    );
\count[20]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_4\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(20)
    );
\count[21]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_7\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(21)
    );
\count[22]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(22)
    );
\count[23]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_5\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(23)
    );
\count[24]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_4\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(24)
    );
\count[25]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(25)
    );
\count[26]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_6\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(26)
    );
\count[27]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_5\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(27)
    );
\count[28]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(28)
    );
\count[29]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_7\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(29)
    );
\count[2]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(2)
    );
\count[30]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_6\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(30)
    );
\count[31]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \count[31]_i_3__9_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \count_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[1]_0\(0),
      O => \count[31]_i_1__9_n_0\
    );
\count[31]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_5\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(31)
    );
\count[31]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0202"
    )
        port map (
      I0 => \amplitude[7]_i_9__9_n_0\,
      I1 => \count_reg[0]_1\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg[4]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\(0),
      I5 => \state__0\(0),
      O => \count[31]_i_3__9_n_0\
    );
\count[31]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF0FE0F0E000E"
    )
        port map (
      I0 => data0,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state1_carry__1_n_1\,
      I5 => \state1_inferred__0/i__carry__1_n_1\,
      O => \count[31]_i_4__9_n_0\
    );
\count[3]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_5,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(3)
    );
\count[4]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_4,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(4)
    );
\count[5]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(5)
    );
\count[6]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_6\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(6)
    );
\count[7]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_5\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(7)
    );
\count[8]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_4\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(8)
    );
\count[9]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_7\,
      I1 => \count[31]_i_4__9_n_0\,
      O => count(9)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(0),
      Q => \count_reg_n_0_[0]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[0]_i_3__9_n_7\,
      Q => count_reg(0),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[0]_i_12__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_17__9_n_0\,
      CO(3) => \count_reg[0]_i_12__9_n_0\,
      CO(2) => \count_reg[0]_i_12__9_n_1\,
      CO(1) => \count_reg[0]_i_12__9_n_2\,
      CO(0) => \count_reg[0]_i_12__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(24 downto 21),
      S(3 downto 0) => count_reg(24 downto 21)
    );
\count_reg[0]_i_13__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_12__9_n_0\,
      CO(3) => \count_reg[0]_i_13__9_n_0\,
      CO(2) => \count_reg[0]_i_13__9_n_1\,
      CO(1) => \count_reg[0]_i_13__9_n_2\,
      CO(0) => \count_reg[0]_i_13__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(28 downto 25),
      S(3 downto 0) => count_reg(28 downto 25)
    );
\count_reg[0]_i_14__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_13__9_n_0\,
      CO(3 downto 2) => \NLW_count_reg[0]_i_14__9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_reg[0]_i_14__9_n_2\,
      CO(0) => \count_reg[0]_i_14__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[0]_i_14__9_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => count_reg(31 downto 29)
    );
\count_reg[0]_i_15__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_19__9_n_0\,
      CO(3) => \count_reg[0]_i_15__9_n_0\,
      CO(2) => \count_reg[0]_i_15__9_n_1\,
      CO(1) => \count_reg[0]_i_15__9_n_2\,
      CO(0) => \count_reg[0]_i_15__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3 downto 0) => count_reg(8 downto 5)
    );
\count_reg[0]_i_16__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_15__9_n_0\,
      CO(3) => \count_reg[0]_i_16__9_n_0\,
      CO(2) => \count_reg[0]_i_16__9_n_1\,
      CO(1) => \count_reg[0]_i_16__9_n_2\,
      CO(0) => \count_reg[0]_i_16__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3 downto 0) => count_reg(12 downto 9)
    );
\count_reg[0]_i_17__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_18__9_n_0\,
      CO(3) => \count_reg[0]_i_17__9_n_0\,
      CO(2) => \count_reg[0]_i_17__9_n_1\,
      CO(1) => \count_reg[0]_i_17__9_n_2\,
      CO(0) => \count_reg[0]_i_17__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3 downto 0) => count_reg(20 downto 17)
    );
\count_reg[0]_i_18__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_16__9_n_0\,
      CO(3) => \count_reg[0]_i_18__9_n_0\,
      CO(2) => \count_reg[0]_i_18__9_n_1\,
      CO(1) => \count_reg[0]_i_18__9_n_2\,
      CO(0) => \count_reg[0]_i_18__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3 downto 0) => count_reg(16 downto 13)
    );
\count_reg[0]_i_19__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_19__9_n_0\,
      CO(2) => \count_reg[0]_i_19__9_n_1\,
      CO(1) => \count_reg[0]_i_19__9_n_2\,
      CO(0) => \count_reg[0]_i_19__9_n_3\,
      CYINIT => count_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3 downto 0) => count_reg(4 downto 1)
    );
\count_reg[0]_i_3__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_3__9_n_0\,
      CO(2) => \count_reg[0]_i_3__9_n_1\,
      CO(1) => \count_reg[0]_i_3__9_n_2\,
      CO(0) => \count_reg[0]_i_3__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_3__9_n_4\,
      O(2) => \count_reg[0]_i_3__9_n_5\,
      O(1) => \count_reg[0]_i_3__9_n_6\,
      O(0) => \count_reg[0]_i_3__9_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => p_0_in(0)
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(10),
      Q => \count_reg_n_0_[10]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[8]_i_1__9_n_5\,
      Q => count_reg(10),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(11),
      Q => \count_reg_n_0_[11]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[8]_i_1__9_n_4\,
      Q => count_reg(11),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(12),
      Q => \count_reg_n_0_[12]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[12]_i_1__9_n_7\,
      Q => count_reg(12),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[12]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1__9_n_0\,
      CO(3) => \count_reg[12]_i_1__9_n_0\,
      CO(2) => \count_reg[12]_i_1__9_n_1\,
      CO(1) => \count_reg[12]_i_1__9_n_2\,
      CO(0) => \count_reg[12]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1__9_n_4\,
      O(2) => \count_reg[12]_i_1__9_n_5\,
      O(1) => \count_reg[12]_i_1__9_n_6\,
      O(0) => \count_reg[12]_i_1__9_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(13),
      Q => \count_reg_n_0_[13]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[12]_i_1__9_n_6\,
      Q => count_reg(13),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(14),
      Q => \count_reg_n_0_[14]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[12]_i_1__9_n_5\,
      Q => count_reg(14),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(15),
      Q => \count_reg_n_0_[15]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[12]_i_1__9_n_4\,
      Q => count_reg(15),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(16),
      Q => \count_reg_n_0_[16]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[16]_i_1__9_n_7\,
      Q => count_reg(16),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[16]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1__9_n_0\,
      CO(3) => \count_reg[16]_i_1__9_n_0\,
      CO(2) => \count_reg[16]_i_1__9_n_1\,
      CO(1) => \count_reg[16]_i_1__9_n_2\,
      CO(0) => \count_reg[16]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1__9_n_4\,
      O(2) => \count_reg[16]_i_1__9_n_5\,
      O(1) => \count_reg[16]_i_1__9_n_6\,
      O(0) => \count_reg[16]_i_1__9_n_7\,
      S(3 downto 0) => count_reg(19 downto 16)
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(17),
      Q => \count_reg_n_0_[17]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[16]_i_1__9_n_6\,
      Q => count_reg(17),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(18),
      Q => \count_reg_n_0_[18]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[16]_i_1__9_n_5\,
      Q => count_reg(18),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(19),
      Q => \count_reg_n_0_[19]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[16]_i_1__9_n_4\,
      Q => count_reg(19),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[0]_i_3__9_n_6\,
      Q => count_reg(1),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(20),
      Q => \count_reg_n_0_[20]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[20]_i_1__9_n_7\,
      Q => count_reg(20),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[20]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1__9_n_0\,
      CO(3) => \count_reg[20]_i_1__9_n_0\,
      CO(2) => \count_reg[20]_i_1__9_n_1\,
      CO(1) => \count_reg[20]_i_1__9_n_2\,
      CO(0) => \count_reg[20]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[20]_i_1__9_n_4\,
      O(2) => \count_reg[20]_i_1__9_n_5\,
      O(1) => \count_reg[20]_i_1__9_n_6\,
      O(0) => \count_reg[20]_i_1__9_n_7\,
      S(3 downto 0) => count_reg(23 downto 20)
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(21),
      Q => \count_reg_n_0_[21]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[20]_i_1__9_n_6\,
      Q => count_reg(21),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(22),
      Q => \count_reg_n_0_[22]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[20]_i_1__9_n_5\,
      Q => count_reg(22),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(23),
      Q => \count_reg_n_0_[23]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[20]_i_1__9_n_4\,
      Q => count_reg(23),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(24),
      Q => \count_reg_n_0_[24]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[24]_i_1__9_n_7\,
      Q => count_reg(24),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[24]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1__9_n_0\,
      CO(3) => \count_reg[24]_i_1__9_n_0\,
      CO(2) => \count_reg[24]_i_1__9_n_1\,
      CO(1) => \count_reg[24]_i_1__9_n_2\,
      CO(0) => \count_reg[24]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[24]_i_1__9_n_4\,
      O(2) => \count_reg[24]_i_1__9_n_5\,
      O(1) => \count_reg[24]_i_1__9_n_6\,
      O(0) => \count_reg[24]_i_1__9_n_7\,
      S(3 downto 0) => count_reg(27 downto 24)
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(25),
      Q => \count_reg_n_0_[25]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[24]_i_1__9_n_6\,
      Q => count_reg(25),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(26),
      Q => \count_reg_n_0_[26]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[24]_i_1__9_n_5\,
      Q => count_reg(26),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(27),
      Q => \count_reg_n_0_[27]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[24]_i_1__9_n_4\,
      Q => count_reg(27),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(28),
      Q => \count_reg_n_0_[28]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[28]_i_1__9_n_7\,
      Q => count_reg(28),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[28]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1__9_n_0\,
      CO(3) => \NLW_count_reg[28]_i_1__9_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[28]_i_1__9_n_1\,
      CO(1) => \count_reg[28]_i_1__9_n_2\,
      CO(0) => \count_reg[28]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[28]_i_1__9_n_4\,
      O(2) => \count_reg[28]_i_1__9_n_5\,
      O(1) => \count_reg[28]_i_1__9_n_6\,
      O(0) => \count_reg[28]_i_1__9_n_7\,
      S(3 downto 0) => count_reg(31 downto 28)
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(29),
      Q => \count_reg_n_0_[29]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[28]_i_1__9_n_6\,
      Q => count_reg(29),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(2),
      Q => \count_reg_n_0_[2]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[0]_i_3__9_n_5\,
      Q => count_reg(2),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(30),
      Q => \count_reg_n_0_[30]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[28]_i_1__9_n_5\,
      Q => count_reg(30),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(31),
      Q => \count_reg_n_0_[31]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[28]_i_1__9_n_4\,
      Q => count_reg(31),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(3),
      Q => \count_reg_n_0_[3]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[0]_i_3__9_n_4\,
      Q => count_reg(3),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(4),
      Q => \count_reg_n_0_[4]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[4]_i_1__9_n_7\,
      Q => count_reg(4),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[4]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_3__9_n_0\,
      CO(3) => \count_reg[4]_i_1__9_n_0\,
      CO(2) => \count_reg[4]_i_1__9_n_1\,
      CO(1) => \count_reg[4]_i_1__9_n_2\,
      CO(0) => \count_reg[4]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1__9_n_4\,
      O(2) => \count_reg[4]_i_1__9_n_5\,
      O(1) => \count_reg[4]_i_1__9_n_6\,
      O(0) => \count_reg[4]_i_1__9_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(5),
      Q => \count_reg_n_0_[5]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[4]_i_1__9_n_6\,
      Q => count_reg(5),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(6),
      Q => \count_reg_n_0_[6]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[4]_i_1__9_n_5\,
      Q => count_reg(6),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(7),
      Q => \count_reg_n_0_[7]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[4]_i_1__9_n_4\,
      Q => count_reg(7),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(8),
      Q => \count_reg_n_0_[8]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[8]_i_1__9_n_7\,
      Q => count_reg(8),
      R => \count[0]_i_1__21_n_0\
    );
\count_reg[8]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1__9_n_0\,
      CO(3) => \count_reg[8]_i_1__9_n_0\,
      CO(2) => \count_reg[8]_i_1__9_n_1\,
      CO(1) => \count_reg[8]_i_1__9_n_2\,
      CO(0) => \count_reg[8]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1__9_n_4\,
      O(2) => \count_reg[8]_i_1__9_n_5\,
      O(1) => \count_reg[8]_i_1__9_n_6\,
      O(0) => \count_reg[8]_i_1__9_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__9_n_0\,
      D => count(9),
      Q => \count_reg_n_0_[9]\,
      R => \bl.DSP48E_2_1\
    );
\count_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_9,
      D => \count_reg[8]_i_1__9_n_6\,
      Q => count_reg(9),
      R => \count[0]_i_1__21_n_0\
    );
\i__carry__0_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \i__carry__0_i_1__9_n_0\
    );
\i__carry__0_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \i__carry__0_i_2__9_n_0\
    );
\i__carry__0_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \i__carry__0_i_3__9_n_0\
    );
\i__carry__0_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \i__carry__0_i_4__9_n_0\
    );
\i__carry__1_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \i__carry__1_i_1__9_n_0\
    );
\i__carry__1_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \i__carry__1_i_2__9_n_0\
    );
\i__carry__1_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \i__carry__1_i_3__9_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(14),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(15),
      I4 => \state2_carry__0_n_4\,
      O => \i__carry_i_2__9_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \amplitude0_carry__1_0\(13),
      I2 => state2_carry_n_5,
      I3 => \amplitude0_carry__1_0\(11),
      I4 => \amplitude0_carry__1_0\(12),
      I5 => state2_carry_n_4,
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \amplitude0_carry__1_0\(10),
      I2 => \count_reg_n_0_[0]\,
      I3 => \amplitude0_carry__1_0\(8),
      I4 => \amplitude0_carry__1_0\(9),
      I5 => state2_carry_n_7,
      O => \i__carry_i_4__9_n_0\
    );
multipy_signal: entity work.skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_55
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      P(0) => P(0),
      Q(7) => \amplitude_reg_n_0_[7]\,
      Q(6) => \amplitude_reg_n_0_[6]\,
      Q(5) => \amplitude_reg_n_0_[5]\,
      Q(4) => \amplitude_reg_n_0_[4]\,
      Q(3) => \amplitude_reg_n_0_[3]\,
      Q(2) => \amplitude_reg_n_0_[2]\,
      Q(1) => \amplitude_reg_n_0_[1]\,
      Q(0) => \amplitude_reg_n_0_[0]\,
      \bl.DSP48E_2_0\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_1\(0) => \bl.DSP48E_2_0\(0),
      \bl.DSP48E_2_2\ => \bl.DSP48E_2_1\,
      \mixedSigInt_reg[19]_i_9\(0) => \mixedSigInt_reg[19]_i_9\(0),
      s_axi_aclk => s_axi_aclk
    );
\nextIncSig_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3020"
    )
        port map (
      I0 => \count0__0\,
      I1 => \^prevstate_reg_0\,
      I2 => nextSample,
      I3 => nextIncSig_reg_n_0,
      O => \nextIncSig_i_1__9_n_0\
    );
nextIncSig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nextIncSig_i_1__9_n_0\,
      Q => nextIncSig_reg_n_0,
      R => \bl.DSP48E_2_1\
    );
prevState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prevState_reg_1,
      Q => \^prevstate_reg_0\,
      R => '0'
    );
state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state1_carry_n_0,
      CO(2) => state1_carry_n_1,
      CO(1) => state1_carry_n_2,
      CO(0) => state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \state1_carry_i_1__9_n_0\,
      S(2) => \state1_carry_i_2__9_n_0\,
      S(1) => \state1_carry_i_3__9_n_0\,
      S(0) => \state1_carry_i_4__9_n_0\
    );
\state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state1_carry_n_0,
      CO(3) => \state1_carry__0_n_0\,
      CO(2) => \state1_carry__0_n_1\,
      CO(1) => \state1_carry__0_n_2\,
      CO(0) => \state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state1_carry__0_i_1__9_n_0\,
      S(2) => \state1_carry__0_i_2__9_n_0\,
      S(1) => \state1_carry__0_i_3__9_n_0\,
      S(0) => \state1_carry__0_i_4__9_n_0\
    );
\state1_carry__0_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \state1_carry__0_i_1__9_n_0\
    );
\state1_carry__0_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \state1_carry__0_i_2__9_n_0\
    );
\state1_carry__0_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \state1_carry__0_i_3__9_n_0\
    );
\state1_carry__0_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \state1_carry__0_i_4__9_n_0\
    );
\state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_carry__0_n_0\,
      CO(3) => \NLW_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_carry__1_n_1\,
      CO(1) => \state1_carry__1_n_2\,
      CO(0) => \state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state1_carry__1_i_1__9_n_0\,
      S(1) => \state1_carry__1_i_2__9_n_0\,
      S(0) => \state1_carry__1_i_3__9_n_0\
    );
\state1_carry__1_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \state1_carry__1_i_1__9_n_0\
    );
\state1_carry__1_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \state1_carry__1_i_2__9_n_0\
    );
\state1_carry__1_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \state1_carry__1_i_3__9_n_0\
    );
\state1_carry_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \state1_carry_i_1__9_n_0\
    );
\state1_carry_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(6),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(7),
      I4 => \state2_carry__0_n_4\,
      O => \state1_carry_i_2__9_n_0\
    );
\state1_carry_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(5),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(4),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(3),
      O => \state1_carry_i_3__9_n_0\
    );
\state1_carry_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(2),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(0),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(1),
      O => \state1_carry_i_4__9_n_0\
    );
\state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__0/i__carry_n_0\,
      CO(2) => \state1_inferred__0/i__carry_n_1\,
      CO(1) => \state1_inferred__0/i__carry_n_2\,
      CO(0) => \state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__9_n_0\,
      S(2) => \i__carry_i_2__9_n_0\,
      S(1) => \i__carry_i_3__9_n_0\,
      S(0) => \i__carry_i_4__9_n_0\
    );
\state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry_n_0\,
      CO(3) => \state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__9_n_0\,
      S(2) => \i__carry__0_i_2__9_n_0\,
      S(1) => \i__carry__0_i_3__9_n_0\,
      S(0) => \i__carry__0_i_4__9_n_0\
    );
\state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_inferred__0/i__carry__1_n_1\,
      CO(1) => \state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__9_n_0\,
      S(1) => \i__carry__1_i_2__9_n_0\,
      S(0) => \i__carry__1_i_3__9_n_0\
    );
state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state2_carry_n_0,
      CO(2) => state2_carry_n_1,
      CO(1) => state2_carry_n_2,
      CO(0) => state2_carry_n_3,
      CYINIT => \count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => state2_carry_n_4,
      O(2) => state2_carry_n_5,
      O(1) => state2_carry_n_6,
      O(0) => state2_carry_n_7,
      S(3) => \count_reg_n_0_[4]\,
      S(2) => \count_reg_n_0_[3]\,
      S(1) => \count_reg_n_0_[2]\,
      S(0) => \count_reg_n_0_[1]\
    );
\state2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state2_carry_n_0,
      CO(3) => \state2_carry__0_n_0\,
      CO(2) => \state2_carry__0_n_1\,
      CO(1) => \state2_carry__0_n_2\,
      CO(0) => \state2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__0_n_4\,
      O(2) => \state2_carry__0_n_5\,
      O(1) => \state2_carry__0_n_6\,
      O(0) => \state2_carry__0_n_7\,
      S(3) => \count_reg_n_0_[8]\,
      S(2) => \count_reg_n_0_[7]\,
      S(1) => \count_reg_n_0_[6]\,
      S(0) => \count_reg_n_0_[5]\
    );
\state2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__0_n_0\,
      CO(3) => \state2_carry__1_n_0\,
      CO(2) => \state2_carry__1_n_1\,
      CO(1) => \state2_carry__1_n_2\,
      CO(0) => \state2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__1_n_4\,
      O(2) => \state2_carry__1_n_5\,
      O(1) => \state2_carry__1_n_6\,
      O(0) => \state2_carry__1_n_7\,
      S(3) => \count_reg_n_0_[12]\,
      S(2) => \count_reg_n_0_[11]\,
      S(1) => \count_reg_n_0_[10]\,
      S(0) => \count_reg_n_0_[9]\
    );
\state2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__1_n_0\,
      CO(3) => \state2_carry__2_n_0\,
      CO(2) => \state2_carry__2_n_1\,
      CO(1) => \state2_carry__2_n_2\,
      CO(0) => \state2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__2_n_4\,
      O(2) => \state2_carry__2_n_5\,
      O(1) => \state2_carry__2_n_6\,
      O(0) => \state2_carry__2_n_7\,
      S(3) => \count_reg_n_0_[16]\,
      S(2) => \count_reg_n_0_[15]\,
      S(1) => \count_reg_n_0_[14]\,
      S(0) => \count_reg_n_0_[13]\
    );
\state2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__2_n_0\,
      CO(3) => \state2_carry__3_n_0\,
      CO(2) => \state2_carry__3_n_1\,
      CO(1) => \state2_carry__3_n_2\,
      CO(0) => \state2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__3_n_4\,
      O(2) => \state2_carry__3_n_5\,
      O(1) => \state2_carry__3_n_6\,
      O(0) => \state2_carry__3_n_7\,
      S(3) => \count_reg_n_0_[20]\,
      S(2) => \count_reg_n_0_[19]\,
      S(1) => \count_reg_n_0_[18]\,
      S(0) => \count_reg_n_0_[17]\
    );
\state2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__3_n_0\,
      CO(3) => \state2_carry__4_n_0\,
      CO(2) => \state2_carry__4_n_1\,
      CO(1) => \state2_carry__4_n_2\,
      CO(0) => \state2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__4_n_4\,
      O(2) => \state2_carry__4_n_5\,
      O(1) => \state2_carry__4_n_6\,
      O(0) => \state2_carry__4_n_7\,
      S(3) => \count_reg_n_0_[24]\,
      S(2) => \count_reg_n_0_[23]\,
      S(1) => \count_reg_n_0_[22]\,
      S(0) => \count_reg_n_0_[21]\
    );
\state2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__4_n_0\,
      CO(3) => \state2_carry__5_n_0\,
      CO(2) => \state2_carry__5_n_1\,
      CO(1) => \state2_carry__5_n_2\,
      CO(0) => \state2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__5_n_4\,
      O(2) => \state2_carry__5_n_5\,
      O(1) => \state2_carry__5_n_6\,
      O(0) => \state2_carry__5_n_7\,
      S(3) => \count_reg_n_0_[28]\,
      S(2) => \count_reg_n_0_[27]\,
      S(1) => \count_reg_n_0_[26]\,
      S(0) => \count_reg_n_0_[25]\
    );
\state2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_state2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state2_carry__6_n_2\,
      CO(0) => \state2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state2_carry__6_O_UNCONNECTED\(3),
      O(2) => \state2_carry__6_n_5\,
      O(1) => \state2_carry__6_n_6\,
      O(0) => \state2_carry__6_n_7\,
      S(3) => '0',
      S(2) => \count_reg_n_0_[31]\,
      S(1) => \count_reg_n_0_[30]\,
      S(0) => \count_reg_n_0_[29]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_adsr_56 is
  port (
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_0 : out STD_LOGIC;
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bl.DSP48E_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_2\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_1 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \mixedSigInt_reg[19]_i_15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[19]_i_15_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_8 : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \amplitude_reg[4]_0\ : in STD_LOGIC;
    \amplitude0_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_adsr_56 : entity is "adsr";
end skrach_design_skrach_core_0_1_adsr_56;

architecture STRUCTURE of skrach_design_skrach_core_0_1_adsr_56 is
  signal \FSM_sequential_state[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8__8_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_1\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_3\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_3\ : STD_LOGIC;
  signal \amplitude0_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \amplitude0_carry_i_4__8_n_0\ : STD_LOGIC;
  signal amplitude0_carry_n_0 : STD_LOGIC;
  signal amplitude0_carry_n_1 : STD_LOGIC;
  signal amplitude0_carry_n_2 : STD_LOGIC;
  signal amplitude0_carry_n_3 : STD_LOGIC;
  signal amplitude0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \amplitude[0]_i_2__8_n_0\ : STD_LOGIC;
  signal \amplitude[0]_i_3__8_n_0\ : STD_LOGIC;
  signal \amplitude[1]_i_2__8_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_2__8_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_3__8_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_2__8_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_3__8_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_4__8_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_3__7_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_2__8_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_3__8_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_4__8_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_2__8_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_3__8_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_10__8_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_3__8_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_4__8_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_5__8_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_6__8_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_7__8_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_8__7_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_9__8_n_0\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[0]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[1]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[2]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[3]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[4]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[5]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[6]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[7]\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count0__0\ : STD_LOGIC;
  signal \count[0]_i_10__8_n_0\ : STD_LOGIC;
  signal \count[0]_i_11__8_n_0\ : STD_LOGIC;
  signal \count[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \count[0]_i_6__8_n_0\ : STD_LOGIC;
  signal \count[0]_i_7__8_n_0\ : STD_LOGIC;
  signal \count[0]_i_8__8_n_0\ : STD_LOGIC;
  signal \count[0]_i_9__8_n_0\ : STD_LOGIC;
  signal \count[31]_i_1__8_n_0\ : STD_LOGIC;
  signal \count[31]_i_3__8_n_0\ : STD_LOGIC;
  signal \count[31]_i_4__8_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_reg[0]_i_12__8_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_12__8_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_12__8_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_12__8_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_13__8_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_13__8_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_13__8_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_13__8_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_14__8_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_14__8_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_15__8_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_15__8_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_15__8_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_15__8_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_16__8_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_16__8_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_16__8_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_16__8_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_17__8_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_17__8_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_17__8_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_17__8_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_18__8_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_18__8_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_18__8_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_18__8_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_19__8_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_19__8_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_19__8_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_19__8_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__8_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_3__8_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_3__8_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_3__8_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3__8_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_3__8_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_3__8_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_3__8_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1__8_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1__8_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1__8_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1__8_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1__8_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1__8_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1__8_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1__8_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1__8_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1__8_n_1\ : STD_LOGIC;
  signal \count_reg[16]_i_1__8_n_2\ : STD_LOGIC;
  signal \count_reg[16]_i_1__8_n_3\ : STD_LOGIC;
  signal \count_reg[16]_i_1__8_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1__8_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1__8_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1__8_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1__8_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1__8_n_1\ : STD_LOGIC;
  signal \count_reg[20]_i_1__8_n_2\ : STD_LOGIC;
  signal \count_reg[20]_i_1__8_n_3\ : STD_LOGIC;
  signal \count_reg[20]_i_1__8_n_4\ : STD_LOGIC;
  signal \count_reg[20]_i_1__8_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1__8_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1__8_n_7\ : STD_LOGIC;
  signal \count_reg[24]_i_1__8_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1__8_n_1\ : STD_LOGIC;
  signal \count_reg[24]_i_1__8_n_2\ : STD_LOGIC;
  signal \count_reg[24]_i_1__8_n_3\ : STD_LOGIC;
  signal \count_reg[24]_i_1__8_n_4\ : STD_LOGIC;
  signal \count_reg[24]_i_1__8_n_5\ : STD_LOGIC;
  signal \count_reg[24]_i_1__8_n_6\ : STD_LOGIC;
  signal \count_reg[24]_i_1__8_n_7\ : STD_LOGIC;
  signal \count_reg[28]_i_1__8_n_1\ : STD_LOGIC;
  signal \count_reg[28]_i_1__8_n_2\ : STD_LOGIC;
  signal \count_reg[28]_i_1__8_n_3\ : STD_LOGIC;
  signal \count_reg[28]_i_1__8_n_4\ : STD_LOGIC;
  signal \count_reg[28]_i_1__8_n_5\ : STD_LOGIC;
  signal \count_reg[28]_i_1__8_n_6\ : STD_LOGIC;
  signal \count_reg[28]_i_1__8_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1__8_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1__8_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1__8_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1__8_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1__8_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1__8_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1__8_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1__8_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1__8_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1__8_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1__8_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1__8_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1__8_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1__8_n_7\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[30]\ : STD_LOGIC;
  signal \count_reg_n_0_[31]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal \i__carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal \nextIncSig_i_1__8_n_0\ : STD_LOGIC;
  signal nextIncSig_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^prevstate_reg_0\ : STD_LOGIC;
  signal \state1_carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_1\ : STD_LOGIC;
  signal \state1_carry__0_n_2\ : STD_LOGIC;
  signal \state1_carry__0_n_3\ : STD_LOGIC;
  signal \state1_carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \state1_carry__1_n_1\ : STD_LOGIC;
  signal \state1_carry__1_n_2\ : STD_LOGIC;
  signal \state1_carry__1_n_3\ : STD_LOGIC;
  signal \state1_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \state1_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \state1_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \state1_carry_i_4__8_n_0\ : STD_LOGIC;
  signal state1_carry_n_0 : STD_LOGIC;
  signal state1_carry_n_1 : STD_LOGIC;
  signal state1_carry_n_2 : STD_LOGIC;
  signal state1_carry_n_3 : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_0\ : STD_LOGIC;
  signal \state2_carry__0_n_1\ : STD_LOGIC;
  signal \state2_carry__0_n_2\ : STD_LOGIC;
  signal \state2_carry__0_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_4\ : STD_LOGIC;
  signal \state2_carry__0_n_5\ : STD_LOGIC;
  signal \state2_carry__0_n_6\ : STD_LOGIC;
  signal \state2_carry__0_n_7\ : STD_LOGIC;
  signal \state2_carry__1_n_0\ : STD_LOGIC;
  signal \state2_carry__1_n_1\ : STD_LOGIC;
  signal \state2_carry__1_n_2\ : STD_LOGIC;
  signal \state2_carry__1_n_3\ : STD_LOGIC;
  signal \state2_carry__1_n_4\ : STD_LOGIC;
  signal \state2_carry__1_n_5\ : STD_LOGIC;
  signal \state2_carry__1_n_6\ : STD_LOGIC;
  signal \state2_carry__1_n_7\ : STD_LOGIC;
  signal \state2_carry__2_n_0\ : STD_LOGIC;
  signal \state2_carry__2_n_1\ : STD_LOGIC;
  signal \state2_carry__2_n_2\ : STD_LOGIC;
  signal \state2_carry__2_n_3\ : STD_LOGIC;
  signal \state2_carry__2_n_4\ : STD_LOGIC;
  signal \state2_carry__2_n_5\ : STD_LOGIC;
  signal \state2_carry__2_n_6\ : STD_LOGIC;
  signal \state2_carry__2_n_7\ : STD_LOGIC;
  signal \state2_carry__3_n_0\ : STD_LOGIC;
  signal \state2_carry__3_n_1\ : STD_LOGIC;
  signal \state2_carry__3_n_2\ : STD_LOGIC;
  signal \state2_carry__3_n_3\ : STD_LOGIC;
  signal \state2_carry__3_n_4\ : STD_LOGIC;
  signal \state2_carry__3_n_5\ : STD_LOGIC;
  signal \state2_carry__3_n_6\ : STD_LOGIC;
  signal \state2_carry__3_n_7\ : STD_LOGIC;
  signal \state2_carry__4_n_0\ : STD_LOGIC;
  signal \state2_carry__4_n_1\ : STD_LOGIC;
  signal \state2_carry__4_n_2\ : STD_LOGIC;
  signal \state2_carry__4_n_3\ : STD_LOGIC;
  signal \state2_carry__4_n_4\ : STD_LOGIC;
  signal \state2_carry__4_n_5\ : STD_LOGIC;
  signal \state2_carry__4_n_6\ : STD_LOGIC;
  signal \state2_carry__4_n_7\ : STD_LOGIC;
  signal \state2_carry__5_n_0\ : STD_LOGIC;
  signal \state2_carry__5_n_1\ : STD_LOGIC;
  signal \state2_carry__5_n_2\ : STD_LOGIC;
  signal \state2_carry__5_n_3\ : STD_LOGIC;
  signal \state2_carry__5_n_4\ : STD_LOGIC;
  signal \state2_carry__5_n_5\ : STD_LOGIC;
  signal \state2_carry__5_n_6\ : STD_LOGIC;
  signal \state2_carry__5_n_7\ : STD_LOGIC;
  signal \state2_carry__6_n_2\ : STD_LOGIC;
  signal \state2_carry__6_n_3\ : STD_LOGIC;
  signal \state2_carry__6_n_5\ : STD_LOGIC;
  signal \state2_carry__6_n_6\ : STD_LOGIC;
  signal \state2_carry__6_n_7\ : STD_LOGIC;
  signal state2_carry_n_0 : STD_LOGIC;
  signal state2_carry_n_1 : STD_LOGIC;
  signal state2_carry_n_2 : STD_LOGIC;
  signal state2_carry_n_3 : STD_LOGIC;
  signal state2_carry_n_4 : STD_LOGIC;
  signal state2_carry_n_5 : STD_LOGIC;
  signal state2_carry_n_6 : STD_LOGIC;
  signal state2_carry_n_7 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_amplitude0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_amplitude0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[0]_i_14__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[0]_i_14__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[28]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4__8\ : label is "soft_lutpair72";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute SOFT_HLUTNM of \amplitude[0]_i_2__8\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \amplitude[0]_i_3__8\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \amplitude[1]_i_2__8\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \amplitude[2]_i_1__8\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \amplitude[2]_i_3__8\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \amplitude[3]_i_2__8\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \amplitude[5]_i_2__8\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \amplitude[5]_i_4__8\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \amplitude[7]_i_10__8\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \amplitude[7]_i_4__8\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \amplitude[7]_i_5__8\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \amplitude[7]_i_7__8\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \amplitude[7]_i_9__8\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \count[0]_i_1__8\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \count[10]_i_1__8\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \count[11]_i_1__8\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \count[12]_i_1__8\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \count[13]_i_1__8\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \count[14]_i_1__8\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \count[15]_i_1__8\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \count[16]_i_1__8\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \count[17]_i_1__8\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \count[18]_i_1__8\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \count[19]_i_1__8\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \count[1]_i_1__8\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \count[20]_i_1__8\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \count[21]_i_1__8\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \count[22]_i_1__8\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \count[23]_i_1__8\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \count[24]_i_1__8\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \count[25]_i_1__8\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \count[26]_i_1__8\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \count[27]_i_1__8\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \count[28]_i_1__8\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \count[29]_i_1__8\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \count[2]_i_1__8\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \count[30]_i_1__8\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \count[31]_i_2__8\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \count[3]_i_1__8\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \count[4]_i_1__8\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \count[5]_i_1__8\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \count[6]_i_1__8\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \count[7]_i_1__8\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \count[8]_i_1__8\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \count[9]_i_1__8\ : label is "soft_lutpair86";
begin
  prevState_reg_0 <= \^prevstate_reg_0\;
\FSM_sequential_state[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77700805555A0AA"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__8_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__8_n_0\,
      O => \FSM_sequential_state[0]_i_1__8_n_0\
    );
\FSM_sequential_state[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF00FFA0F500"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2__8_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3__8_n_0\,
      O => \FSM_sequential_state[1]_i_1__8_n_0\
    );
\FSM_sequential_state[1]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_4__8_n_0\,
      I1 => \FSM_sequential_state[1]_i_5__8_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude_reg_n_0_[6]\,
      I4 => \amplitude_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_2__8_n_0\
    );
\FSM_sequential_state[1]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4500FFFF"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \FSM_sequential_state[1]_i_6__8_n_0\,
      I2 => \state1_inferred__0/i__carry__1_n_1\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_3__8_n_0\
    );
\FSM_sequential_state[1]_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_0\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      O => \FSM_sequential_state[1]_i_4__8_n_0\
    );
\FSM_sequential_state[1]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \state1_carry__1_n_1\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[5]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_5__8_n_0\
    );
\FSM_sequential_state[1]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_7__8_n_0\,
      I1 => \FSM_sequential_state[1]_i_8__8_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude0_carry__1_0\(23),
      I4 => \amplitude_reg_n_0_[6]\,
      I5 => \amplitude0_carry__1_0\(22),
      O => \FSM_sequential_state[1]_i_6__8_n_0\
    );
\FSM_sequential_state[1]_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(16),
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude0_carry__1_0\(17),
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude0_carry__1_0\(18),
      O => \FSM_sequential_state[1]_i_7__8_n_0\
    );
\FSM_sequential_state[1]_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(19),
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[4]\,
      I3 => \amplitude0_carry__1_0\(20),
      I4 => \amplitude_reg_n_0_[5]\,
      I5 => \amplitude0_carry__1_0\(21),
      O => \FSM_sequential_state[1]_i_8__8_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1__8_n_0\,
      Q => \state__0\(0),
      R => \bl.DSP48E_2_2\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1__8_n_0\,
      Q => \state__0\(1),
      R => \bl.DSP48E_2_2\
    );
amplitude0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => amplitude0_carry_n_0,
      CO(2) => amplitude0_carry_n_1,
      CO(1) => amplitude0_carry_n_2,
      CO(0) => amplitude0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_amplitude0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \amplitude0_carry_i_1__8_n_0\,
      S(2) => \amplitude0_carry_i_2__8_n_0\,
      S(1) => \amplitude0_carry_i_3__8_n_0\,
      S(0) => \amplitude0_carry_i_4__8_n_0\
    );
\amplitude0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => amplitude0_carry_n_0,
      CO(3) => \amplitude0_carry__0_n_0\,
      CO(2) => \amplitude0_carry__0_n_1\,
      CO(1) => \amplitude0_carry__0_n_2\,
      CO(0) => \amplitude0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \amplitude0_carry__0_i_1__8_n_0\,
      S(2) => \amplitude0_carry__0_i_2__8_n_0\,
      S(1) => \amplitude0_carry__0_i_3__8_n_0\,
      S(0) => \amplitude0_carry__0_i_4__8_n_0\
    );
\amplitude0_carry__0_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \state2_carry__4_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_7\,
      O => \amplitude0_carry__0_i_1__8_n_0\
    );
\amplitude0_carry__0_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \state2_carry__3_n_4\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__3_n_6\,
      O => \amplitude0_carry__0_i_2__8_n_0\
    );
\amplitude0_carry__0_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \state2_carry__3_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__2_n_5\,
      O => \amplitude0_carry__0_i_3__8_n_0\
    );
\amplitude0_carry__0_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \state2_carry__2_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_4\,
      O => \amplitude0_carry__0_i_4__8_n_0\
    );
\amplitude0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \amplitude0_carry__0_n_0\,
      CO(3) => \NLW_amplitude0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => data0,
      CO(1) => \amplitude0_carry__1_n_2\,
      CO(0) => \amplitude0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \amplitude0_carry__1_i_1__8_n_0\,
      S(1) => \amplitude0_carry__1_i_2__8_n_0\,
      S(0) => \amplitude0_carry__1_i_3__8_n_0\
    );
\amplitude0_carry__1_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(31),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \amplitude0_carry__1_i_1__8_n_0\
    );
\amplitude0_carry__1_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \state2_carry__6_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__5_n_5\,
      O => \amplitude0_carry__1_i_2__8_n_0\
    );
\amplitude0_carry__1_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \state2_carry__5_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_4\,
      O => \amplitude0_carry__1_i_3__8_n_0\
    );
\amplitude0_carry_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \state2_carry__1_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_7\,
      O => \amplitude0_carry_i_1__8_n_0\
    );
\amplitude0_carry_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(30),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(31),
      I4 => \state2_carry__0_n_4\,
      O => \amplitude0_carry_i_2__8_n_0\
    );
\amplitude0_carry_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(29),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(28),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(27),
      O => \amplitude0_carry_i_3__8_n_0\
    );
\amplitude0_carry_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(26),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(24),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(25),
      O => \amplitude0_carry_i_4__8_n_0\
    );
\amplitude[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FB00FB00BB00FB"
    )
        port map (
      I0 => \amplitude[0]_i_2__8_n_0\,
      I1 => \amplitude[0]_i_3__8_n_0\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg[4]_0\,
      I5 => \amplitude0_carry__1_0\(16),
      O => amplitude0_in(0)
    );
\amplitude[0]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_1\,
      O => \amplitude[0]_i_2__8_n_0\
    );
\amplitude[0]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \amplitude[0]_i_3__8_n_0\
    );
\amplitude[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFCFEEEFCFCEE"
    )
        port map (
      I0 => \amplitude[3]_i_2__8_n_0\,
      I1 => \amplitude[1]_i_2__8_n_0\,
      I2 => \amplitude[7]_i_7__8_n_0\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \count_reg[0]_0\,
      O => amplitude0_in(1)
    );
\amplitude[1]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \amplitude0_carry__1_0\(17),
      I2 => \state__0\(1),
      O => \amplitude[1]_i_2__8_n_0\
    );
\amplitude[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA900"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude[3]_i_2__8_n_0\,
      I4 => \amplitude[2]_i_2__8_n_0\,
      O => amplitude0_in(2)
    );
\amplitude[2]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[2]_i_3__8_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(18),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[2]_i_2__8_n_0\
    );
\amplitude[2]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      O => \amplitude[2]_i_3__8_n_0\
    );
\amplitude[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[1]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude[3]_i_2__8_n_0\,
      I5 => \amplitude[3]_i_3__8_n_0\,
      O => amplitude0_in(3)
    );
\amplitude[3]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F11"
    )
        port map (
      I0 => \count_reg[0]_1\,
      I1 => \state__0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state__0\(1),
      O => \amplitude[3]_i_2__8_n_0\
    );
\amplitude[3]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[3]_i_4__8_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(19),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[3]_i_3__8_n_0\
    );
\amplitude[3]_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[3]_i_4__8_n_0\
    );
\amplitude[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAFFEAAA"
    )
        port map (
      I0 => \amplitude[4]_i_2__8_n_0\,
      I1 => \amplitude_reg[4]_0\,
      I2 => \amplitude0_carry__1_0\(20),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \amplitude[4]_i_3__7_n_0\,
      O => amplitude0_in(4)
    );
\amplitude[4]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \amplitude[3]_i_2__8_n_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_2__8_n_0\
    );
\amplitude[4]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000015555555"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_3__7_n_0\
    );
\amplitude[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F900"
    )
        port map (
      I0 => \amplitude[5]_i_2__8_n_0\,
      I1 => \amplitude_reg_n_0_[5]\,
      I2 => \count_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[5]_i_3__8_n_0\,
      O => amplitude0_in(5)
    );
\amplitude[5]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[5]_i_2__8_n_0\
    );
\amplitude[5]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude[5]_i_4__8_n_0\,
      I2 => \amplitude[3]_i_2__8_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(21),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[5]_i_3__8_n_0\
    );
\amplitude[5]_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[3]\,
      O => \amplitude[5]_i_4__8_n_0\
    );
\amplitude[6]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BE00"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude[7]_i_6__8_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[6]_i_2__8_n_0\,
      O => amplitude0_in(6)
    );
\amplitude[6]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__8_n_0\,
      I2 => \amplitude[3]_i_2__8_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(22),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[6]_i_2__8_n_0\
    );
\amplitude[6]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[6]_i_3__8_n_0\
    );
\amplitude[7]_i_10__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3__8_n_0\,
      O => \amplitude[7]_i_10__8_n_0\
    );
\amplitude[7]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008AAA8A"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \amplitude[7]_i_3__8_n_0\,
      I2 => \amplitude[7]_i_4__8_n_0\,
      I3 => \state__0\(0),
      I4 => \amplitude[7]_i_5__8_n_0\,
      O => \amplitude[7]_i_1__8_n_0\
    );
\amplitude[7]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007800"
    )
        port map (
      I0 => \amplitude[7]_i_6__8_n_0\,
      I1 => \amplitude_reg_n_0_[6]\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude[7]_i_7__8_n_0\,
      I4 => \count_reg[0]_0\,
      I5 => \amplitude[7]_i_8__7_n_0\,
      O => amplitude0_in(7)
    );
\amplitude[7]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \amplitude[7]_i_9__8_n_0\,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => data0,
      I4 => \count_reg[0]_1\,
      O => \amplitude[7]_i_3__8_n_0\
    );
\amplitude[7]_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state1_inferred__0/i__carry__1_n_1\,
      O => \amplitude[7]_i_4__8_n_0\
    );
\amplitude[7]_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state1_carry__1_n_1\,
      I3 => \count_reg[0]_0\,
      O => \amplitude[7]_i_5__8_n_0\
    );
\amplitude[7]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[7]_i_6__8_n_0\
    );
\amplitude[7]_i_7__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \amplitude[7]_i_7__8_n_0\
    );
\amplitude[7]_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \amplitude0_carry__1_0\(23),
      I2 => \amplitude_reg[4]_0\,
      I3 => \amplitude_reg_n_0_[7]\,
      I4 => \amplitude[7]_i_10__8_n_0\,
      I5 => \amplitude[3]_i_2__8_n_0\,
      O => \amplitude[7]_i_8__7_n_0\
    );
\amplitude[7]_i_9__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \amplitude_reg_n_0_[7]\,
      I1 => \amplitude[6]_i_3__8_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      O => \amplitude[7]_i_9__8_n_0\
    );
\amplitude_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__8_n_0\,
      D => amplitude0_in(0),
      Q => \amplitude_reg_n_0_[0]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__8_n_0\,
      D => amplitude0_in(1),
      Q => \amplitude_reg_n_0_[1]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__8_n_0\,
      D => amplitude0_in(2),
      Q => \amplitude_reg_n_0_[2]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__8_n_0\,
      D => amplitude0_in(3),
      Q => \amplitude_reg_n_0_[3]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__8_n_0\,
      D => amplitude0_in(4),
      Q => \amplitude_reg_n_0_[4]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__8_n_0\,
      D => amplitude0_in(5),
      Q => \amplitude_reg_n_0_[5]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__8_n_0\,
      D => amplitude0_in(6),
      Q => \amplitude_reg_n_0_[6]\,
      R => \bl.DSP48E_2_2\
    );
\amplitude_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1__8_n_0\,
      D => amplitude0_in(7),
      Q => \amplitude_reg_n_0_[7]\,
      R => \bl.DSP48E_2_2\
    );
\count[0]_i_10__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(30),
      I1 => p_0_in(31),
      O => \count[0]_i_10__8_n_0\
    );
\count[0]_i_11__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => count_reg(0),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => p_0_in(5),
      O => \count[0]_i_11__8_n_0\
    );
\count[0]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \count0__0\,
      I1 => nextSample,
      I2 => \^prevstate_reg_0\,
      I3 => s_axi_aresetn,
      O => \count[0]_i_1__20_n_0\
    );
\count[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(0)
    );
\count[0]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count[0]_i_6__8_n_0\,
      I1 => \count[0]_i_7__8_n_0\,
      I2 => \count[0]_i_8__8_n_0\,
      I3 => \count[0]_i_9__8_n_0\,
      I4 => \count[0]_i_10__8_n_0\,
      I5 => \count[0]_i_11__8_n_0\,
      O => \count0__0\
    );
\count[0]_i_5__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => p_0_in(0)
    );
\count[0]_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_0_in(25),
      I2 => p_0_in(26),
      I3 => p_0_in(27),
      I4 => p_0_in(28),
      I5 => p_0_in(29),
      O => \count[0]_i_6__8_n_0\
    );
\count[0]_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_0_in(9),
      I4 => p_0_in(10),
      I5 => p_0_in(11),
      O => \count[0]_i_7__8_n_0\
    );
\count[0]_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_0_in(19),
      I2 => p_0_in(20),
      I3 => p_0_in(21),
      I4 => p_0_in(22),
      I5 => p_0_in(23),
      O => \count[0]_i_8__8_n_0\
    );
\count[0]_i_9__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      I4 => p_0_in(16),
      I5 => p_0_in(17),
      O => \count[0]_i_9__8_n_0\
    );
\count[10]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(10)
    );
\count[11]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_5\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(11)
    );
\count[12]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_4\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(12)
    );
\count[13]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(13)
    );
\count[14]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_6\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(14)
    );
\count[15]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_5\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(15)
    );
\count[16]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(16)
    );
\count[17]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_7\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(17)
    );
\count[18]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_6\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(18)
    );
\count[19]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(19)
    );
\count[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_7,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(1)
    );
\count[20]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_4\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(20)
    );
\count[21]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_7\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(21)
    );
\count[22]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(22)
    );
\count[23]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_5\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(23)
    );
\count[24]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_4\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(24)
    );
\count[25]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(25)
    );
\count[26]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_6\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(26)
    );
\count[27]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_5\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(27)
    );
\count[28]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(28)
    );
\count[29]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_7\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(29)
    );
\count[2]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(2)
    );
\count[30]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_6\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(30)
    );
\count[31]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \count[31]_i_3__8_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \count_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[1]_0\(0),
      O => \count[31]_i_1__8_n_0\
    );
\count[31]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_5\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(31)
    );
\count[31]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0202"
    )
        port map (
      I0 => \amplitude[7]_i_9__8_n_0\,
      I1 => \count_reg[0]_1\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg[4]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\(0),
      I5 => \state__0\(0),
      O => \count[31]_i_3__8_n_0\
    );
\count[31]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF0FE0F0E000E"
    )
        port map (
      I0 => data0,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state1_carry__1_n_1\,
      I5 => \state1_inferred__0/i__carry__1_n_1\,
      O => \count[31]_i_4__8_n_0\
    );
\count[3]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_5,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(3)
    );
\count[4]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_4,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(4)
    );
\count[5]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(5)
    );
\count[6]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_6\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(6)
    );
\count[7]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_5\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(7)
    );
\count[8]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_4\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(8)
    );
\count[9]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_7\,
      I1 => \count[31]_i_4__8_n_0\,
      O => count(9)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(0),
      Q => \count_reg_n_0_[0]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[0]_i_3__8_n_7\,
      Q => count_reg(0),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[0]_i_12__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_17__8_n_0\,
      CO(3) => \count_reg[0]_i_12__8_n_0\,
      CO(2) => \count_reg[0]_i_12__8_n_1\,
      CO(1) => \count_reg[0]_i_12__8_n_2\,
      CO(0) => \count_reg[0]_i_12__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(24 downto 21),
      S(3 downto 0) => count_reg(24 downto 21)
    );
\count_reg[0]_i_13__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_12__8_n_0\,
      CO(3) => \count_reg[0]_i_13__8_n_0\,
      CO(2) => \count_reg[0]_i_13__8_n_1\,
      CO(1) => \count_reg[0]_i_13__8_n_2\,
      CO(0) => \count_reg[0]_i_13__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(28 downto 25),
      S(3 downto 0) => count_reg(28 downto 25)
    );
\count_reg[0]_i_14__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_13__8_n_0\,
      CO(3 downto 2) => \NLW_count_reg[0]_i_14__8_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_reg[0]_i_14__8_n_2\,
      CO(0) => \count_reg[0]_i_14__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[0]_i_14__8_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => count_reg(31 downto 29)
    );
\count_reg[0]_i_15__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_19__8_n_0\,
      CO(3) => \count_reg[0]_i_15__8_n_0\,
      CO(2) => \count_reg[0]_i_15__8_n_1\,
      CO(1) => \count_reg[0]_i_15__8_n_2\,
      CO(0) => \count_reg[0]_i_15__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3 downto 0) => count_reg(8 downto 5)
    );
\count_reg[0]_i_16__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_15__8_n_0\,
      CO(3) => \count_reg[0]_i_16__8_n_0\,
      CO(2) => \count_reg[0]_i_16__8_n_1\,
      CO(1) => \count_reg[0]_i_16__8_n_2\,
      CO(0) => \count_reg[0]_i_16__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3 downto 0) => count_reg(12 downto 9)
    );
\count_reg[0]_i_17__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_18__8_n_0\,
      CO(3) => \count_reg[0]_i_17__8_n_0\,
      CO(2) => \count_reg[0]_i_17__8_n_1\,
      CO(1) => \count_reg[0]_i_17__8_n_2\,
      CO(0) => \count_reg[0]_i_17__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3 downto 0) => count_reg(20 downto 17)
    );
\count_reg[0]_i_18__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_16__8_n_0\,
      CO(3) => \count_reg[0]_i_18__8_n_0\,
      CO(2) => \count_reg[0]_i_18__8_n_1\,
      CO(1) => \count_reg[0]_i_18__8_n_2\,
      CO(0) => \count_reg[0]_i_18__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3 downto 0) => count_reg(16 downto 13)
    );
\count_reg[0]_i_19__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_19__8_n_0\,
      CO(2) => \count_reg[0]_i_19__8_n_1\,
      CO(1) => \count_reg[0]_i_19__8_n_2\,
      CO(0) => \count_reg[0]_i_19__8_n_3\,
      CYINIT => count_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3 downto 0) => count_reg(4 downto 1)
    );
\count_reg[0]_i_3__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_3__8_n_0\,
      CO(2) => \count_reg[0]_i_3__8_n_1\,
      CO(1) => \count_reg[0]_i_3__8_n_2\,
      CO(0) => \count_reg[0]_i_3__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_3__8_n_4\,
      O(2) => \count_reg[0]_i_3__8_n_5\,
      O(1) => \count_reg[0]_i_3__8_n_6\,
      O(0) => \count_reg[0]_i_3__8_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => p_0_in(0)
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(10),
      Q => \count_reg_n_0_[10]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[8]_i_1__8_n_5\,
      Q => count_reg(10),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(11),
      Q => \count_reg_n_0_[11]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[8]_i_1__8_n_4\,
      Q => count_reg(11),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(12),
      Q => \count_reg_n_0_[12]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[12]_i_1__8_n_7\,
      Q => count_reg(12),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[12]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1__8_n_0\,
      CO(3) => \count_reg[12]_i_1__8_n_0\,
      CO(2) => \count_reg[12]_i_1__8_n_1\,
      CO(1) => \count_reg[12]_i_1__8_n_2\,
      CO(0) => \count_reg[12]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1__8_n_4\,
      O(2) => \count_reg[12]_i_1__8_n_5\,
      O(1) => \count_reg[12]_i_1__8_n_6\,
      O(0) => \count_reg[12]_i_1__8_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(13),
      Q => \count_reg_n_0_[13]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[12]_i_1__8_n_6\,
      Q => count_reg(13),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(14),
      Q => \count_reg_n_0_[14]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[12]_i_1__8_n_5\,
      Q => count_reg(14),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(15),
      Q => \count_reg_n_0_[15]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[12]_i_1__8_n_4\,
      Q => count_reg(15),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(16),
      Q => \count_reg_n_0_[16]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[16]_i_1__8_n_7\,
      Q => count_reg(16),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[16]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1__8_n_0\,
      CO(3) => \count_reg[16]_i_1__8_n_0\,
      CO(2) => \count_reg[16]_i_1__8_n_1\,
      CO(1) => \count_reg[16]_i_1__8_n_2\,
      CO(0) => \count_reg[16]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1__8_n_4\,
      O(2) => \count_reg[16]_i_1__8_n_5\,
      O(1) => \count_reg[16]_i_1__8_n_6\,
      O(0) => \count_reg[16]_i_1__8_n_7\,
      S(3 downto 0) => count_reg(19 downto 16)
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(17),
      Q => \count_reg_n_0_[17]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[16]_i_1__8_n_6\,
      Q => count_reg(17),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(18),
      Q => \count_reg_n_0_[18]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[16]_i_1__8_n_5\,
      Q => count_reg(18),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(19),
      Q => \count_reg_n_0_[19]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[16]_i_1__8_n_4\,
      Q => count_reg(19),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[0]_i_3__8_n_6\,
      Q => count_reg(1),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(20),
      Q => \count_reg_n_0_[20]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[20]_i_1__8_n_7\,
      Q => count_reg(20),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[20]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1__8_n_0\,
      CO(3) => \count_reg[20]_i_1__8_n_0\,
      CO(2) => \count_reg[20]_i_1__8_n_1\,
      CO(1) => \count_reg[20]_i_1__8_n_2\,
      CO(0) => \count_reg[20]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[20]_i_1__8_n_4\,
      O(2) => \count_reg[20]_i_1__8_n_5\,
      O(1) => \count_reg[20]_i_1__8_n_6\,
      O(0) => \count_reg[20]_i_1__8_n_7\,
      S(3 downto 0) => count_reg(23 downto 20)
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(21),
      Q => \count_reg_n_0_[21]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[20]_i_1__8_n_6\,
      Q => count_reg(21),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(22),
      Q => \count_reg_n_0_[22]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[20]_i_1__8_n_5\,
      Q => count_reg(22),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(23),
      Q => \count_reg_n_0_[23]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[20]_i_1__8_n_4\,
      Q => count_reg(23),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(24),
      Q => \count_reg_n_0_[24]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[24]_i_1__8_n_7\,
      Q => count_reg(24),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[24]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1__8_n_0\,
      CO(3) => \count_reg[24]_i_1__8_n_0\,
      CO(2) => \count_reg[24]_i_1__8_n_1\,
      CO(1) => \count_reg[24]_i_1__8_n_2\,
      CO(0) => \count_reg[24]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[24]_i_1__8_n_4\,
      O(2) => \count_reg[24]_i_1__8_n_5\,
      O(1) => \count_reg[24]_i_1__8_n_6\,
      O(0) => \count_reg[24]_i_1__8_n_7\,
      S(3 downto 0) => count_reg(27 downto 24)
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(25),
      Q => \count_reg_n_0_[25]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[24]_i_1__8_n_6\,
      Q => count_reg(25),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(26),
      Q => \count_reg_n_0_[26]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[24]_i_1__8_n_5\,
      Q => count_reg(26),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(27),
      Q => \count_reg_n_0_[27]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[24]_i_1__8_n_4\,
      Q => count_reg(27),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(28),
      Q => \count_reg_n_0_[28]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[28]_i_1__8_n_7\,
      Q => count_reg(28),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[28]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1__8_n_0\,
      CO(3) => \NLW_count_reg[28]_i_1__8_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[28]_i_1__8_n_1\,
      CO(1) => \count_reg[28]_i_1__8_n_2\,
      CO(0) => \count_reg[28]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[28]_i_1__8_n_4\,
      O(2) => \count_reg[28]_i_1__8_n_5\,
      O(1) => \count_reg[28]_i_1__8_n_6\,
      O(0) => \count_reg[28]_i_1__8_n_7\,
      S(3 downto 0) => count_reg(31 downto 28)
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(29),
      Q => \count_reg_n_0_[29]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[28]_i_1__8_n_6\,
      Q => count_reg(29),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(2),
      Q => \count_reg_n_0_[2]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[0]_i_3__8_n_5\,
      Q => count_reg(2),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(30),
      Q => \count_reg_n_0_[30]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[28]_i_1__8_n_5\,
      Q => count_reg(30),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(31),
      Q => \count_reg_n_0_[31]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[28]_i_1__8_n_4\,
      Q => count_reg(31),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(3),
      Q => \count_reg_n_0_[3]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[0]_i_3__8_n_4\,
      Q => count_reg(3),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(4),
      Q => \count_reg_n_0_[4]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[4]_i_1__8_n_7\,
      Q => count_reg(4),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[4]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_3__8_n_0\,
      CO(3) => \count_reg[4]_i_1__8_n_0\,
      CO(2) => \count_reg[4]_i_1__8_n_1\,
      CO(1) => \count_reg[4]_i_1__8_n_2\,
      CO(0) => \count_reg[4]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1__8_n_4\,
      O(2) => \count_reg[4]_i_1__8_n_5\,
      O(1) => \count_reg[4]_i_1__8_n_6\,
      O(0) => \count_reg[4]_i_1__8_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(5),
      Q => \count_reg_n_0_[5]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[4]_i_1__8_n_6\,
      Q => count_reg(5),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(6),
      Q => \count_reg_n_0_[6]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[4]_i_1__8_n_5\,
      Q => count_reg(6),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(7),
      Q => \count_reg_n_0_[7]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[4]_i_1__8_n_4\,
      Q => count_reg(7),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(8),
      Q => \count_reg_n_0_[8]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[8]_i_1__8_n_7\,
      Q => count_reg(8),
      R => \count[0]_i_1__20_n_0\
    );
\count_reg[8]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1__8_n_0\,
      CO(3) => \count_reg[8]_i_1__8_n_0\,
      CO(2) => \count_reg[8]_i_1__8_n_1\,
      CO(1) => \count_reg[8]_i_1__8_n_2\,
      CO(0) => \count_reg[8]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1__8_n_4\,
      O(2) => \count_reg[8]_i_1__8_n_5\,
      O(1) => \count_reg[8]_i_1__8_n_6\,
      O(0) => \count_reg[8]_i_1__8_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1__8_n_0\,
      D => count(9),
      Q => \count_reg_n_0_[9]\,
      R => \bl.DSP48E_2_2\
    );
\count_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out_8,
      D => \count_reg[8]_i_1__8_n_6\,
      Q => count_reg(9),
      R => \count[0]_i_1__20_n_0\
    );
\i__carry__0_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \i__carry__0_i_1__8_n_0\
    );
\i__carry__0_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \i__carry__0_i_2__8_n_0\
    );
\i__carry__0_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \i__carry__0_i_3__8_n_0\
    );
\i__carry__0_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \i__carry__0_i_4__8_n_0\
    );
\i__carry__1_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \i__carry__1_i_1__8_n_0\
    );
\i__carry__1_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \i__carry__1_i_2__8_n_0\
    );
\i__carry__1_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \i__carry__1_i_3__8_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(14),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(15),
      I4 => \state2_carry__0_n_4\,
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \amplitude0_carry__1_0\(13),
      I2 => state2_carry_n_5,
      I3 => \amplitude0_carry__1_0\(11),
      I4 => \amplitude0_carry__1_0\(12),
      I5 => state2_carry_n_4,
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \amplitude0_carry__1_0\(10),
      I2 => \count_reg_n_0_[0]\,
      I3 => \amplitude0_carry__1_0\(8),
      I4 => \amplitude0_carry__1_0\(9),
      I5 => state2_carry_n_7,
      O => \i__carry_i_4__8_n_0\
    );
multipy_signal: entity work.skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_60
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(7) => \amplitude_reg_n_0_[7]\,
      Q(6) => \amplitude_reg_n_0_[6]\,
      Q(5) => \amplitude_reg_n_0_[5]\,
      Q(4) => \amplitude_reg_n_0_[4]\,
      Q(3) => \amplitude_reg_n_0_[3]\,
      Q(2) => \amplitude_reg_n_0_[2]\,
      Q(1) => \amplitude_reg_n_0_[1]\,
      Q(0) => \amplitude_reg_n_0_[0]\,
      \bl.DSP48E_2_0\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_1\(0) => \bl.DSP48E_2_0\(0),
      \bl.DSP48E_2_2\(0) => \bl.DSP48E_2_1\(0),
      \bl.DSP48E_2_3\ => \bl.DSP48E_2_2\,
      \mixedSigInt_reg[19]_i_15\(1 downto 0) => \mixedSigInt_reg[19]_i_15\(1 downto 0),
      \mixedSigInt_reg[19]_i_15_0\(1 downto 0) => \mixedSigInt_reg[19]_i_15_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
\nextIncSig_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3020"
    )
        port map (
      I0 => \count0__0\,
      I1 => \^prevstate_reg_0\,
      I2 => nextSample,
      I3 => nextIncSig_reg_n_0,
      O => \nextIncSig_i_1__8_n_0\
    );
nextIncSig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \nextIncSig_i_1__8_n_0\,
      Q => nextIncSig_reg_n_0,
      R => \bl.DSP48E_2_2\
    );
prevState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prevState_reg_1,
      Q => \^prevstate_reg_0\,
      R => '0'
    );
state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state1_carry_n_0,
      CO(2) => state1_carry_n_1,
      CO(1) => state1_carry_n_2,
      CO(0) => state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \state1_carry_i_1__8_n_0\,
      S(2) => \state1_carry_i_2__8_n_0\,
      S(1) => \state1_carry_i_3__8_n_0\,
      S(0) => \state1_carry_i_4__8_n_0\
    );
\state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state1_carry_n_0,
      CO(3) => \state1_carry__0_n_0\,
      CO(2) => \state1_carry__0_n_1\,
      CO(1) => \state1_carry__0_n_2\,
      CO(0) => \state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state1_carry__0_i_1__8_n_0\,
      S(2) => \state1_carry__0_i_2__8_n_0\,
      S(1) => \state1_carry__0_i_3__8_n_0\,
      S(0) => \state1_carry__0_i_4__8_n_0\
    );
\state1_carry__0_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \state1_carry__0_i_1__8_n_0\
    );
\state1_carry__0_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \state1_carry__0_i_2__8_n_0\
    );
\state1_carry__0_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \state1_carry__0_i_3__8_n_0\
    );
\state1_carry__0_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \state1_carry__0_i_4__8_n_0\
    );
\state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_carry__0_n_0\,
      CO(3) => \NLW_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_carry__1_n_1\,
      CO(1) => \state1_carry__1_n_2\,
      CO(0) => \state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state1_carry__1_i_1__8_n_0\,
      S(1) => \state1_carry__1_i_2__8_n_0\,
      S(0) => \state1_carry__1_i_3__8_n_0\
    );
\state1_carry__1_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \state1_carry__1_i_1__8_n_0\
    );
\state1_carry__1_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \state1_carry__1_i_2__8_n_0\
    );
\state1_carry__1_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \state1_carry__1_i_3__8_n_0\
    );
\state1_carry_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \state1_carry_i_1__8_n_0\
    );
\state1_carry_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(6),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(7),
      I4 => \state2_carry__0_n_4\,
      O => \state1_carry_i_2__8_n_0\
    );
\state1_carry_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(5),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(4),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(3),
      O => \state1_carry_i_3__8_n_0\
    );
\state1_carry_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(2),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(0),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(1),
      O => \state1_carry_i_4__8_n_0\
    );
\state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__0/i__carry_n_0\,
      CO(2) => \state1_inferred__0/i__carry_n_1\,
      CO(1) => \state1_inferred__0/i__carry_n_2\,
      CO(0) => \state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__8_n_0\,
      S(2) => \i__carry_i_2__8_n_0\,
      S(1) => \i__carry_i_3__8_n_0\,
      S(0) => \i__carry_i_4__8_n_0\
    );
\state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry_n_0\,
      CO(3) => \state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__8_n_0\,
      S(2) => \i__carry__0_i_2__8_n_0\,
      S(1) => \i__carry__0_i_3__8_n_0\,
      S(0) => \i__carry__0_i_4__8_n_0\
    );
\state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_inferred__0/i__carry__1_n_1\,
      CO(1) => \state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__8_n_0\,
      S(1) => \i__carry__1_i_2__8_n_0\,
      S(0) => \i__carry__1_i_3__8_n_0\
    );
state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state2_carry_n_0,
      CO(2) => state2_carry_n_1,
      CO(1) => state2_carry_n_2,
      CO(0) => state2_carry_n_3,
      CYINIT => \count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => state2_carry_n_4,
      O(2) => state2_carry_n_5,
      O(1) => state2_carry_n_6,
      O(0) => state2_carry_n_7,
      S(3) => \count_reg_n_0_[4]\,
      S(2) => \count_reg_n_0_[3]\,
      S(1) => \count_reg_n_0_[2]\,
      S(0) => \count_reg_n_0_[1]\
    );
\state2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state2_carry_n_0,
      CO(3) => \state2_carry__0_n_0\,
      CO(2) => \state2_carry__0_n_1\,
      CO(1) => \state2_carry__0_n_2\,
      CO(0) => \state2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__0_n_4\,
      O(2) => \state2_carry__0_n_5\,
      O(1) => \state2_carry__0_n_6\,
      O(0) => \state2_carry__0_n_7\,
      S(3) => \count_reg_n_0_[8]\,
      S(2) => \count_reg_n_0_[7]\,
      S(1) => \count_reg_n_0_[6]\,
      S(0) => \count_reg_n_0_[5]\
    );
\state2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__0_n_0\,
      CO(3) => \state2_carry__1_n_0\,
      CO(2) => \state2_carry__1_n_1\,
      CO(1) => \state2_carry__1_n_2\,
      CO(0) => \state2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__1_n_4\,
      O(2) => \state2_carry__1_n_5\,
      O(1) => \state2_carry__1_n_6\,
      O(0) => \state2_carry__1_n_7\,
      S(3) => \count_reg_n_0_[12]\,
      S(2) => \count_reg_n_0_[11]\,
      S(1) => \count_reg_n_0_[10]\,
      S(0) => \count_reg_n_0_[9]\
    );
\state2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__1_n_0\,
      CO(3) => \state2_carry__2_n_0\,
      CO(2) => \state2_carry__2_n_1\,
      CO(1) => \state2_carry__2_n_2\,
      CO(0) => \state2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__2_n_4\,
      O(2) => \state2_carry__2_n_5\,
      O(1) => \state2_carry__2_n_6\,
      O(0) => \state2_carry__2_n_7\,
      S(3) => \count_reg_n_0_[16]\,
      S(2) => \count_reg_n_0_[15]\,
      S(1) => \count_reg_n_0_[14]\,
      S(0) => \count_reg_n_0_[13]\
    );
\state2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__2_n_0\,
      CO(3) => \state2_carry__3_n_0\,
      CO(2) => \state2_carry__3_n_1\,
      CO(1) => \state2_carry__3_n_2\,
      CO(0) => \state2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__3_n_4\,
      O(2) => \state2_carry__3_n_5\,
      O(1) => \state2_carry__3_n_6\,
      O(0) => \state2_carry__3_n_7\,
      S(3) => \count_reg_n_0_[20]\,
      S(2) => \count_reg_n_0_[19]\,
      S(1) => \count_reg_n_0_[18]\,
      S(0) => \count_reg_n_0_[17]\
    );
\state2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__3_n_0\,
      CO(3) => \state2_carry__4_n_0\,
      CO(2) => \state2_carry__4_n_1\,
      CO(1) => \state2_carry__4_n_2\,
      CO(0) => \state2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__4_n_4\,
      O(2) => \state2_carry__4_n_5\,
      O(1) => \state2_carry__4_n_6\,
      O(0) => \state2_carry__4_n_7\,
      S(3) => \count_reg_n_0_[24]\,
      S(2) => \count_reg_n_0_[23]\,
      S(1) => \count_reg_n_0_[22]\,
      S(0) => \count_reg_n_0_[21]\
    );
\state2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__4_n_0\,
      CO(3) => \state2_carry__5_n_0\,
      CO(2) => \state2_carry__5_n_1\,
      CO(1) => \state2_carry__5_n_2\,
      CO(0) => \state2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__5_n_4\,
      O(2) => \state2_carry__5_n_5\,
      O(1) => \state2_carry__5_n_6\,
      O(0) => \state2_carry__5_n_7\,
      S(3) => \count_reg_n_0_[28]\,
      S(2) => \count_reg_n_0_[27]\,
      S(1) => \count_reg_n_0_[26]\,
      S(0) => \count_reg_n_0_[25]\
    );
\state2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_state2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state2_carry__6_n_2\,
      CO(0) => \state2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state2_carry__6_O_UNCONNECTED\(3),
      O(2) => \state2_carry__6_n_5\,
      O(1) => \state2_carry__6_n_6\,
      O(0) => \state2_carry__6_n_7\,
      S(3) => '0',
      S(2) => \count_reg_n_0_[31]\,
      S(1) => \count_reg_n_0_[30]\,
      S(0) => \count_reg_n_0_[29]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_adsr_61 is
  port (
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_0\ : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg_1 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[19]_i_18\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out : in STD_LOGIC;
    \count_reg[0]_1\ : in STD_LOGIC;
    \amplitude_reg[4]_0\ : in STD_LOGIC;
    \amplitude0_carry__1_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_adsr_61 : entity is "adsr";
end skrach_design_skrach_core_0_1_adsr_61;

architecture STRUCTURE of skrach_design_skrach_core_0_1_adsr_61 is
  signal \FSM_sequential_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_8_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_1\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__0_n_3\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_2\ : STD_LOGIC;
  signal \amplitude0_carry__1_n_3\ : STD_LOGIC;
  signal amplitude0_carry_i_1_n_0 : STD_LOGIC;
  signal amplitude0_carry_i_2_n_0 : STD_LOGIC;
  signal amplitude0_carry_i_3_n_0 : STD_LOGIC;
  signal amplitude0_carry_i_4_n_0 : STD_LOGIC;
  signal amplitude0_carry_n_0 : STD_LOGIC;
  signal amplitude0_carry_n_1 : STD_LOGIC;
  signal amplitude0_carry_n_2 : STD_LOGIC;
  signal amplitude0_carry_n_3 : STD_LOGIC;
  signal amplitude0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \amplitude[0]_i_2_n_0\ : STD_LOGIC;
  signal \amplitude[0]_i_3_n_0\ : STD_LOGIC;
  signal \amplitude[1]_i_2_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_2_n_0\ : STD_LOGIC;
  signal \amplitude[2]_i_3_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_2_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_3_n_0\ : STD_LOGIC;
  signal \amplitude[3]_i_4_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_2_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_4_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_2_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_3_n_0\ : STD_LOGIC;
  signal \amplitude[5]_i_4_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_2_n_0\ : STD_LOGIC;
  signal \amplitude[6]_i_3_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_10_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_13_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_1_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_3_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_4_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_5_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_6_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_7_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_9_n_0\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[0]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[1]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[2]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[3]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[4]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[5]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[6]\ : STD_LOGIC;
  signal \amplitude_reg_n_0_[7]\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count0__0\ : STD_LOGIC;
  signal \count[0]_i_10_n_0\ : STD_LOGIC;
  signal \count[0]_i_11_n_0\ : STD_LOGIC;
  signal \count[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \count[0]_i_6_n_0\ : STD_LOGIC;
  signal \count[0]_i_7_n_0\ : STD_LOGIC;
  signal \count[0]_i_8_n_0\ : STD_LOGIC;
  signal \count[0]_i_9_n_0\ : STD_LOGIC;
  signal \count[31]_i_1_n_0\ : STD_LOGIC;
  signal \count[31]_i_3_n_0\ : STD_LOGIC;
  signal \count[31]_i_4_n_0\ : STD_LOGIC;
  signal count_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \count_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_16_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_16_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_18_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_18_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_19_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_19_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_reg_n_0_[10]\ : STD_LOGIC;
  signal \count_reg_n_0_[11]\ : STD_LOGIC;
  signal \count_reg_n_0_[12]\ : STD_LOGIC;
  signal \count_reg_n_0_[13]\ : STD_LOGIC;
  signal \count_reg_n_0_[14]\ : STD_LOGIC;
  signal \count_reg_n_0_[15]\ : STD_LOGIC;
  signal \count_reg_n_0_[16]\ : STD_LOGIC;
  signal \count_reg_n_0_[17]\ : STD_LOGIC;
  signal \count_reg_n_0_[18]\ : STD_LOGIC;
  signal \count_reg_n_0_[19]\ : STD_LOGIC;
  signal \count_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_reg_n_0_[20]\ : STD_LOGIC;
  signal \count_reg_n_0_[21]\ : STD_LOGIC;
  signal \count_reg_n_0_[22]\ : STD_LOGIC;
  signal \count_reg_n_0_[23]\ : STD_LOGIC;
  signal \count_reg_n_0_[24]\ : STD_LOGIC;
  signal \count_reg_n_0_[25]\ : STD_LOGIC;
  signal \count_reg_n_0_[26]\ : STD_LOGIC;
  signal \count_reg_n_0_[27]\ : STD_LOGIC;
  signal \count_reg_n_0_[28]\ : STD_LOGIC;
  signal \count_reg_n_0_[29]\ : STD_LOGIC;
  signal \count_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_reg_n_0_[30]\ : STD_LOGIC;
  signal \count_reg_n_0_[31]\ : STD_LOGIC;
  signal \count_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_reg_n_0_[5]\ : STD_LOGIC;
  signal \count_reg_n_0_[6]\ : STD_LOGIC;
  signal \count_reg_n_0_[7]\ : STD_LOGIC;
  signal \count_reg_n_0_[8]\ : STD_LOGIC;
  signal \count_reg_n_0_[9]\ : STD_LOGIC;
  signal data0 : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal nextIncSig_i_1_n_0 : STD_LOGIC;
  signal nextIncSig_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^prevstate_reg_0\ : STD_LOGIC;
  signal \state1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_1\ : STD_LOGIC;
  signal \state1_carry__0_n_2\ : STD_LOGIC;
  signal \state1_carry__0_n_3\ : STD_LOGIC;
  signal \state1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \state1_carry__1_n_1\ : STD_LOGIC;
  signal \state1_carry__1_n_2\ : STD_LOGIC;
  signal \state1_carry__1_n_3\ : STD_LOGIC;
  signal state1_carry_i_1_n_0 : STD_LOGIC;
  signal state1_carry_i_2_n_0 : STD_LOGIC;
  signal state1_carry_i_3_n_0 : STD_LOGIC;
  signal state1_carry_i_4_n_0 : STD_LOGIC;
  signal state1_carry_n_0 : STD_LOGIC;
  signal state1_carry_n_1 : STD_LOGIC;
  signal state1_carry_n_2 : STD_LOGIC;
  signal state1_carry_n_3 : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_0\ : STD_LOGIC;
  signal \state2_carry__0_n_1\ : STD_LOGIC;
  signal \state2_carry__0_n_2\ : STD_LOGIC;
  signal \state2_carry__0_n_3\ : STD_LOGIC;
  signal \state2_carry__0_n_4\ : STD_LOGIC;
  signal \state2_carry__0_n_5\ : STD_LOGIC;
  signal \state2_carry__0_n_6\ : STD_LOGIC;
  signal \state2_carry__0_n_7\ : STD_LOGIC;
  signal \state2_carry__1_n_0\ : STD_LOGIC;
  signal \state2_carry__1_n_1\ : STD_LOGIC;
  signal \state2_carry__1_n_2\ : STD_LOGIC;
  signal \state2_carry__1_n_3\ : STD_LOGIC;
  signal \state2_carry__1_n_4\ : STD_LOGIC;
  signal \state2_carry__1_n_5\ : STD_LOGIC;
  signal \state2_carry__1_n_6\ : STD_LOGIC;
  signal \state2_carry__1_n_7\ : STD_LOGIC;
  signal \state2_carry__2_n_0\ : STD_LOGIC;
  signal \state2_carry__2_n_1\ : STD_LOGIC;
  signal \state2_carry__2_n_2\ : STD_LOGIC;
  signal \state2_carry__2_n_3\ : STD_LOGIC;
  signal \state2_carry__2_n_4\ : STD_LOGIC;
  signal \state2_carry__2_n_5\ : STD_LOGIC;
  signal \state2_carry__2_n_6\ : STD_LOGIC;
  signal \state2_carry__2_n_7\ : STD_LOGIC;
  signal \state2_carry__3_n_0\ : STD_LOGIC;
  signal \state2_carry__3_n_1\ : STD_LOGIC;
  signal \state2_carry__3_n_2\ : STD_LOGIC;
  signal \state2_carry__3_n_3\ : STD_LOGIC;
  signal \state2_carry__3_n_4\ : STD_LOGIC;
  signal \state2_carry__3_n_5\ : STD_LOGIC;
  signal \state2_carry__3_n_6\ : STD_LOGIC;
  signal \state2_carry__3_n_7\ : STD_LOGIC;
  signal \state2_carry__4_n_0\ : STD_LOGIC;
  signal \state2_carry__4_n_1\ : STD_LOGIC;
  signal \state2_carry__4_n_2\ : STD_LOGIC;
  signal \state2_carry__4_n_3\ : STD_LOGIC;
  signal \state2_carry__4_n_4\ : STD_LOGIC;
  signal \state2_carry__4_n_5\ : STD_LOGIC;
  signal \state2_carry__4_n_6\ : STD_LOGIC;
  signal \state2_carry__4_n_7\ : STD_LOGIC;
  signal \state2_carry__5_n_0\ : STD_LOGIC;
  signal \state2_carry__5_n_1\ : STD_LOGIC;
  signal \state2_carry__5_n_2\ : STD_LOGIC;
  signal \state2_carry__5_n_3\ : STD_LOGIC;
  signal \state2_carry__5_n_4\ : STD_LOGIC;
  signal \state2_carry__5_n_5\ : STD_LOGIC;
  signal \state2_carry__5_n_6\ : STD_LOGIC;
  signal \state2_carry__5_n_7\ : STD_LOGIC;
  signal \state2_carry__6_n_2\ : STD_LOGIC;
  signal \state2_carry__6_n_3\ : STD_LOGIC;
  signal \state2_carry__6_n_5\ : STD_LOGIC;
  signal \state2_carry__6_n_6\ : STD_LOGIC;
  signal \state2_carry__6_n_7\ : STD_LOGIC;
  signal state2_carry_n_0 : STD_LOGIC;
  signal state2_carry_n_1 : STD_LOGIC;
  signal state2_carry_n_2 : STD_LOGIC;
  signal state2_carry_n_3 : STD_LOGIC;
  signal state2_carry_n_4 : STD_LOGIC;
  signal state2_carry_n_5 : STD_LOGIC;
  signal state2_carry_n_6 : STD_LOGIC;
  signal state2_carry_n_7 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_amplitude0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_amplitude0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_amplitude0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_count_reg[0]_i_14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_count_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_count_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_state2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair49";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "attack_s:01,decay_s:10,sustain_s:11,release_s:00";
  attribute SOFT_HLUTNM of \amplitude[0]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \amplitude[0]_i_3\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \amplitude[1]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \amplitude[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \amplitude[2]_i_3\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \amplitude[3]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \amplitude[5]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \amplitude[5]_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \amplitude[7]_i_10\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \amplitude[7]_i_13\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \amplitude[7]_i_4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \amplitude[7]_i_5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \amplitude[7]_i_7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \count[10]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \count[11]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \count[12]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count[13]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \count[14]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \count[15]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \count[16]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \count[17]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count[18]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \count[19]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \count[20]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count[21]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \count[22]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \count[23]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \count[24]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \count[25]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \count[26]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \count[27]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \count[28]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \count[29]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \count[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \count[30]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \count[31]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \count[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count[5]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count[6]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \count[7]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \count[8]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \count[9]_i_1\ : label is "soft_lutpair63";
begin
  prevState_reg_0 <= \^prevstate_reg_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F77700805555A0AA"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3_n_0\,
      O => \FSM_sequential_state[0]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF00FFA0F500"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \FSM_sequential_state[1]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state[1]_i_3_n_0\,
      O => \FSM_sequential_state[1]_i_1_n_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_4_n_0\,
      I1 => \FSM_sequential_state[1]_i_5_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude_reg_n_0_[6]\,
      I4 => \amplitude_reg_n_0_[2]\,
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4500FFFF"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \FSM_sequential_state[1]_i_6_n_0\,
      I2 => \state1_inferred__0/i__carry__1_n_1\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      I4 => \state__0\(1),
      I5 => \state__0\(0),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_0\,
      I3 => \FSM_sequential_state_reg[1]_0\(0),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \state1_carry__1_n_1\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[5]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFFFFFFEFFE"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_7_n_0\,
      I1 => \FSM_sequential_state[1]_i_8_n_0\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude0_carry__1_0\(23),
      I4 => \amplitude_reg_n_0_[6]\,
      I5 => \amplitude0_carry__1_0\(22),
      O => \FSM_sequential_state[1]_i_6_n_0\
    );
\FSM_sequential_state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(16),
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude0_carry__1_0\(17),
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude0_carry__1_0\(18),
      O => \FSM_sequential_state[1]_i_7_n_0\
    );
\FSM_sequential_state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(19),
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[4]\,
      I3 => \amplitude0_carry__1_0\(20),
      I4 => \amplitude_reg_n_0_[5]\,
      I5 => \amplitude0_carry__1_0\(21),
      O => \FSM_sequential_state[1]_i_8_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_0\,
      Q => \state__0\(0),
      R => \bl.DSP48E_2_0\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_0\,
      Q => \state__0\(1),
      R => \bl.DSP48E_2_0\
    );
amplitude0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => amplitude0_carry_n_0,
      CO(2) => amplitude0_carry_n_1,
      CO(1) => amplitude0_carry_n_2,
      CO(0) => amplitude0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_amplitude0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => amplitude0_carry_i_1_n_0,
      S(2) => amplitude0_carry_i_2_n_0,
      S(1) => amplitude0_carry_i_3_n_0,
      S(0) => amplitude0_carry_i_4_n_0
    );
\amplitude0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => amplitude0_carry_n_0,
      CO(3) => \amplitude0_carry__0_n_0\,
      CO(2) => \amplitude0_carry__0_n_1\,
      CO(1) => \amplitude0_carry__0_n_2\,
      CO(0) => \amplitude0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \amplitude0_carry__0_i_1_n_0\,
      S(2) => \amplitude0_carry__0_i_2_n_0\,
      S(1) => \amplitude0_carry__0_i_3_n_0\,
      S(0) => \amplitude0_carry__0_i_4_n_0\
    );
\amplitude0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \state2_carry__4_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_7\,
      O => \amplitude0_carry__0_i_1_n_0\
    );
\amplitude0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \state2_carry__3_n_4\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__3_n_6\,
      O => \amplitude0_carry__0_i_2_n_0\
    );
\amplitude0_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \state2_carry__3_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__2_n_5\,
      O => \amplitude0_carry__0_i_3_n_0\
    );
\amplitude0_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \state2_carry__2_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_4\,
      O => \amplitude0_carry__0_i_4_n_0\
    );
\amplitude0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \amplitude0_carry__0_n_0\,
      CO(3) => \NLW_amplitude0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => data0,
      CO(1) => \amplitude0_carry__1_n_2\,
      CO(0) => \amplitude0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_amplitude0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \amplitude0_carry__1_i_1_n_0\,
      S(1) => \amplitude0_carry__1_i_2_n_0\,
      S(0) => \amplitude0_carry__1_i_3_n_0\
    );
\amplitude0_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(31),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \amplitude0_carry__1_i_1_n_0\
    );
\amplitude0_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \state2_carry__6_n_7\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__5_n_5\,
      O => \amplitude0_carry__1_i_2_n_0\
    );
\amplitude0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \state2_carry__5_n_6\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__4_n_4\,
      O => \amplitude0_carry__1_i_3_n_0\
    );
amplitude0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \state2_carry__1_n_5\,
      I2 => \amplitude0_carry__1_0\(31),
      I3 => \state2_carry__1_n_7\,
      O => amplitude0_carry_i_1_n_0
    );
amplitude0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(30),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(31),
      I4 => \state2_carry__0_n_4\,
      O => amplitude0_carry_i_2_n_0
    );
amplitude0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(29),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(28),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(27),
      O => amplitude0_carry_i_3_n_0
    );
amplitude0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(26),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(24),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(25),
      O => amplitude0_carry_i_4_n_0
    );
\amplitude[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FB00FB00BB00FB"
    )
        port map (
      I0 => \amplitude[0]_i_2_n_0\,
      I1 => \amplitude[0]_i_3_n_0\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg[4]_0\,
      I5 => \amplitude0_carry__1_0\(16),
      O => amplitude0_in(0)
    );
\amplitude[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \count_reg[0]_1\,
      O => \amplitude[0]_i_2_n_0\
    );
\amplitude[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => \amplitude[0]_i_3_n_0\
    );
\amplitude[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFCFEEEFCFCEE"
    )
        port map (
      I0 => \amplitude[3]_i_2_n_0\,
      I1 => \amplitude[1]_i_2_n_0\,
      I2 => \amplitude[7]_i_7_n_0\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \count_reg[0]_0\,
      O => amplitude0_in(1)
    );
\amplitude[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \amplitude_reg[4]_0\,
      I1 => \amplitude0_carry__1_0\(17),
      I2 => \state__0\(1),
      O => \amplitude[1]_i_2_n_0\
    );
\amplitude[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA900"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude[3]_i_2_n_0\,
      I4 => \amplitude[2]_i_2_n_0\,
      O => amplitude0_in(2)
    );
\amplitude[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[2]_i_3_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(18),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[2]_i_2_n_0\
    );
\amplitude[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \amplitude_reg_n_0_[2]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      O => \amplitude[2]_i_3_n_0\
    );
\amplitude[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAA90000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[1]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude[3]_i_2_n_0\,
      I5 => \amplitude[3]_i_3_n_0\,
      O => amplitude0_in(3)
    );
\amplitude[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F11"
    )
        port map (
      I0 => \count_reg[0]_1\,
      I1 => \state__0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state__0\(1),
      O => \amplitude[3]_i_2_n_0\
    );
\amplitude[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD000D000D000D0"
    )
        port map (
      I0 => \amplitude[3]_i_4_n_0\,
      I1 => \count_reg[0]_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(19),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[3]_i_3_n_0\
    );
\amplitude[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \amplitude_reg_n_0_[3]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[3]_i_4_n_0\
    );
\amplitude[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEAAAEAFFEAAA"
    )
        port map (
      I0 => \amplitude[4]_i_2_n_0\,
      I1 => \amplitude_reg[4]_0\,
      I2 => \amplitude0_carry__1_0\(20),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \amplitude[4]_i_4_n_0\,
      O => amplitude0_in(4)
    );
\amplitude[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000002"
    )
        port map (
      I0 => \amplitude[3]_i_2_n_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_2_n_0\
    );
\amplitude[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000015555555"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[4]_i_4_n_0\
    );
\amplitude[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F900"
    )
        port map (
      I0 => \amplitude[5]_i_2_n_0\,
      I1 => \amplitude_reg_n_0_[5]\,
      I2 => \count_reg[0]_0\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[5]_i_3_n_0\,
      O => amplitude0_in(5)
    );
\amplitude[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[2]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[0]\,
      O => \amplitude[5]_i_2_n_0\
    );
\amplitude[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude[5]_i_4_n_0\,
      I2 => \amplitude[3]_i_2_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(21),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[5]_i_3_n_0\
    );
\amplitude[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[4]\,
      I1 => \amplitude_reg_n_0_[2]\,
      I2 => \amplitude_reg_n_0_[0]\,
      I3 => \amplitude_reg_n_0_[1]\,
      I4 => \amplitude_reg_n_0_[3]\,
      O => \amplitude[5]_i_4_n_0\
    );
\amplitude[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000BE00"
    )
        port map (
      I0 => \count_reg[0]_0\,
      I1 => \amplitude[7]_i_6_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \amplitude[6]_i_2_n_0\,
      O => amplitude0_in(6)
    );
\amplitude[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF90909090909090"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3_n_0\,
      I2 => \amplitude[3]_i_2_n_0\,
      I3 => \state__0\(1),
      I4 => \amplitude0_carry__1_0\(22),
      I5 => \amplitude_reg[4]_0\,
      O => \amplitude[6]_i_2_n_0\
    );
\amplitude[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[3]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[0]\,
      I4 => \amplitude_reg_n_0_[2]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[6]_i_3_n_0\
    );
\amplitude[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008AAA8A"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \amplitude[7]_i_3_n_0\,
      I2 => \amplitude[7]_i_4_n_0\,
      I3 => \state__0\(0),
      I4 => \amplitude[7]_i_5_n_0\,
      O => \amplitude[7]_i_1_n_0\
    );
\amplitude[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \amplitude_reg_n_0_[7]\,
      I1 => \amplitude[6]_i_3_n_0\,
      I2 => \amplitude_reg_n_0_[6]\,
      O => \amplitude[7]_i_10_n_0\
    );
\amplitude[7]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \amplitude_reg_n_0_[6]\,
      I1 => \amplitude[6]_i_3_n_0\,
      O => \amplitude[7]_i_13_n_0\
    );
\amplitude[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00007800"
    )
        port map (
      I0 => \amplitude[7]_i_6_n_0\,
      I1 => \amplitude_reg_n_0_[6]\,
      I2 => \amplitude_reg_n_0_[7]\,
      I3 => \amplitude[7]_i_7_n_0\,
      I4 => \count_reg[0]_0\,
      I5 => \amplitude[7]_i_9_n_0\,
      O => amplitude0_in(7)
    );
\amplitude[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \amplitude[7]_i_10_n_0\,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => data0,
      I4 => \count_reg[0]_1\,
      O => \amplitude[7]_i_3_n_0\
    );
\amplitude[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \amplitude_reg[4]_0\,
      I3 => \state1_inferred__0/i__carry__1_n_1\,
      O => \amplitude[7]_i_4_n_0\
    );
\amplitude[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state1_carry__1_n_1\,
      I3 => \count_reg[0]_0\,
      O => \amplitude[7]_i_5_n_0\
    );
\amplitude[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \amplitude_reg_n_0_[5]\,
      I1 => \amplitude_reg_n_0_[0]\,
      I2 => \amplitude_reg_n_0_[1]\,
      I3 => \amplitude_reg_n_0_[2]\,
      I4 => \amplitude_reg_n_0_[3]\,
      I5 => \amplitude_reg_n_0_[4]\,
      O => \amplitude[7]_i_6_n_0\
    );
\amplitude[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      O => \amplitude[7]_i_7_n_0\
    );
\amplitude[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFF8080808080"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \amplitude0_carry__1_0\(23),
      I2 => \amplitude_reg[4]_0\,
      I3 => \amplitude_reg_n_0_[7]\,
      I4 => \amplitude[7]_i_13_n_0\,
      I5 => \amplitude[3]_i_2_n_0\,
      O => \amplitude[7]_i_9_n_0\
    );
\amplitude_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1_n_0\,
      D => amplitude0_in(0),
      Q => \amplitude_reg_n_0_[0]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1_n_0\,
      D => amplitude0_in(1),
      Q => \amplitude_reg_n_0_[1]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1_n_0\,
      D => amplitude0_in(2),
      Q => \amplitude_reg_n_0_[2]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1_n_0\,
      D => amplitude0_in(3),
      Q => \amplitude_reg_n_0_[3]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1_n_0\,
      D => amplitude0_in(4),
      Q => \amplitude_reg_n_0_[4]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1_n_0\,
      D => amplitude0_in(5),
      Q => \amplitude_reg_n_0_[5]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1_n_0\,
      D => amplitude0_in(6),
      Q => \amplitude_reg_n_0_[6]\,
      R => \bl.DSP48E_2_0\
    );
\amplitude_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \amplitude[7]_i_1_n_0\,
      D => amplitude0_in(7),
      Q => \amplitude_reg_n_0_[7]\,
      R => \bl.DSP48E_2_0\
    );
\count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      I1 => \count[31]_i_4_n_0\,
      O => count(0)
    );
\count[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(30),
      I1 => p_0_in(31),
      O => \count[0]_i_10_n_0\
    );
\count[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => count_reg(0),
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => p_0_in(5),
      O => \count[0]_i_11_n_0\
    );
\count[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => \count0__0\,
      I1 => nextSample,
      I2 => \^prevstate_reg_0\,
      I3 => s_axi_aresetn,
      O => \count[0]_i_1__11_n_0\
    );
\count[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \count[0]_i_6_n_0\,
      I1 => \count[0]_i_7_n_0\,
      I2 => \count[0]_i_8_n_0\,
      I3 => \count[0]_i_9_n_0\,
      I4 => \count[0]_i_10_n_0\,
      I5 => \count[0]_i_11_n_0\,
      O => \count0__0\
    );
\count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => count_reg(0),
      O => p_0_in(0)
    );
\count[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(24),
      I1 => p_0_in(25),
      I2 => p_0_in(26),
      I3 => p_0_in(27),
      I4 => p_0_in(28),
      I5 => p_0_in(29),
      O => \count[0]_i_6_n_0\
    );
\count[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(6),
      I1 => p_0_in(7),
      I2 => p_0_in(8),
      I3 => p_0_in(9),
      I4 => p_0_in(10),
      I5 => p_0_in(11),
      O => \count[0]_i_7_n_0\
    );
\count[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(18),
      I1 => p_0_in(19),
      I2 => p_0_in(20),
      I3 => p_0_in(21),
      I4 => p_0_in(22),
      I5 => p_0_in(23),
      O => \count[0]_i_8_n_0\
    );
\count[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(14),
      I3 => p_0_in(15),
      I4 => p_0_in(16),
      I5 => p_0_in(17),
      O => \count[0]_i_9_n_0\
    );
\count[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_6\,
      I1 => \count[31]_i_4_n_0\,
      O => count(10)
    );
\count[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_5\,
      I1 => \count[31]_i_4_n_0\,
      O => count(11)
    );
\count[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_4\,
      I1 => \count[31]_i_4_n_0\,
      O => count(12)
    );
\count[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_7\,
      I1 => \count[31]_i_4_n_0\,
      O => count(13)
    );
\count[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_6\,
      I1 => \count[31]_i_4_n_0\,
      O => count(14)
    );
\count[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_5\,
      I1 => \count[31]_i_4_n_0\,
      O => count(15)
    );
\count[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__2_n_4\,
      I1 => \count[31]_i_4_n_0\,
      O => count(16)
    );
\count[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_7\,
      I1 => \count[31]_i_4_n_0\,
      O => count(17)
    );
\count[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_6\,
      I1 => \count[31]_i_4_n_0\,
      O => count(18)
    );
\count[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_5\,
      I1 => \count[31]_i_4_n_0\,
      O => count(19)
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_7,
      I1 => \count[31]_i_4_n_0\,
      O => count(1)
    );
\count[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__3_n_4\,
      I1 => \count[31]_i_4_n_0\,
      O => count(20)
    );
\count[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_7\,
      I1 => \count[31]_i_4_n_0\,
      O => count(21)
    );
\count[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_6\,
      I1 => \count[31]_i_4_n_0\,
      O => count(22)
    );
\count[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_5\,
      I1 => \count[31]_i_4_n_0\,
      O => count(23)
    );
\count[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__4_n_4\,
      I1 => \count[31]_i_4_n_0\,
      O => count(24)
    );
\count[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_7\,
      I1 => \count[31]_i_4_n_0\,
      O => count(25)
    );
\count[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_6\,
      I1 => \count[31]_i_4_n_0\,
      O => count(26)
    );
\count[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_5\,
      I1 => \count[31]_i_4_n_0\,
      O => count(27)
    );
\count[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__5_n_4\,
      I1 => \count[31]_i_4_n_0\,
      O => count(28)
    );
\count[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_7\,
      I1 => \count[31]_i_4_n_0\,
      O => count(29)
    );
\count[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \count[31]_i_4_n_0\,
      O => count(2)
    );
\count[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_6\,
      I1 => \count[31]_i_4_n_0\,
      O => count(30)
    );
\count[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888A888888888"
    )
        port map (
      I0 => nextIncSig_reg_n_0,
      I1 => \count[31]_i_3_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \count_reg[0]_0\,
      I5 => \FSM_sequential_state_reg[1]_0\(0),
      O => \count[31]_i_1_n_0\
    );
\count[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__6_n_5\,
      I1 => \count[31]_i_4_n_0\,
      O => count(31)
    );
\count[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFF0202"
    )
        port map (
      I0 => \amplitude[7]_i_10_n_0\,
      I1 => \count_reg[0]_1\,
      I2 => \state__0\(1),
      I3 => \amplitude_reg[4]_0\,
      I4 => \FSM_sequential_state_reg[1]_0\(0),
      I5 => \state__0\(0),
      O => \count[31]_i_3_n_0\
    );
\count[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEF0FE0F0E000E"
    )
        port map (
      I0 => data0,
      I1 => \FSM_sequential_state_reg[1]_0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state1_carry__1_n_1\,
      I5 => \state1_inferred__0/i__carry__1_n_1\,
      O => \count[31]_i_4_n_0\
    );
\count[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_5,
      I1 => \count[31]_i_4_n_0\,
      O => count(3)
    );
\count[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state2_carry_n_4,
      I1 => \count[31]_i_4_n_0\,
      O => count(4)
    );
\count[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \count[31]_i_4_n_0\,
      O => count(5)
    );
\count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_6\,
      I1 => \count[31]_i_4_n_0\,
      O => count(6)
    );
\count[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_5\,
      I1 => \count[31]_i_4_n_0\,
      O => count(7)
    );
\count[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__0_n_4\,
      I1 => \count[31]_i_4_n_0\,
      O => count(8)
    );
\count[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state2_carry__1_n_7\,
      I1 => \count[31]_i_4_n_0\,
      O => count(9)
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(0),
      Q => \count_reg_n_0_[0]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[0]_i_3_n_7\,
      Q => count_reg(0),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_17_n_0\,
      CO(3) => \count_reg[0]_i_12_n_0\,
      CO(2) => \count_reg[0]_i_12_n_1\,
      CO(1) => \count_reg[0]_i_12_n_2\,
      CO(0) => \count_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(24 downto 21),
      S(3 downto 0) => count_reg(24 downto 21)
    );
\count_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_12_n_0\,
      CO(3) => \count_reg[0]_i_13_n_0\,
      CO(2) => \count_reg[0]_i_13_n_1\,
      CO(1) => \count_reg[0]_i_13_n_2\,
      CO(0) => \count_reg[0]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(28 downto 25),
      S(3 downto 0) => count_reg(28 downto 25)
    );
\count_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_13_n_0\,
      CO(3 downto 2) => \NLW_count_reg[0]_i_14_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \count_reg[0]_i_14_n_2\,
      CO(0) => \count_reg[0]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_count_reg[0]_i_14_O_UNCONNECTED\(3),
      O(2 downto 0) => p_0_in(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => count_reg(31 downto 29)
    );
\count_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_19_n_0\,
      CO(3) => \count_reg[0]_i_15_n_0\,
      CO(2) => \count_reg[0]_i_15_n_1\,
      CO(1) => \count_reg[0]_i_15_n_2\,
      CO(0) => \count_reg[0]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(8 downto 5),
      S(3 downto 0) => count_reg(8 downto 5)
    );
\count_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_15_n_0\,
      CO(3) => \count_reg[0]_i_16_n_0\,
      CO(2) => \count_reg[0]_i_16_n_1\,
      CO(1) => \count_reg[0]_i_16_n_2\,
      CO(0) => \count_reg[0]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(12 downto 9),
      S(3 downto 0) => count_reg(12 downto 9)
    );
\count_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_18_n_0\,
      CO(3) => \count_reg[0]_i_17_n_0\,
      CO(2) => \count_reg[0]_i_17_n_1\,
      CO(1) => \count_reg[0]_i_17_n_2\,
      CO(0) => \count_reg[0]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(20 downto 17),
      S(3 downto 0) => count_reg(20 downto 17)
    );
\count_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_16_n_0\,
      CO(3) => \count_reg[0]_i_18_n_0\,
      CO(2) => \count_reg[0]_i_18_n_1\,
      CO(1) => \count_reg[0]_i_18_n_2\,
      CO(0) => \count_reg[0]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(16 downto 13),
      S(3 downto 0) => count_reg(16 downto 13)
    );
\count_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_19_n_0\,
      CO(2) => \count_reg[0]_i_19_n_1\,
      CO(1) => \count_reg[0]_i_19_n_2\,
      CO(0) => \count_reg[0]_i_19_n_3\,
      CYINIT => count_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(4 downto 1),
      S(3 downto 0) => count_reg(4 downto 1)
    );
\count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \count_reg[0]_i_3_n_0\,
      CO(2) => \count_reg[0]_i_3_n_1\,
      CO(1) => \count_reg[0]_i_3_n_2\,
      CO(0) => \count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \count_reg[0]_i_3_n_4\,
      O(2) => \count_reg[0]_i_3_n_5\,
      O(1) => \count_reg[0]_i_3_n_6\,
      O(0) => \count_reg[0]_i_3_n_7\,
      S(3 downto 1) => count_reg(3 downto 1),
      S(0) => p_0_in(0)
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(10),
      Q => \count_reg_n_0_[10]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[10]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[8]_i_1_n_5\,
      Q => count_reg(10),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(11),
      Q => \count_reg_n_0_[11]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[11]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[8]_i_1_n_4\,
      Q => count_reg(11),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(12),
      Q => \count_reg_n_0_[12]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[12]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[12]_i_1_n_7\,
      Q => count_reg(12),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CO(3) => \count_reg[12]_i_1_n_0\,
      CO(2) => \count_reg[12]_i_1_n_1\,
      CO(1) => \count_reg[12]_i_1_n_2\,
      CO(0) => \count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[12]_i_1_n_4\,
      O(2) => \count_reg[12]_i_1_n_5\,
      O(1) => \count_reg[12]_i_1_n_6\,
      O(0) => \count_reg[12]_i_1_n_7\,
      S(3 downto 0) => count_reg(15 downto 12)
    );
\count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(13),
      Q => \count_reg_n_0_[13]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[13]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[12]_i_1_n_6\,
      Q => count_reg(13),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(14),
      Q => \count_reg_n_0_[14]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[14]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[12]_i_1_n_5\,
      Q => count_reg(14),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(15),
      Q => \count_reg_n_0_[15]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[15]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[12]_i_1_n_4\,
      Q => count_reg(15),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(16),
      Q => \count_reg_n_0_[16]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[16]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[16]_i_1_n_7\,
      Q => count_reg(16),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[12]_i_1_n_0\,
      CO(3) => \count_reg[16]_i_1_n_0\,
      CO(2) => \count_reg[16]_i_1_n_1\,
      CO(1) => \count_reg[16]_i_1_n_2\,
      CO(0) => \count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[16]_i_1_n_4\,
      O(2) => \count_reg[16]_i_1_n_5\,
      O(1) => \count_reg[16]_i_1_n_6\,
      O(0) => \count_reg[16]_i_1_n_7\,
      S(3 downto 0) => count_reg(19 downto 16)
    );
\count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(17),
      Q => \count_reg_n_0_[17]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[17]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[16]_i_1_n_6\,
      Q => count_reg(17),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(18),
      Q => \count_reg_n_0_[18]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[18]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[16]_i_1_n_5\,
      Q => count_reg(18),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(19),
      Q => \count_reg_n_0_[19]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[19]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[16]_i_1_n_4\,
      Q => count_reg(19),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(1),
      Q => \count_reg_n_0_[1]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[1]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[0]_i_3_n_6\,
      Q => count_reg(1),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(20),
      Q => \count_reg_n_0_[20]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[20]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[20]_i_1_n_7\,
      Q => count_reg(20),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[16]_i_1_n_0\,
      CO(3) => \count_reg[20]_i_1_n_0\,
      CO(2) => \count_reg[20]_i_1_n_1\,
      CO(1) => \count_reg[20]_i_1_n_2\,
      CO(0) => \count_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[20]_i_1_n_4\,
      O(2) => \count_reg[20]_i_1_n_5\,
      O(1) => \count_reg[20]_i_1_n_6\,
      O(0) => \count_reg[20]_i_1_n_7\,
      S(3 downto 0) => count_reg(23 downto 20)
    );
\count_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(21),
      Q => \count_reg_n_0_[21]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[21]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[20]_i_1_n_6\,
      Q => count_reg(21),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(22),
      Q => \count_reg_n_0_[22]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[22]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[20]_i_1_n_5\,
      Q => count_reg(22),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(23),
      Q => \count_reg_n_0_[23]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[23]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[20]_i_1_n_4\,
      Q => count_reg(23),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(24),
      Q => \count_reg_n_0_[24]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[24]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[24]_i_1_n_7\,
      Q => count_reg(24),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[20]_i_1_n_0\,
      CO(3) => \count_reg[24]_i_1_n_0\,
      CO(2) => \count_reg[24]_i_1_n_1\,
      CO(1) => \count_reg[24]_i_1_n_2\,
      CO(0) => \count_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[24]_i_1_n_4\,
      O(2) => \count_reg[24]_i_1_n_5\,
      O(1) => \count_reg[24]_i_1_n_6\,
      O(0) => \count_reg[24]_i_1_n_7\,
      S(3 downto 0) => count_reg(27 downto 24)
    );
\count_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(25),
      Q => \count_reg_n_0_[25]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[25]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[24]_i_1_n_6\,
      Q => count_reg(25),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(26),
      Q => \count_reg_n_0_[26]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[26]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[24]_i_1_n_5\,
      Q => count_reg(26),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(27),
      Q => \count_reg_n_0_[27]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[27]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[24]_i_1_n_4\,
      Q => count_reg(27),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(28),
      Q => \count_reg_n_0_[28]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[28]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[28]_i_1_n_7\,
      Q => count_reg(28),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[24]_i_1_n_0\,
      CO(3) => \NLW_count_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[28]_i_1_n_1\,
      CO(1) => \count_reg[28]_i_1_n_2\,
      CO(0) => \count_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[28]_i_1_n_4\,
      O(2) => \count_reg[28]_i_1_n_5\,
      O(1) => \count_reg[28]_i_1_n_6\,
      O(0) => \count_reg[28]_i_1_n_7\,
      S(3 downto 0) => count_reg(31 downto 28)
    );
\count_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(29),
      Q => \count_reg_n_0_[29]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[29]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[28]_i_1_n_6\,
      Q => count_reg(29),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(2),
      Q => \count_reg_n_0_[2]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[2]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[0]_i_3_n_5\,
      Q => count_reg(2),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(30),
      Q => \count_reg_n_0_[30]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[30]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[28]_i_1_n_5\,
      Q => count_reg(30),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(31),
      Q => \count_reg_n_0_[31]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[31]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[28]_i_1_n_4\,
      Q => count_reg(31),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(3),
      Q => \count_reg_n_0_[3]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[3]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[0]_i_3_n_4\,
      Q => count_reg(3),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(4),
      Q => \count_reg_n_0_[4]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[4]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[4]_i_1_n_7\,
      Q => count_reg(4),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[0]_i_3_n_0\,
      CO(3) => \count_reg[4]_i_1_n_0\,
      CO(2) => \count_reg[4]_i_1_n_1\,
      CO(1) => \count_reg[4]_i_1_n_2\,
      CO(0) => \count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[4]_i_1_n_4\,
      O(2) => \count_reg[4]_i_1_n_5\,
      O(1) => \count_reg[4]_i_1_n_6\,
      O(0) => \count_reg[4]_i_1_n_7\,
      S(3 downto 0) => count_reg(7 downto 4)
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(5),
      Q => \count_reg_n_0_[5]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[5]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[4]_i_1_n_6\,
      Q => count_reg(5),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(6),
      Q => \count_reg_n_0_[6]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[6]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[4]_i_1_n_5\,
      Q => count_reg(6),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(7),
      Q => \count_reg_n_0_[7]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[7]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[4]_i_1_n_4\,
      Q => count_reg(7),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(8),
      Q => \count_reg_n_0_[8]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[8]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[8]_i_1_n_7\,
      Q => count_reg(8),
      R => \count[0]_i_1__11_n_0\
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \count_reg[4]_i_1_n_0\,
      CO(3) => \count_reg[8]_i_1_n_0\,
      CO(2) => \count_reg[8]_i_1_n_1\,
      CO(1) => \count_reg[8]_i_1_n_2\,
      CO(0) => \count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \count_reg[8]_i_1_n_4\,
      O(2) => \count_reg[8]_i_1_n_5\,
      O(1) => \count_reg[8]_i_1_n_6\,
      O(0) => \count_reg[8]_i_1_n_7\,
      S(3 downto 0) => count_reg(11 downto 8)
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \count[31]_i_1_n_0\,
      D => count(9),
      Q => \count_reg_n_0_[9]\,
      R => \bl.DSP48E_2_0\
    );
\count_reg[9]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => count02_out,
      D => \count_reg[8]_i_1_n_6\,
      Q => count_reg(9),
      R => \count[0]_i_1__11_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \i__carry__1_i_3_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(15),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(14),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(15),
      I4 => \state2_carry__0_n_4\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \state2_carry__0_n_7\,
      I1 => \amplitude0_carry__1_0\(13),
      I2 => state2_carry_n_5,
      I3 => \amplitude0_carry__1_0\(11),
      I4 => \amplitude0_carry__1_0\(12),
      I5 => state2_carry_n_4,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => state2_carry_n_6,
      I1 => \amplitude0_carry__1_0\(10),
      I2 => \count_reg_n_0_[0]\,
      I3 => \amplitude0_carry__1_0\(8),
      I4 => \amplitude0_carry__1_0\(9),
      I5 => state2_carry_n_7,
      O => \i__carry_i_4_n_0\
    );
multipy_signal: entity work.skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_65
     port map (
      DI(0) => DI(0),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      P(1 downto 0) => P(1 downto 0),
      Q(7) => \amplitude_reg_n_0_[7]\,
      Q(6) => \amplitude_reg_n_0_[6]\,
      Q(5) => \amplitude_reg_n_0_[5]\,
      Q(4) => \amplitude_reg_n_0_[4]\,
      Q(3) => \amplitude_reg_n_0_[3]\,
      Q(2) => \amplitude_reg_n_0_[2]\,
      Q(1) => \amplitude_reg_n_0_[1]\,
      Q(0) => \amplitude_reg_n_0_[0]\,
      S(0) => S(0),
      \bl.DSP48E_2_0\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_1\ => \bl.DSP48E_2_0\,
      \mixedSigInt_reg[19]_i_18\(1 downto 0) => \mixedSigInt_reg[19]_i_18\(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
nextIncSig_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3020"
    )
        port map (
      I0 => \count0__0\,
      I1 => \^prevstate_reg_0\,
      I2 => nextSample,
      I3 => nextIncSig_reg_n_0,
      O => nextIncSig_i_1_n_0
    );
nextIncSig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => nextIncSig_i_1_n_0,
      Q => nextIncSig_reg_n_0,
      R => \bl.DSP48E_2_0\
    );
prevState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => prevState_reg_1,
      Q => \^prevstate_reg_0\,
      R => '0'
    );
state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state1_carry_n_0,
      CO(2) => state1_carry_n_1,
      CO(1) => state1_carry_n_2,
      CO(0) => state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => state1_carry_i_1_n_0,
      S(2) => state1_carry_i_2_n_0,
      S(1) => state1_carry_i_3_n_0,
      S(0) => state1_carry_i_4_n_0
    );
\state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state1_carry_n_0,
      CO(3) => \state1_carry__0_n_0\,
      CO(2) => \state1_carry__0_n_1\,
      CO(1) => \state1_carry__0_n_2\,
      CO(0) => \state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state1_carry__0_i_1_n_0\,
      S(2) => \state1_carry__0_i_2_n_0\,
      S(1) => \state1_carry__0_i_3_n_0\,
      S(0) => \state1_carry__0_i_4_n_0\
    );
\state1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_7\,
      I2 => \state2_carry__4_n_5\,
      I3 => \state2_carry__4_n_6\,
      O => \state1_carry__0_i_1_n_0\
    );
\state1_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__3_n_6\,
      I2 => \state2_carry__3_n_4\,
      I3 => \state2_carry__3_n_5\,
      O => \state1_carry__0_i_2_n_0\
    );
\state1_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__2_n_5\,
      I2 => \state2_carry__3_n_7\,
      I3 => \state2_carry__2_n_4\,
      O => \state1_carry__0_i_3_n_0\
    );
\state1_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_4\,
      I2 => \state2_carry__2_n_6\,
      I3 => \state2_carry__2_n_7\,
      O => \state1_carry__0_i_4_n_0\
    );
\state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_carry__0_n_0\,
      CO(3) => \NLW_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_carry__1_n_1\,
      CO(1) => \state1_carry__1_n_2\,
      CO(0) => \state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state1_carry__1_i_1_n_0\,
      S(1) => \state1_carry__1_i_2_n_0\,
      S(0) => \state1_carry__1_i_3_n_0\
    );
\state1_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__6_n_6\,
      I2 => \state2_carry__6_n_5\,
      O => \state1_carry__1_i_1_n_0\
    );
\state1_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__5_n_5\,
      I2 => \state2_carry__6_n_7\,
      I3 => \state2_carry__5_n_4\,
      O => \state1_carry__1_i_2_n_0\
    );
\state1_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__4_n_4\,
      I2 => \state2_carry__5_n_6\,
      I3 => \state2_carry__5_n_7\,
      O => \state1_carry__1_i_3_n_0\
    );
state1_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8001"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(7),
      I1 => \state2_carry__1_n_7\,
      I2 => \state2_carry__1_n_5\,
      I3 => \state2_carry__1_n_6\,
      O => state1_carry_i_1_n_0
    );
state1_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(6),
      I1 => \state2_carry__0_n_6\,
      I2 => \state2_carry__0_n_5\,
      I3 => \amplitude0_carry__1_0\(7),
      I4 => \state2_carry__0_n_4\,
      O => state1_carry_i_2_n_0
    );
state1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(5),
      I1 => \state2_carry__0_n_7\,
      I2 => state2_carry_n_4,
      I3 => \amplitude0_carry__1_0\(4),
      I4 => state2_carry_n_5,
      I5 => \amplitude0_carry__1_0\(3),
      O => state1_carry_i_3_n_0
    );
state1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990000000000990"
    )
        port map (
      I0 => \amplitude0_carry__1_0\(2),
      I1 => state2_carry_n_6,
      I2 => \amplitude0_carry__1_0\(0),
      I3 => \count_reg_n_0_[0]\,
      I4 => state2_carry_n_7,
      I5 => \amplitude0_carry__1_0\(1),
      O => state1_carry_i_4_n_0
    );
\state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__0/i__carry_n_0\,
      CO(2) => \state1_inferred__0/i__carry_n_1\,
      CO(1) => \state1_inferred__0/i__carry_n_2\,
      CO(0) => \state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\state1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry_n_0\,
      CO(3) => \state1_inferred__0/i__carry__0_n_0\,
      CO(2) => \state1_inferred__0/i__carry__0_n_1\,
      CO(1) => \state1_inferred__0/i__carry__0_n_2\,
      CO(0) => \state1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1_n_0\,
      S(2) => \i__carry__0_i_2_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\state1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \state1_inferred__0/i__carry__1_n_1\,
      CO(1) => \state1_inferred__0/i__carry__1_n_2\,
      CO(0) => \state1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1_n_0\,
      S(1) => \i__carry__1_i_2_n_0\,
      S(0) => \i__carry__1_i_3_n_0\
    );
state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state2_carry_n_0,
      CO(2) => state2_carry_n_1,
      CO(1) => state2_carry_n_2,
      CO(0) => state2_carry_n_3,
      CYINIT => \count_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => state2_carry_n_4,
      O(2) => state2_carry_n_5,
      O(1) => state2_carry_n_6,
      O(0) => state2_carry_n_7,
      S(3) => \count_reg_n_0_[4]\,
      S(2) => \count_reg_n_0_[3]\,
      S(1) => \count_reg_n_0_[2]\,
      S(0) => \count_reg_n_0_[1]\
    );
\state2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state2_carry_n_0,
      CO(3) => \state2_carry__0_n_0\,
      CO(2) => \state2_carry__0_n_1\,
      CO(1) => \state2_carry__0_n_2\,
      CO(0) => \state2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__0_n_4\,
      O(2) => \state2_carry__0_n_5\,
      O(1) => \state2_carry__0_n_6\,
      O(0) => \state2_carry__0_n_7\,
      S(3) => \count_reg_n_0_[8]\,
      S(2) => \count_reg_n_0_[7]\,
      S(1) => \count_reg_n_0_[6]\,
      S(0) => \count_reg_n_0_[5]\
    );
\state2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__0_n_0\,
      CO(3) => \state2_carry__1_n_0\,
      CO(2) => \state2_carry__1_n_1\,
      CO(1) => \state2_carry__1_n_2\,
      CO(0) => \state2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__1_n_4\,
      O(2) => \state2_carry__1_n_5\,
      O(1) => \state2_carry__1_n_6\,
      O(0) => \state2_carry__1_n_7\,
      S(3) => \count_reg_n_0_[12]\,
      S(2) => \count_reg_n_0_[11]\,
      S(1) => \count_reg_n_0_[10]\,
      S(0) => \count_reg_n_0_[9]\
    );
\state2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__1_n_0\,
      CO(3) => \state2_carry__2_n_0\,
      CO(2) => \state2_carry__2_n_1\,
      CO(1) => \state2_carry__2_n_2\,
      CO(0) => \state2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__2_n_4\,
      O(2) => \state2_carry__2_n_5\,
      O(1) => \state2_carry__2_n_6\,
      O(0) => \state2_carry__2_n_7\,
      S(3) => \count_reg_n_0_[16]\,
      S(2) => \count_reg_n_0_[15]\,
      S(1) => \count_reg_n_0_[14]\,
      S(0) => \count_reg_n_0_[13]\
    );
\state2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__2_n_0\,
      CO(3) => \state2_carry__3_n_0\,
      CO(2) => \state2_carry__3_n_1\,
      CO(1) => \state2_carry__3_n_2\,
      CO(0) => \state2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__3_n_4\,
      O(2) => \state2_carry__3_n_5\,
      O(1) => \state2_carry__3_n_6\,
      O(0) => \state2_carry__3_n_7\,
      S(3) => \count_reg_n_0_[20]\,
      S(2) => \count_reg_n_0_[19]\,
      S(1) => \count_reg_n_0_[18]\,
      S(0) => \count_reg_n_0_[17]\
    );
\state2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__3_n_0\,
      CO(3) => \state2_carry__4_n_0\,
      CO(2) => \state2_carry__4_n_1\,
      CO(1) => \state2_carry__4_n_2\,
      CO(0) => \state2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__4_n_4\,
      O(2) => \state2_carry__4_n_5\,
      O(1) => \state2_carry__4_n_6\,
      O(0) => \state2_carry__4_n_7\,
      S(3) => \count_reg_n_0_[24]\,
      S(2) => \count_reg_n_0_[23]\,
      S(1) => \count_reg_n_0_[22]\,
      S(0) => \count_reg_n_0_[21]\
    );
\state2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__4_n_0\,
      CO(3) => \state2_carry__5_n_0\,
      CO(2) => \state2_carry__5_n_1\,
      CO(1) => \state2_carry__5_n_2\,
      CO(0) => \state2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \state2_carry__5_n_4\,
      O(2) => \state2_carry__5_n_5\,
      O(1) => \state2_carry__5_n_6\,
      O(0) => \state2_carry__5_n_7\,
      S(3) => \count_reg_n_0_[28]\,
      S(2) => \count_reg_n_0_[27]\,
      S(1) => \count_reg_n_0_[26]\,
      S(0) => \count_reg_n_0_[25]\
    );
\state2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_state2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \state2_carry__6_n_2\,
      CO(0) => \state2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_state2_carry__6_O_UNCONNECTED\(3),
      O(2) => \state2_carry__6_n_5\,
      O(1) => \state2_carry__6_n_6\,
      O(0) => \state2_carry__6_n_7\,
      S(3) => '0',
      S(2) => \count_reg_n_0_[31]\,
      S(1) => \count_reg_n_0_[30]\,
      S(0) => \count_reg_n_0_[29]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_audio_init is
  port (
    scl : inout STD_LOGIC;
    sda : inout STD_LOGIC;
    clk_50 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_audio_init : entity is "audio_init";
end skrach_design_skrach_core_0_1_audio_init;

architecture STRUCTURE of skrach_design_skrach_core_0_1_audio_init is
  signal data0 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal data1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_i[7]_i_1_n_0\ : STD_LOGIC;
  signal delayEn : STD_LOGIC;
  signal delayEn_i_1_n_0 : STD_LOGIC;
  signal delayEn_i_2_n_0 : STD_LOGIC;
  signal delaycnt : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal delaycnt0 : STD_LOGIC;
  signal \delaycnt0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__0_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__0_n_1\ : STD_LOGIC;
  signal \delaycnt0_carry__0_n_2\ : STD_LOGIC;
  signal \delaycnt0_carry__0_n_3\ : STD_LOGIC;
  signal \delaycnt0_carry__0_n_4\ : STD_LOGIC;
  signal \delaycnt0_carry__0_n_5\ : STD_LOGIC;
  signal \delaycnt0_carry__0_n_6\ : STD_LOGIC;
  signal \delaycnt0_carry__0_n_7\ : STD_LOGIC;
  signal \delaycnt0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__1_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__1_n_1\ : STD_LOGIC;
  signal \delaycnt0_carry__1_n_2\ : STD_LOGIC;
  signal \delaycnt0_carry__1_n_3\ : STD_LOGIC;
  signal \delaycnt0_carry__1_n_4\ : STD_LOGIC;
  signal \delaycnt0_carry__1_n_5\ : STD_LOGIC;
  signal \delaycnt0_carry__1_n_6\ : STD_LOGIC;
  signal \delaycnt0_carry__1_n_7\ : STD_LOGIC;
  signal \delaycnt0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__2_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__2_n_1\ : STD_LOGIC;
  signal \delaycnt0_carry__2_n_2\ : STD_LOGIC;
  signal \delaycnt0_carry__2_n_3\ : STD_LOGIC;
  signal \delaycnt0_carry__2_n_4\ : STD_LOGIC;
  signal \delaycnt0_carry__2_n_5\ : STD_LOGIC;
  signal \delaycnt0_carry__2_n_6\ : STD_LOGIC;
  signal \delaycnt0_carry__2_n_7\ : STD_LOGIC;
  signal \delaycnt0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__3_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__3_n_1\ : STD_LOGIC;
  signal \delaycnt0_carry__3_n_2\ : STD_LOGIC;
  signal \delaycnt0_carry__3_n_3\ : STD_LOGIC;
  signal \delaycnt0_carry__3_n_4\ : STD_LOGIC;
  signal \delaycnt0_carry__3_n_5\ : STD_LOGIC;
  signal \delaycnt0_carry__3_n_6\ : STD_LOGIC;
  signal \delaycnt0_carry__3_n_7\ : STD_LOGIC;
  signal \delaycnt0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__4_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__4_n_1\ : STD_LOGIC;
  signal \delaycnt0_carry__4_n_2\ : STD_LOGIC;
  signal \delaycnt0_carry__4_n_3\ : STD_LOGIC;
  signal \delaycnt0_carry__4_n_4\ : STD_LOGIC;
  signal \delaycnt0_carry__4_n_5\ : STD_LOGIC;
  signal \delaycnt0_carry__4_n_6\ : STD_LOGIC;
  signal \delaycnt0_carry__4_n_7\ : STD_LOGIC;
  signal \delaycnt0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__5_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__5_n_1\ : STD_LOGIC;
  signal \delaycnt0_carry__5_n_2\ : STD_LOGIC;
  signal \delaycnt0_carry__5_n_3\ : STD_LOGIC;
  signal \delaycnt0_carry__5_n_4\ : STD_LOGIC;
  signal \delaycnt0_carry__5_n_5\ : STD_LOGIC;
  signal \delaycnt0_carry__5_n_6\ : STD_LOGIC;
  signal \delaycnt0_carry__5_n_7\ : STD_LOGIC;
  signal \delaycnt0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \delaycnt0_carry__6_n_2\ : STD_LOGIC;
  signal \delaycnt0_carry__6_n_3\ : STD_LOGIC;
  signal \delaycnt0_carry__6_n_5\ : STD_LOGIC;
  signal \delaycnt0_carry__6_n_6\ : STD_LOGIC;
  signal \delaycnt0_carry__6_n_7\ : STD_LOGIC;
  signal delaycnt0_carry_i_1_n_0 : STD_LOGIC;
  signal delaycnt0_carry_i_2_n_0 : STD_LOGIC;
  signal delaycnt0_carry_i_3_n_0 : STD_LOGIC;
  signal delaycnt0_carry_i_4_n_0 : STD_LOGIC;
  signal delaycnt0_carry_n_0 : STD_LOGIC;
  signal delaycnt0_carry_n_1 : STD_LOGIC;
  signal delaycnt0_carry_n_2 : STD_LOGIC;
  signal delaycnt0_carry_n_3 : STD_LOGIC;
  signal delaycnt0_carry_n_4 : STD_LOGIC;
  signal delaycnt0_carry_n_5 : STD_LOGIC;
  signal delaycnt0_carry_n_6 : STD_LOGIC;
  signal delaycnt0_carry_n_7 : STD_LOGIC;
  signal \delaycnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \initA[0]_i_1_n_0\ : STD_LOGIC;
  signal \initA[4]_i_1_n_0\ : STD_LOGIC;
  signal \initA[5]_i_1_n_0\ : STD_LOGIC;
  signal \initA[6]_i_3_n_0\ : STD_LOGIC;
  signal \initA[6]_i_4_n_0\ : STD_LOGIC;
  signal \initA[6]_i_5_n_0\ : STD_LOGIC;
  signal \initA[6]_i_6_n_0\ : STD_LOGIC;
  signal initA_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal initEn : STD_LOGIC;
  signal initEn_i_2_n_0 : STD_LOGIC;
  signal initEn_i_4_n_0 : STD_LOGIC;
  signal \initWord[0]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[10]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[11]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[12]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[13]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[14]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[15]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[16]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[17]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[18]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[19]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[20]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[21]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[23]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[30]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[30]_i_2_n_0\ : STD_LOGIC;
  signal \initWord[5]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[8]_i_1_n_0\ : STD_LOGIC;
  signal \initWord[9]_i_1_n_0\ : STD_LOGIC;
  signal \initWord_reg_n_0_[0]\ : STD_LOGIC;
  signal \initWord_reg_n_0_[5]\ : STD_LOGIC;
  signal msg : STD_LOGIC;
  signal msg0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[1]_i_3_n_0\ : STD_LOGIC;
  signal \state[1]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[3]_i_10_n_0\ : STD_LOGIC;
  signal \state[3]_i_11_n_0\ : STD_LOGIC;
  signal \state[3]_i_12_n_0\ : STD_LOGIC;
  signal \state[3]_i_13_n_0\ : STD_LOGIC;
  signal \state[3]_i_3_n_0\ : STD_LOGIC;
  signal \state[3]_i_4_n_0\ : STD_LOGIC;
  signal \state[3]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_6_n_0\ : STD_LOGIC;
  signal \state[3]_i_7_n_0\ : STD_LOGIC;
  signal \state[3]_i_8_n_0\ : STD_LOGIC;
  signal \state[3]_i_9_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[3]\ : STD_LOGIC;
  signal stb : STD_LOGIC;
  signal stb_i_1_n_0 : STD_LOGIC;
  signal twi_controller_n_0 : STD_LOGIC;
  signal twi_controller_n_1 : STD_LOGIC;
  signal twi_controller_n_2 : STD_LOGIC;
  signal twi_controller_n_3 : STD_LOGIC;
  signal twi_controller_n_4 : STD_LOGIC;
  signal twi_controller_n_5 : STD_LOGIC;
  signal twi_controller_n_6 : STD_LOGIC;
  signal \NLW_delaycnt0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delaycnt0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_i[6]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of delayEn_i_2 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \delaycnt[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \initA[0]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \initA[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \initA[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \initA[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \initA[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \initA[6]_i_4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \initA[6]_i_5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \initA[6]_i_6\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of initEn_i_2 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of msg_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \state[1]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \state[1]_i_4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \state[3]_i_13\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of stb_i_1 : label is "soft_lutpair27";
begin
\data_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8C83808FFFFFFFF"
    )
        port map (
      I0 => data1(0),
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => data2(0),
      I4 => \initWord_reg_n_0_[0]\,
      I5 => \state[1]_i_2_n_0\,
      O => \data_i[0]_i_1_n_0\
    );
\data_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011100000001000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => data2(1),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => data1(1),
      O => \data_i[1]_i_1_n_0\
    );
\data_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDF55555DDF555"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => data1(2),
      I2 => data2(2),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \initWord_reg_n_0_[5]\,
      O => \data_i[2]_i_1_n_0\
    );
\data_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDF55555DDF555"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => data1(3),
      I2 => data2(3),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \initWord_reg_n_0_[5]\,
      O => \data_i[3]_i_1_n_0\
    );
\data_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC8CB08000000000"
    )
        port map (
      I0 => \initWord_reg_n_0_[5]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => data1(4),
      I4 => data2(4),
      I5 => \state[1]_i_2_n_0\,
      O => \data_i[4]_i_1_n_0\
    );
\data_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[2]\,
      O => \data_i[5]_i_1_n_0\
    );
\data_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDF55555DDF555"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => data1(5),
      I2 => data2(5),
      I3 => \state_reg_n_0_[1]\,
      I4 => \state_reg_n_0_[0]\,
      I5 => \initWord_reg_n_0_[5]\,
      O => \data_i[5]_i_2_n_0\
    );
\data_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80800000000010FF"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => data0(6),
      I3 => \data_i[6]_i_2_n_0\,
      I4 => \state_reg_n_0_[3]\,
      I5 => \state_reg_n_0_[2]\,
      O => \data_i[6]_i_1_n_0\
    );
\data_i[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C773F77"
    )
        port map (
      I0 => data2(6),
      I1 => \state_reg_n_0_[1]\,
      I2 => \initWord_reg_n_0_[5]\,
      I3 => \state_reg_n_0_[0]\,
      I4 => data1(7),
      O => \data_i[6]_i_2_n_0\
    );
\data_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011100000001000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => data1(7),
      I3 => \state_reg_n_0_[0]\,
      I4 => \state_reg_n_0_[1]\,
      I5 => data2(7),
      O => \data_i[7]_i_1_n_0\
    );
\data_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => s_axi_aresetn,
      D => \data_i[0]_i_1_n_0\,
      Q => data_i(0),
      R => \data_i[5]_i_1_n_0\
    );
\data_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => s_axi_aresetn,
      D => \data_i[1]_i_1_n_0\,
      Q => data_i(1),
      R => '0'
    );
\data_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => s_axi_aresetn,
      D => \data_i[2]_i_1_n_0\,
      Q => data_i(2),
      R => \data_i[5]_i_1_n_0\
    );
\data_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => s_axi_aresetn,
      D => \data_i[3]_i_1_n_0\,
      Q => data_i(3),
      R => \data_i[5]_i_1_n_0\
    );
\data_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => s_axi_aresetn,
      D => \data_i[4]_i_1_n_0\,
      Q => data_i(4),
      R => '0'
    );
\data_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => s_axi_aresetn,
      D => \data_i[5]_i_2_n_0\,
      Q => data_i(5),
      R => \data_i[5]_i_1_n_0\
    );
\data_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => s_axi_aresetn,
      D => \data_i[6]_i_1_n_0\,
      Q => data_i(6),
      R => '0'
    );
\data_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => s_axi_aresetn,
      D => \data_i[7]_i_1_n_0\,
      Q => data_i(7),
      R => '0'
    );
delayEn_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA00000000"
    )
        port map (
      I0 => delayEn,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => delayEn_i_2_n_0,
      I4 => \state[3]_i_3_n_0\,
      I5 => s_axi_aresetn,
      O => delayEn_i_1_n_0
    );
delayEn_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      O => delayEn_i_2_n_0
    );
delayEn_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => '1',
      D => delayEn_i_1_n_0,
      Q => delayEn,
      R => '0'
    );
delaycnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => delaycnt0_carry_n_0,
      CO(2) => delaycnt0_carry_n_1,
      CO(1) => delaycnt0_carry_n_2,
      CO(0) => delaycnt0_carry_n_3,
      CYINIT => delaycnt(0),
      DI(3 downto 0) => delaycnt(4 downto 1),
      O(3) => delaycnt0_carry_n_4,
      O(2) => delaycnt0_carry_n_5,
      O(1) => delaycnt0_carry_n_6,
      O(0) => delaycnt0_carry_n_7,
      S(3) => delaycnt0_carry_i_1_n_0,
      S(2) => delaycnt0_carry_i_2_n_0,
      S(1) => delaycnt0_carry_i_3_n_0,
      S(0) => delaycnt0_carry_i_4_n_0
    );
\delaycnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => delaycnt0_carry_n_0,
      CO(3) => \delaycnt0_carry__0_n_0\,
      CO(2) => \delaycnt0_carry__0_n_1\,
      CO(1) => \delaycnt0_carry__0_n_2\,
      CO(0) => \delaycnt0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => delaycnt(8 downto 5),
      O(3) => \delaycnt0_carry__0_n_4\,
      O(2) => \delaycnt0_carry__0_n_5\,
      O(1) => \delaycnt0_carry__0_n_6\,
      O(0) => \delaycnt0_carry__0_n_7\,
      S(3) => \delaycnt0_carry__0_i_1_n_0\,
      S(2) => \delaycnt0_carry__0_i_2_n_0\,
      S(1) => \delaycnt0_carry__0_i_3_n_0\,
      S(0) => \delaycnt0_carry__0_i_4_n_0\
    );
\delaycnt0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(8),
      O => \delaycnt0_carry__0_i_1_n_0\
    );
\delaycnt0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(7),
      O => \delaycnt0_carry__0_i_2_n_0\
    );
\delaycnt0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(6),
      O => \delaycnt0_carry__0_i_3_n_0\
    );
\delaycnt0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(5),
      O => \delaycnt0_carry__0_i_4_n_0\
    );
\delaycnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delaycnt0_carry__0_n_0\,
      CO(3) => \delaycnt0_carry__1_n_0\,
      CO(2) => \delaycnt0_carry__1_n_1\,
      CO(1) => \delaycnt0_carry__1_n_2\,
      CO(0) => \delaycnt0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => delaycnt(12 downto 9),
      O(3) => \delaycnt0_carry__1_n_4\,
      O(2) => \delaycnt0_carry__1_n_5\,
      O(1) => \delaycnt0_carry__1_n_6\,
      O(0) => \delaycnt0_carry__1_n_7\,
      S(3) => \delaycnt0_carry__1_i_1_n_0\,
      S(2) => \delaycnt0_carry__1_i_2_n_0\,
      S(1) => \delaycnt0_carry__1_i_3_n_0\,
      S(0) => \delaycnt0_carry__1_i_4_n_0\
    );
\delaycnt0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(12),
      O => \delaycnt0_carry__1_i_1_n_0\
    );
\delaycnt0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(11),
      O => \delaycnt0_carry__1_i_2_n_0\
    );
\delaycnt0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(10),
      O => \delaycnt0_carry__1_i_3_n_0\
    );
\delaycnt0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(9),
      O => \delaycnt0_carry__1_i_4_n_0\
    );
\delaycnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \delaycnt0_carry__1_n_0\,
      CO(3) => \delaycnt0_carry__2_n_0\,
      CO(2) => \delaycnt0_carry__2_n_1\,
      CO(1) => \delaycnt0_carry__2_n_2\,
      CO(0) => \delaycnt0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => delaycnt(16 downto 13),
      O(3) => \delaycnt0_carry__2_n_4\,
      O(2) => \delaycnt0_carry__2_n_5\,
      O(1) => \delaycnt0_carry__2_n_6\,
      O(0) => \delaycnt0_carry__2_n_7\,
      S(3) => \delaycnt0_carry__2_i_1_n_0\,
      S(2) => \delaycnt0_carry__2_i_2_n_0\,
      S(1) => \delaycnt0_carry__2_i_3_n_0\,
      S(0) => \delaycnt0_carry__2_i_4_n_0\
    );
\delaycnt0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(16),
      O => \delaycnt0_carry__2_i_1_n_0\
    );
\delaycnt0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(15),
      O => \delaycnt0_carry__2_i_2_n_0\
    );
\delaycnt0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(14),
      O => \delaycnt0_carry__2_i_3_n_0\
    );
\delaycnt0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(13),
      O => \delaycnt0_carry__2_i_4_n_0\
    );
\delaycnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \delaycnt0_carry__2_n_0\,
      CO(3) => \delaycnt0_carry__3_n_0\,
      CO(2) => \delaycnt0_carry__3_n_1\,
      CO(1) => \delaycnt0_carry__3_n_2\,
      CO(0) => \delaycnt0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => delaycnt(20 downto 17),
      O(3) => \delaycnt0_carry__3_n_4\,
      O(2) => \delaycnt0_carry__3_n_5\,
      O(1) => \delaycnt0_carry__3_n_6\,
      O(0) => \delaycnt0_carry__3_n_7\,
      S(3) => \delaycnt0_carry__3_i_1_n_0\,
      S(2) => \delaycnt0_carry__3_i_2_n_0\,
      S(1) => \delaycnt0_carry__3_i_3_n_0\,
      S(0) => \delaycnt0_carry__3_i_4_n_0\
    );
\delaycnt0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(20),
      O => \delaycnt0_carry__3_i_1_n_0\
    );
\delaycnt0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(19),
      O => \delaycnt0_carry__3_i_2_n_0\
    );
\delaycnt0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(18),
      O => \delaycnt0_carry__3_i_3_n_0\
    );
\delaycnt0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(17),
      O => \delaycnt0_carry__3_i_4_n_0\
    );
\delaycnt0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \delaycnt0_carry__3_n_0\,
      CO(3) => \delaycnt0_carry__4_n_0\,
      CO(2) => \delaycnt0_carry__4_n_1\,
      CO(1) => \delaycnt0_carry__4_n_2\,
      CO(0) => \delaycnt0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => delaycnt(24 downto 21),
      O(3) => \delaycnt0_carry__4_n_4\,
      O(2) => \delaycnt0_carry__4_n_5\,
      O(1) => \delaycnt0_carry__4_n_6\,
      O(0) => \delaycnt0_carry__4_n_7\,
      S(3) => \delaycnt0_carry__4_i_1_n_0\,
      S(2) => \delaycnt0_carry__4_i_2_n_0\,
      S(1) => \delaycnt0_carry__4_i_3_n_0\,
      S(0) => \delaycnt0_carry__4_i_4_n_0\
    );
\delaycnt0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(24),
      O => \delaycnt0_carry__4_i_1_n_0\
    );
\delaycnt0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(23),
      O => \delaycnt0_carry__4_i_2_n_0\
    );
\delaycnt0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(22),
      O => \delaycnt0_carry__4_i_3_n_0\
    );
\delaycnt0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(21),
      O => \delaycnt0_carry__4_i_4_n_0\
    );
\delaycnt0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \delaycnt0_carry__4_n_0\,
      CO(3) => \delaycnt0_carry__5_n_0\,
      CO(2) => \delaycnt0_carry__5_n_1\,
      CO(1) => \delaycnt0_carry__5_n_2\,
      CO(0) => \delaycnt0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => delaycnt(28 downto 25),
      O(3) => \delaycnt0_carry__5_n_4\,
      O(2) => \delaycnt0_carry__5_n_5\,
      O(1) => \delaycnt0_carry__5_n_6\,
      O(0) => \delaycnt0_carry__5_n_7\,
      S(3) => \delaycnt0_carry__5_i_1_n_0\,
      S(2) => \delaycnt0_carry__5_i_2_n_0\,
      S(1) => \delaycnt0_carry__5_i_3_n_0\,
      S(0) => \delaycnt0_carry__5_i_4_n_0\
    );
\delaycnt0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(28),
      O => \delaycnt0_carry__5_i_1_n_0\
    );
\delaycnt0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(27),
      O => \delaycnt0_carry__5_i_2_n_0\
    );
\delaycnt0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(26),
      O => \delaycnt0_carry__5_i_3_n_0\
    );
\delaycnt0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(25),
      O => \delaycnt0_carry__5_i_4_n_0\
    );
\delaycnt0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \delaycnt0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_delaycnt0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \delaycnt0_carry__6_n_2\,
      CO(0) => \delaycnt0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => delaycnt(30 downto 29),
      O(3) => \NLW_delaycnt0_carry__6_O_UNCONNECTED\(3),
      O(2) => \delaycnt0_carry__6_n_5\,
      O(1) => \delaycnt0_carry__6_n_6\,
      O(0) => \delaycnt0_carry__6_n_7\,
      S(3) => '0',
      S(2) => \delaycnt0_carry__6_i_1_n_0\,
      S(1) => \delaycnt0_carry__6_i_2_n_0\,
      S(0) => \delaycnt0_carry__6_i_3_n_0\
    );
\delaycnt0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(31),
      O => \delaycnt0_carry__6_i_1_n_0\
    );
\delaycnt0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(30),
      O => \delaycnt0_carry__6_i_2_n_0\
    );
\delaycnt0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(29),
      O => \delaycnt0_carry__6_i_3_n_0\
    );
delaycnt0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(4),
      O => delaycnt0_carry_i_1_n_0
    );
delaycnt0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(3),
      O => delaycnt0_carry_i_2_n_0
    );
delaycnt0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(2),
      O => delaycnt0_carry_i_3_n_0
    );
delaycnt0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(1),
      O => delaycnt0_carry_i_4_n_0
    );
\delaycnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delaycnt(0),
      O => \delaycnt[0]_i_1_n_0\
    );
\delaycnt[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delayEn,
      O => delaycnt0
    );
\delaycnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt[0]_i_1_n_0\,
      Q => delaycnt(0),
      R => delaycnt0
    );
\delaycnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__1_n_6\,
      Q => delaycnt(10),
      S => delaycnt0
    );
\delaycnt_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__1_n_5\,
      Q => delaycnt(11),
      S => delaycnt0
    );
\delaycnt_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__1_n_4\,
      Q => delaycnt(12),
      S => delaycnt0
    );
\delaycnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__2_n_7\,
      Q => delaycnt(13),
      R => delaycnt0
    );
\delaycnt_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__2_n_6\,
      Q => delaycnt(14),
      S => delaycnt0
    );
\delaycnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__2_n_5\,
      Q => delaycnt(15),
      R => delaycnt0
    );
\delaycnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__2_n_4\,
      Q => delaycnt(16),
      R => delaycnt0
    );
\delaycnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__3_n_7\,
      Q => delaycnt(17),
      R => delaycnt0
    );
\delaycnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__3_n_6\,
      Q => delaycnt(18),
      R => delaycnt0
    );
\delaycnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__3_n_5\,
      Q => delaycnt(19),
      R => delaycnt0
    );
\delaycnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => delaycnt0_carry_n_7,
      Q => delaycnt(1),
      R => delaycnt0
    );
\delaycnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__3_n_4\,
      Q => delaycnt(20),
      R => delaycnt0
    );
\delaycnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__4_n_7\,
      Q => delaycnt(21),
      R => delaycnt0
    );
\delaycnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__4_n_6\,
      Q => delaycnt(22),
      R => delaycnt0
    );
\delaycnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__4_n_5\,
      Q => delaycnt(23),
      R => delaycnt0
    );
\delaycnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__4_n_4\,
      Q => delaycnt(24),
      R => delaycnt0
    );
\delaycnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__5_n_7\,
      Q => delaycnt(25),
      R => delaycnt0
    );
\delaycnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__5_n_6\,
      Q => delaycnt(26),
      R => delaycnt0
    );
\delaycnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__5_n_5\,
      Q => delaycnt(27),
      R => delaycnt0
    );
\delaycnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__5_n_4\,
      Q => delaycnt(28),
      R => delaycnt0
    );
\delaycnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__6_n_7\,
      Q => delaycnt(29),
      R => delaycnt0
    );
\delaycnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => delaycnt0_carry_n_6,
      Q => delaycnt(2),
      R => delaycnt0
    );
\delaycnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__6_n_6\,
      Q => delaycnt(30),
      R => delaycnt0
    );
\delaycnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__6_n_5\,
      Q => delaycnt(31),
      R => delaycnt0
    );
\delaycnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => delaycnt0_carry_n_5,
      Q => delaycnt(3),
      R => delaycnt0
    );
\delaycnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => delaycnt0_carry_n_4,
      Q => delaycnt(4),
      R => delaycnt0
    );
\delaycnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__0_n_7\,
      Q => delaycnt(5),
      R => delaycnt0
    );
\delaycnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__0_n_6\,
      Q => delaycnt(6),
      S => delaycnt0
    );
\delaycnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__0_n_5\,
      Q => delaycnt(7),
      S => delaycnt0
    );
\delaycnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__0_n_4\,
      Q => delaycnt(8),
      S => delaycnt0
    );
\delaycnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => \delaycnt0_carry__1_n_7\,
      Q => delaycnt(9),
      R => delaycnt0
    );
\initA[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => initA_reg(0),
      O => \initA[0]_i_1_n_0\
    );
\initA[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => initA_reg(1),
      I1 => initA_reg(0),
      O => p_1_in(1)
    );
\initA[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => initA_reg(2),
      I1 => initA_reg(0),
      I2 => initA_reg(1),
      O => p_1_in(2)
    );
\initA[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => initA_reg(3),
      I1 => initA_reg(2),
      I2 => initA_reg(1),
      I3 => initA_reg(0),
      O => p_1_in(3)
    );
\initA[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => initA_reg(4),
      I1 => initA_reg(1),
      I2 => initA_reg(2),
      I3 => initA_reg(0),
      I4 => initA_reg(3),
      O => \initA[4]_i_1_n_0\
    );
\initA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => initA_reg(5),
      I1 => initA_reg(4),
      I2 => initA_reg(3),
      I3 => initA_reg(0),
      I4 => initA_reg(2),
      I5 => initA_reg(1),
      O => \initA[5]_i_1_n_0\
    );
\initA[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => initA_reg(6),
      I1 => \initA[6]_i_6_n_0\,
      I2 => initA_reg(0),
      I3 => initA_reg(3),
      I4 => initA_reg(4),
      I5 => initA_reg(5),
      O => p_1_in(6)
    );
\initA[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state[3]_i_3_n_0\,
      I1 => initEn,
      O => \initA[6]_i_3_n_0\
    );
\initA[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      O => \initA[6]_i_4_n_0\
    );
\initA[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[3]\,
      I3 => \state[3]_i_4_n_0\,
      O => \initA[6]_i_5_n_0\
    );
\initA[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => initA_reg(1),
      I1 => initA_reg(2),
      O => \initA[6]_i_6_n_0\
    );
\initA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => twi_controller_n_5,
      D => \initA[0]_i_1_n_0\,
      Q => initA_reg(0),
      R => rst
    );
\initA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => twi_controller_n_5,
      D => p_1_in(1),
      Q => initA_reg(1),
      R => rst
    );
\initA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => twi_controller_n_5,
      D => p_1_in(2),
      Q => initA_reg(2),
      R => rst
    );
\initA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => twi_controller_n_5,
      D => p_1_in(3),
      Q => initA_reg(3),
      R => rst
    );
\initA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => twi_controller_n_5,
      D => \initA[4]_i_1_n_0\,
      Q => initA_reg(4),
      R => rst
    );
\initA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => twi_controller_n_5,
      D => \initA[5]_i_1_n_0\,
      Q => initA_reg(5),
      R => rst
    );
\initA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => twi_controller_n_5,
      D => p_1_in(6),
      Q => initA_reg(6),
      R => rst
    );
initEn_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => initEn_i_2_n_0
    );
initEn_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => s_axi_aresetn,
      O => initEn_i_4_n_0
    );
initEn_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => '1',
      D => twi_controller_n_6,
      Q => initEn,
      R => '0'
    );
\initWord[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => initA_reg(3),
      I1 => initA_reg(4),
      I2 => initA_reg(5),
      I3 => initA_reg(2),
      I4 => initA_reg(1),
      I5 => initA_reg(0),
      O => \initWord[0]_i_1_n_0\
    );
\initWord[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A10C609"
    )
        port map (
      I0 => initA_reg(1),
      I1 => initA_reg(0),
      I2 => initA_reg(3),
      I3 => initA_reg(4),
      I4 => initA_reg(2),
      I5 => initA_reg(5),
      O => \initWord[10]_i_1_n_0\
    );
\initWord[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001040000001005"
    )
        port map (
      I0 => initA_reg(5),
      I1 => initA_reg(4),
      I2 => initA_reg(1),
      I3 => initA_reg(0),
      I4 => initA_reg(2),
      I5 => initA_reg(3),
      O => \initWord[11]_i_1_n_0\
    );
\initWord[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => initA_reg(0),
      I1 => initA_reg(1),
      I2 => initA_reg(4),
      I3 => initA_reg(3),
      I4 => initA_reg(5),
      O => \initWord[12]_i_1_n_0\
    );
\initWord[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004D100108"
    )
        port map (
      I0 => initA_reg(3),
      I1 => initA_reg(2),
      I2 => initA_reg(0),
      I3 => initA_reg(1),
      I4 => initA_reg(4),
      I5 => initA_reg(5),
      O => \initWord[13]_i_1_n_0\
    );
\initWord[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050501C00048"
    )
        port map (
      I0 => initA_reg(0),
      I1 => initA_reg(4),
      I2 => initA_reg(1),
      I3 => initA_reg(3),
      I4 => initA_reg(2),
      I5 => initA_reg(5),
      O => \initWord[14]_i_1_n_0\
    );
\initWord[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000C600"
    )
        port map (
      I0 => initA_reg(0),
      I1 => initA_reg(1),
      I2 => initA_reg(2),
      I3 => initA_reg(4),
      I4 => initA_reg(3),
      I5 => initA_reg(5),
      O => \initWord[15]_i_1_n_0\
    );
\initWord[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78782C79292D2D28"
    )
        port map (
      I0 => initA_reg(5),
      I1 => initA_reg(1),
      I2 => initA_reg(0),
      I3 => initA_reg(2),
      I4 => initA_reg(3),
      I5 => initA_reg(4),
      O => \initWord[16]_i_1_n_0\
    );
\initWord[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF52F50EA0"
    )
        port map (
      I0 => initA_reg(4),
      I1 => initA_reg(2),
      I2 => initA_reg(3),
      I3 => initA_reg(1),
      I4 => initA_reg(0),
      I5 => initA_reg(5),
      O => \initWord[17]_i_1_n_0\
    );
\initWord[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA41EBEBFA51BAAA"
    )
        port map (
      I0 => initA_reg(5),
      I1 => initA_reg(3),
      I2 => initA_reg(4),
      I3 => initA_reg(0),
      I4 => initA_reg(1),
      I5 => initA_reg(2),
      O => \initWord[18]_i_1_n_0\
    );
\initWord[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F019FFFFF8F0"
    )
        port map (
      I0 => initA_reg(0),
      I1 => initA_reg(2),
      I2 => initA_reg(3),
      I3 => initA_reg(4),
      I4 => initA_reg(5),
      I5 => initA_reg(1),
      O => \initWord[19]_i_1_n_0\
    );
\initWord[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC3213700"
    )
        port map (
      I0 => initA_reg(0),
      I1 => initA_reg(4),
      I2 => initA_reg(1),
      I3 => initA_reg(2),
      I4 => initA_reg(3),
      I5 => initA_reg(5),
      O => \initWord[20]_i_1_n_0\
    );
\initWord[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B1B0B1B1F4E4E4E0"
    )
        port map (
      I0 => initA_reg(5),
      I1 => initA_reg(3),
      I2 => initA_reg(1),
      I3 => initA_reg(0),
      I4 => initA_reg(2),
      I5 => initA_reg(4),
      O => \initWord[21]_i_1_n_0\
    );
\initWord[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDCC1010DCCC0000"
    )
        port map (
      I0 => initA_reg(4),
      I1 => initA_reg(5),
      I2 => initA_reg(3),
      I3 => initA_reg(0),
      I4 => initA_reg(1),
      I5 => initA_reg(2),
      O => \initWord[23]_i_1_n_0\
    );
\initWord[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000100FF"
    )
        port map (
      I0 => initA_reg(2),
      I1 => initA_reg(3),
      I2 => initA_reg(4),
      I3 => initA_reg(6),
      I4 => initA_reg(5),
      O => \initWord[30]_i_1_n_0\
    );
\initWord[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => initA_reg(2),
      I1 => initA_reg(1),
      I2 => initA_reg(0),
      I3 => initA_reg(3),
      I4 => initA_reg(4),
      I5 => initA_reg(5),
      O => \initWord[30]_i_2_n_0\
    );
\initWord[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => initA_reg(1),
      I1 => initA_reg(0),
      I2 => initA_reg(5),
      I3 => initA_reg(2),
      I4 => initA_reg(3),
      I5 => initA_reg(4),
      O => \initWord[5]_i_1_n_0\
    );
\initWord[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15FF55FF45EA00FE"
    )
        port map (
      I0 => initA_reg(5),
      I1 => initA_reg(4),
      I2 => initA_reg(2),
      I3 => initA_reg(0),
      I4 => initA_reg(1),
      I5 => initA_reg(3),
      O => \initWord[8]_i_1_n_0\
    );
\initWord[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0005454551501001"
    )
        port map (
      I0 => initA_reg(5),
      I1 => initA_reg(2),
      I2 => initA_reg(4),
      I3 => initA_reg(0),
      I4 => initA_reg(1),
      I5 => initA_reg(3),
      O => \initWord[9]_i_1_n_0\
    );
\initWord_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[0]_i_1_n_0\,
      Q => \initWord_reg_n_0_[0]\,
      R => '0'
    );
\initWord_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[10]_i_1_n_0\,
      Q => data2(2),
      R => '0'
    );
\initWord_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[11]_i_1_n_0\,
      Q => data2(3),
      R => '0'
    );
\initWord_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[12]_i_1_n_0\,
      Q => data2(4),
      R => '0'
    );
\initWord_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[13]_i_1_n_0\,
      Q => data2(5),
      R => '0'
    );
\initWord_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[14]_i_1_n_0\,
      Q => data2(6),
      R => '0'
    );
\initWord_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[15]_i_1_n_0\,
      Q => data2(7),
      R => '0'
    );
\initWord_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[16]_i_1_n_0\,
      Q => data1(0),
      R => '0'
    );
\initWord_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[17]_i_1_n_0\,
      Q => data1(1),
      R => '0'
    );
\initWord_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[18]_i_1_n_0\,
      Q => data1(2),
      R => '0'
    );
\initWord_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[19]_i_1_n_0\,
      Q => data1(3),
      R => '0'
    );
\initWord_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[20]_i_1_n_0\,
      Q => data1(4),
      R => '0'
    );
\initWord_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[21]_i_1_n_0\,
      Q => data1(5),
      R => '0'
    );
\initWord_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[23]_i_1_n_0\,
      Q => data1(7),
      R => '0'
    );
\initWord_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[30]_i_2_n_0\,
      Q => data0(6),
      R => '0'
    );
\initWord_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[5]_i_1_n_0\,
      Q => \initWord_reg_n_0_[5]\,
      R => '0'
    );
\initWord_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[8]_i_1_n_0\,
      Q => data2(0),
      R => '0'
    );
\initWord_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => \initWord[30]_i_1_n_0\,
      D => \initWord[9]_i_1_n_0\,
      Q => data2(1),
      R => '0'
    );
msg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \state_reg_n_0_[3]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \state_reg_n_0_[0]\,
      O => msg0
    );
msg_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => s_axi_aresetn,
      D => msg0,
      Q => msg,
      R => '0'
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[2]\,
      O => \state[1]_i_2_n_0\
    );
\state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => initA_reg(0),
      I2 => initA_reg(5),
      I3 => initA_reg(1),
      I4 => \state[1]_i_4_n_0\,
      O => \state[1]_i_3_n_0\
    );
\state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => initA_reg(4),
      I1 => initA_reg(3),
      I2 => initA_reg(6),
      I3 => initA_reg(2),
      O => \state[1]_i_4_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \initWord_reg_n_0_[0]\,
      I1 => \initWord_reg_n_0_[5]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      O => \state[2]_i_2_n_0\
    );
\state[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => delaycnt(13),
      I1 => delaycnt(12),
      I2 => delaycnt(16),
      I3 => delaycnt(15),
      O => \state[3]_i_10_n_0\
    );
\state[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => delaycnt(29),
      I1 => delaycnt(26),
      I2 => delaycnt(4),
      I3 => delaycnt(8),
      O => \state[3]_i_11_n_0\
    );
\state[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => delaycnt(22),
      I1 => delaycnt(6),
      I2 => delaycnt(30),
      I3 => delaycnt(2),
      O => \state[3]_i_12_n_0\
    );
\state[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => delaycnt(7),
      I1 => delaycnt(20),
      I2 => delaycnt(24),
      I3 => delaycnt(0),
      O => \state[3]_i_13_n_0\
    );
\state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \state[3]_i_5_n_0\,
      I1 => \state[3]_i_6_n_0\,
      I2 => \state[3]_i_7_n_0\,
      I3 => \state[3]_i_8_n_0\,
      O => \state[3]_i_3_n_0\
    );
\state[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => data1(4),
      I1 => data1(3),
      I2 => data1(7),
      I3 => \state[3]_i_9_n_0\,
      O => \state[3]_i_4_n_0\
    );
\state[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => delaycnt(18),
      I1 => delaycnt(21),
      I2 => delaycnt(17),
      I3 => delaycnt(25),
      I4 => \state[3]_i_10_n_0\,
      O => \state[3]_i_5_n_0\
    );
\state[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => delaycnt(9),
      I1 => delaycnt(14),
      I2 => delaycnt(27),
      I3 => delaycnt(1),
      I4 => \state[3]_i_11_n_0\,
      O => \state[3]_i_6_n_0\
    );
\state[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => delaycnt(11),
      I1 => delaycnt(31),
      I2 => delaycnt(10),
      I3 => delaycnt(28),
      I4 => \state[3]_i_12_n_0\,
      O => \state[3]_i_7_n_0\
    );
\state[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => delaycnt(5),
      I1 => delaycnt(19),
      I2 => delaycnt(3),
      I3 => delaycnt(23),
      I4 => \state[3]_i_13_n_0\,
      O => \state[3]_i_8_n_0\
    );
\state[3]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => data1(5),
      I1 => data1(0),
      I2 => data1(1),
      I3 => data1(2),
      O => \state[3]_i_9_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => twi_controller_n_0,
      D => twi_controller_n_4,
      Q => \state_reg_n_0_[0]\,
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => twi_controller_n_0,
      D => twi_controller_n_3,
      Q => \state_reg_n_0_[1]\,
      S => rst
    );
\state_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_50,
      CE => twi_controller_n_0,
      D => twi_controller_n_2,
      Q => \state_reg_n_0_[2]\,
      S => rst
    );
\state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_50,
      CE => twi_controller_n_0,
      D => twi_controller_n_1,
      Q => \state_reg_n_0_[3]\,
      R => rst
    );
stb_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8055"
    )
        port map (
      I0 => \state_reg_n_0_[3]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[2]\,
      O => stb_i_1_n_0
    );
stb_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_50,
      CE => s_axi_aresetn,
      D => stb_i_1_n_0,
      Q => stb,
      R => '0'
    );
twi_controller: entity work.skrach_design_skrach_core_0_1_TWICtl
     port map (
      D(3) => twi_controller_n_1,
      D(2) => twi_controller_n_2,
      D(1) => twi_controller_n_3,
      D(0) => twi_controller_n_4,
      E(0) => twi_controller_n_0,
      Q(3) => \state_reg_n_0_[3]\,
      Q(2) => \state_reg_n_0_[2]\,
      Q(1) => \state_reg_n_0_[1]\,
      Q(0) => \state_reg_n_0_[0]\,
      clk_50 => clk_50,
      data_i(7 downto 0) => data_i(7 downto 0),
      \initA_reg[0]\ => \initA[6]_i_4_n_0\,
      \initA_reg[0]_0\ => \initA[6]_i_5_n_0\,
      initEn => initEn,
      initEn_reg => \initA[6]_i_3_n_0\,
      initEn_reg_0 => initEn_i_2_n_0,
      initEn_reg_1 => initEn_i_4_n_0,
      msg => msg,
      s_axi_aresetn => s_axi_aresetn,
      scl => scl,
      sda => sda,
      \state_reg[0]\ => \state[3]_i_3_n_0\,
      \state_reg[1]\ => \state[1]_i_2_n_0\,
      \state_reg[1]_0\ => \state[1]_i_3_n_0\,
      \state_reg[2]\(0) => twi_controller_n_5,
      \state_reg[2]_0\ => twi_controller_n_6,
      \state_reg[2]_1\ => \state[2]_i_2_n_0\,
      \state_reg[3]\ => \state[3]_i_4_n_0\,
      stb => stb
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_mixer is
  port (
    sigOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bl.DSP48E_2_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bl.DSP48E_2_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bl.DSP48E_2_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bl.DSP48E_2_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bl.DSP48E_2_5\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bl.DSP48E_2_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bl.DSP48E_2_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bl.DSP48E_2_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bl.DSP48E_2_9\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    \bl.DSP48E_2_10\ : in STD_LOGIC;
    \bl.DSP48E_2_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt[19]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt[15]_i_8_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt[15]_i_8_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt[19]_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt[15]_i_8_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt[15]_i_8_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt[19]_i_7_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt[15]_i_8_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt[15]_i_8_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt[19]_i_7_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    P : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_9_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_9_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_11_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_11_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_11_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_12_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_12_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_12_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_13_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_13_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_13_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[7]_i_2_0\ : in STD_LOGIC;
    \mixedSigInt_reg[7]_i_2_1\ : in STD_LOGIC;
    \mixedSigInt_reg[7]_2\ : in STD_LOGIC;
    \mixedSigInt_reg[7]_3\ : in STD_LOGIC;
    \mixedSigInt_reg[7]_4\ : in STD_LOGIC;
    \mixedSigInt_reg[7]_5\ : in STD_LOGIC;
    \mixedSigInt_reg[11]_1\ : in STD_LOGIC;
    \mixedSigInt_reg[11]_2\ : in STD_LOGIC;
    \mixedSigInt_reg[11]_3\ : in STD_LOGIC;
    \mixedSigInt_reg[11]_4\ : in STD_LOGIC;
    \axi_rdata_reg[16]\ : in STD_LOGIC;
    \axi_rdata_reg[16]_0\ : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \axi_rdata_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[16]_2\ : in STD_LOGIC;
    \axi_rdata_reg[17]\ : in STD_LOGIC;
    \axi_rdata_reg[18]\ : in STD_LOGIC;
    \axi_rdata_reg[19]\ : in STD_LOGIC;
    \axi_rdata_reg[20]\ : in STD_LOGIC;
    \axi_rdata_reg[21]\ : in STD_LOGIC;
    \axi_rdata_reg[22]\ : in STD_LOGIC;
    \axi_rdata_reg[23]\ : in STD_LOGIC;
    \axi_rdata_reg[24]\ : in STD_LOGIC;
    \axi_rdata_reg[25]\ : in STD_LOGIC;
    \axi_rdata_reg[26]\ : in STD_LOGIC;
    \axi_rdata_reg[27]\ : in STD_LOGIC;
    \axi_rdata_reg[28]\ : in STD_LOGIC;
    \axi_rdata_reg[29]\ : in STD_LOGIC;
    \axi_rdata_reg[30]\ : in STD_LOGIC;
    \axi_rdata_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_mixer : entity is "mixer";
end skrach_design_skrach_core_0_1_mixer;

architecture STRUCTURE of skrach_design_skrach_core_0_1_mixer is
  signal A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^bl.dsp48e_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^bl.dsp48e_2_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^bl.dsp48e_2_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bl.dsp48e_2_2\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^bl.dsp48e_2_3\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^bl.dsp48e_2_4\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bl.dsp48e_2_5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^bl.dsp48e_2_6\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^bl.dsp48e_2_7\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bl.dsp48e_2_8\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^bl.dsp48e_2_9\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mixedSigInt[11]_i_18_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_19_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_20_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_21_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_22_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_23_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_24_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_25_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_26_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_27_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_28_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_29_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_30_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_31_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_32_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_33_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_34_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_35_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_36_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_37_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_38_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_39_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_40_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_41_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_42_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_43_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_44_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_45_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_46_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_47_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_48_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_49_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_6_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_7_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_8_n_0\ : STD_LOGIC;
  signal \mixedSigInt[11]_i_9_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_10_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_11_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_12_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_18_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_19_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_20_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_21_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_22_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_23_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_24_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_25_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_26_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_27_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_28_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_29_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_2_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_30_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_31_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_32_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_33_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_34_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_35_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_36_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_37_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_38_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_39_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_3_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_40_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_41_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_42_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_43_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_44_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_45_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_46_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_47_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_48_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_49_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_4_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_6_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_7_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_8_n_0\ : STD_LOGIC;
  signal \mixedSigInt[15]_i_9_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_10_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_14_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_19_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_21_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_23_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_25_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_27_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_29_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_2_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_30_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_31_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_33_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_34_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_35_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_37_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_38_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_39_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_3_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_41_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_42_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_43_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_45_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_46_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_47_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_49_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_4_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_50_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_51_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_53_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_54_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_55_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_57_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_58_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_59_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_5_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_6_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_7_n_0\ : STD_LOGIC;
  signal \mixedSigInt[19]_i_8_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_10_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_12_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_13_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_15_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_16_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_17_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_18_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_27_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_28_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_29_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_30_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_31_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_32_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_33_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_34_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_35_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_36_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_37_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_38_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_39_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_40_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_41_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_42_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_43_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_44_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_45_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_46_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_47_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_48_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_49_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_50_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_51_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_52_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_53_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_54_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_7_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_8_n_0\ : STD_LOGIC;
  signal \mixedSigInt[7]_i_9_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_13_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_13_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_13_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_14_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_14_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_14_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_15_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_15_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_15_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_15_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_16_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_16_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_16_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_16_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_13_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_13_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_13_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_14_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_14_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_14_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_14_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_15_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_15_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_15_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_16_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_16_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_16_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_16_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_11_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_11_n_7\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_12_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_12_n_7\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_13_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_13_n_7\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_15_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_15_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_15_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_15_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_15_n_4\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_15_n_5\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_15_n_6\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_15_n_7\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_16_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_16_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_16_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_16_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_16_n_4\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_16_n_5\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_16_n_6\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_16_n_7\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_17_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_17_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_17_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_17_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_17_n_4\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_17_n_5\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_17_n_6\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_17_n_7\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_18_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_18_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_18_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_18_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_18_n_4\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_18_n_5\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_18_n_6\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_18_n_7\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_9_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[19]_i_9_n_7\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_14_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_14_n_6\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_14_n_7\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_22_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_22_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_22_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_22_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_22_n_7\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_23_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_23_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_23_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_23_n_7\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_24_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_24_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_24_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_24_n_3\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_24_n_7\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \mixedSigInt_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 19 downto 4 );
  signal \NLW_mixedSigInt_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_mixedSigInt_reg[19]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mixedSigInt_reg[19]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mixedSigInt_reg[19]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mixedSigInt_reg[19]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mixedSigInt_reg[19]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mixedSigInt_reg[19]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mixedSigInt_reg[19]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mixedSigInt_reg[19]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_mixedSigInt_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \mixedSigInt[11]_i_18\ : label is "lutpair14";
  attribute HLUTNM of \mixedSigInt[11]_i_22\ : label is "lutpair15";
  attribute HLUTNM of \mixedSigInt[11]_i_23\ : label is "lutpair14";
  attribute HLUTNM of \mixedSigInt[11]_i_26\ : label is "lutpair22";
  attribute HLUTNM of \mixedSigInt[11]_i_30\ : label is "lutpair23";
  attribute HLUTNM of \mixedSigInt[11]_i_31\ : label is "lutpair22";
  attribute HLUTNM of \mixedSigInt[11]_i_34\ : label is "lutpair30";
  attribute HLUTNM of \mixedSigInt[11]_i_38\ : label is "lutpair31";
  attribute HLUTNM of \mixedSigInt[11]_i_39\ : label is "lutpair30";
  attribute HLUTNM of \mixedSigInt[11]_i_42\ : label is "lutpair6";
  attribute HLUTNM of \mixedSigInt[11]_i_43\ : label is "lutpair5";
  attribute HLUTNM of \mixedSigInt[11]_i_44\ : label is "lutpair4";
  attribute HLUTNM of \mixedSigInt[11]_i_45\ : label is "lutpair3";
  attribute HLUTNM of \mixedSigInt[11]_i_46\ : label is "lutpair7";
  attribute HLUTNM of \mixedSigInt[11]_i_47\ : label is "lutpair6";
  attribute HLUTNM of \mixedSigInt[11]_i_48\ : label is "lutpair5";
  attribute HLUTNM of \mixedSigInt[11]_i_49\ : label is "lutpair4";
  attribute HLUTNM of \mixedSigInt[15]_i_18\ : label is "lutpair18";
  attribute HLUTNM of \mixedSigInt[15]_i_19\ : label is "lutpair17";
  attribute HLUTNM of \mixedSigInt[15]_i_20\ : label is "lutpair16";
  attribute HLUTNM of \mixedSigInt[15]_i_21\ : label is "lutpair15";
  attribute HLUTNM of \mixedSigInt[15]_i_22\ : label is "lutpair19";
  attribute HLUTNM of \mixedSigInt[15]_i_23\ : label is "lutpair18";
  attribute HLUTNM of \mixedSigInt[15]_i_24\ : label is "lutpair17";
  attribute HLUTNM of \mixedSigInt[15]_i_25\ : label is "lutpair16";
  attribute HLUTNM of \mixedSigInt[15]_i_26\ : label is "lutpair26";
  attribute HLUTNM of \mixedSigInt[15]_i_27\ : label is "lutpair25";
  attribute HLUTNM of \mixedSigInt[15]_i_28\ : label is "lutpair24";
  attribute HLUTNM of \mixedSigInt[15]_i_29\ : label is "lutpair23";
  attribute HLUTNM of \mixedSigInt[15]_i_30\ : label is "lutpair27";
  attribute HLUTNM of \mixedSigInt[15]_i_31\ : label is "lutpair26";
  attribute HLUTNM of \mixedSigInt[15]_i_32\ : label is "lutpair25";
  attribute HLUTNM of \mixedSigInt[15]_i_33\ : label is "lutpair24";
  attribute HLUTNM of \mixedSigInt[15]_i_34\ : label is "lutpair34";
  attribute HLUTNM of \mixedSigInt[15]_i_35\ : label is "lutpair33";
  attribute HLUTNM of \mixedSigInt[15]_i_36\ : label is "lutpair32";
  attribute HLUTNM of \mixedSigInt[15]_i_37\ : label is "lutpair31";
  attribute HLUTNM of \mixedSigInt[15]_i_38\ : label is "lutpair35";
  attribute HLUTNM of \mixedSigInt[15]_i_39\ : label is "lutpair34";
  attribute HLUTNM of \mixedSigInt[15]_i_40\ : label is "lutpair33";
  attribute HLUTNM of \mixedSigInt[15]_i_41\ : label is "lutpair32";
  attribute HLUTNM of \mixedSigInt[15]_i_42\ : label is "lutpair10";
  attribute HLUTNM of \mixedSigInt[15]_i_43\ : label is "lutpair9";
  attribute HLUTNM of \mixedSigInt[15]_i_44\ : label is "lutpair8";
  attribute HLUTNM of \mixedSigInt[15]_i_45\ : label is "lutpair7";
  attribute HLUTNM of \mixedSigInt[15]_i_46\ : label is "lutpair11";
  attribute HLUTNM of \mixedSigInt[15]_i_47\ : label is "lutpair10";
  attribute HLUTNM of \mixedSigInt[15]_i_48\ : label is "lutpair9";
  attribute HLUTNM of \mixedSigInt[15]_i_49\ : label is "lutpair8";
  attribute HLUTNM of \mixedSigInt[19]_i_29\ : label is "lutpair21";
  attribute HLUTNM of \mixedSigInt[19]_i_30\ : label is "lutpair20";
  attribute HLUTNM of \mixedSigInt[19]_i_31\ : label is "lutpair19";
  attribute HLUTNM of \mixedSigInt[19]_i_34\ : label is "lutpair21";
  attribute HLUTNM of \mixedSigInt[19]_i_35\ : label is "lutpair20";
  attribute HLUTNM of \mixedSigInt[19]_i_37\ : label is "lutpair29";
  attribute HLUTNM of \mixedSigInt[19]_i_38\ : label is "lutpair28";
  attribute HLUTNM of \mixedSigInt[19]_i_39\ : label is "lutpair27";
  attribute HLUTNM of \mixedSigInt[19]_i_42\ : label is "lutpair29";
  attribute HLUTNM of \mixedSigInt[19]_i_43\ : label is "lutpair28";
  attribute HLUTNM of \mixedSigInt[19]_i_45\ : label is "lutpair37";
  attribute HLUTNM of \mixedSigInt[19]_i_46\ : label is "lutpair36";
  attribute HLUTNM of \mixedSigInt[19]_i_47\ : label is "lutpair35";
  attribute HLUTNM of \mixedSigInt[19]_i_50\ : label is "lutpair37";
  attribute HLUTNM of \mixedSigInt[19]_i_51\ : label is "lutpair36";
  attribute HLUTNM of \mixedSigInt[19]_i_53\ : label is "lutpair13";
  attribute HLUTNM of \mixedSigInt[19]_i_54\ : label is "lutpair12";
  attribute HLUTNM of \mixedSigInt[19]_i_55\ : label is "lutpair11";
  attribute HLUTNM of \mixedSigInt[19]_i_58\ : label is "lutpair13";
  attribute HLUTNM of \mixedSigInt[19]_i_59\ : label is "lutpair12";
  attribute HLUTNM of \mixedSigInt[7]_i_27\ : label is "lutpair2";
  attribute HLUTNM of \mixedSigInt[7]_i_28\ : label is "lutpair1";
  attribute HLUTNM of \mixedSigInt[7]_i_29\ : label is "lutpair0";
  attribute HLUTNM of \mixedSigInt[7]_i_30\ : label is "lutpair3";
  attribute HLUTNM of \mixedSigInt[7]_i_31\ : label is "lutpair2";
  attribute HLUTNM of \mixedSigInt[7]_i_32\ : label is "lutpair1";
  attribute HLUTNM of \mixedSigInt[7]_i_33\ : label is "lutpair0";
begin
  O(1 downto 0) <= \^o\(1 downto 0);
  \bl.DSP48E_2\(3 downto 0) <= \^bl.dsp48e_2\(3 downto 0);
  \bl.DSP48E_2_0\(3 downto 0) <= \^bl.dsp48e_2_0\(3 downto 0);
  \bl.DSP48E_2_1\(2 downto 0) <= \^bl.dsp48e_2_1\(2 downto 0);
  \bl.DSP48E_2_2\(3 downto 0) <= \^bl.dsp48e_2_2\(3 downto 0);
  \bl.DSP48E_2_3\(3 downto 0) <= \^bl.dsp48e_2_3\(3 downto 0);
  \bl.DSP48E_2_4\(2 downto 0) <= \^bl.dsp48e_2_4\(2 downto 0);
  \bl.DSP48E_2_5\(3 downto 0) <= \^bl.dsp48e_2_5\(3 downto 0);
  \bl.DSP48E_2_6\(3 downto 0) <= \^bl.dsp48e_2_6\(3 downto 0);
  \bl.DSP48E_2_7\(2 downto 0) <= \^bl.dsp48e_2_7\(2 downto 0);
  \bl.DSP48E_2_8\(3 downto 0) <= \^bl.dsp48e_2_8\(3 downto 0);
  \bl.DSP48E_2_9\(3 downto 0) <= \^bl.dsp48e_2_9\(3 downto 0);
\mixedSigInt[11]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(6),
      I1 => \mixedSigInt_reg[19]_i_11_0\(6),
      I2 => \mixedSigInt_reg[19]_i_11_2\(6),
      O => \mixedSigInt[11]_i_18_n_0\
    );
\mixedSigInt[11]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(5),
      I1 => \mixedSigInt_reg[19]_i_11_0\(5),
      I2 => \mixedSigInt_reg[19]_i_11_2\(5),
      O => \mixedSigInt[11]_i_19_n_0\
    );
\mixedSigInt[11]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(4),
      I1 => \mixedSigInt_reg[19]_i_11_0\(4),
      I2 => \mixedSigInt_reg[19]_i_11_2\(4),
      O => \mixedSigInt[11]_i_20_n_0\
    );
\mixedSigInt[11]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(3),
      I1 => \mixedSigInt_reg[19]_i_11_0\(3),
      I2 => \mixedSigInt_reg[19]_i_11_2\(3),
      O => \mixedSigInt[11]_i_21_n_0\
    );
\mixedSigInt[11]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(7),
      I1 => \mixedSigInt_reg[19]_i_11_0\(7),
      I2 => \mixedSigInt_reg[19]_i_11_2\(7),
      I3 => \mixedSigInt[11]_i_18_n_0\,
      O => \mixedSigInt[11]_i_22_n_0\
    );
\mixedSigInt[11]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(6),
      I1 => \mixedSigInt_reg[19]_i_11_0\(6),
      I2 => \mixedSigInt_reg[19]_i_11_2\(6),
      I3 => \mixedSigInt[11]_i_19_n_0\,
      O => \mixedSigInt[11]_i_23_n_0\
    );
\mixedSigInt[11]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(5),
      I1 => \mixedSigInt_reg[19]_i_11_0\(5),
      I2 => \mixedSigInt_reg[19]_i_11_2\(5),
      I3 => \mixedSigInt[11]_i_20_n_0\,
      O => \mixedSigInt[11]_i_24_n_0\
    );
\mixedSigInt[11]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(4),
      I1 => \mixedSigInt_reg[19]_i_11_0\(4),
      I2 => \mixedSigInt_reg[19]_i_11_2\(4),
      I3 => \mixedSigInt[11]_i_21_n_0\,
      O => \mixedSigInt[11]_i_25_n_0\
    );
\mixedSigInt[11]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(6),
      I1 => \mixedSigInt_reg[19]_i_12_0\(6),
      I2 => \mixedSigInt_reg[19]_i_12_2\(6),
      O => \mixedSigInt[11]_i_26_n_0\
    );
\mixedSigInt[11]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(5),
      I1 => \mixedSigInt_reg[19]_i_12_0\(5),
      I2 => \mixedSigInt_reg[19]_i_12_2\(5),
      O => \mixedSigInt[11]_i_27_n_0\
    );
\mixedSigInt[11]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(4),
      I1 => \mixedSigInt_reg[19]_i_12_0\(4),
      I2 => \mixedSigInt_reg[19]_i_12_2\(4),
      O => \mixedSigInt[11]_i_28_n_0\
    );
\mixedSigInt[11]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(3),
      I1 => \mixedSigInt_reg[19]_i_12_0\(3),
      I2 => \mixedSigInt_reg[19]_i_12_2\(3),
      O => \mixedSigInt[11]_i_29_n_0\
    );
\mixedSigInt[11]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(7),
      I1 => \mixedSigInt_reg[19]_i_12_0\(7),
      I2 => \mixedSigInt_reg[19]_i_12_2\(7),
      I3 => \mixedSigInt[11]_i_26_n_0\,
      O => \mixedSigInt[11]_i_30_n_0\
    );
\mixedSigInt[11]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(6),
      I1 => \mixedSigInt_reg[19]_i_12_0\(6),
      I2 => \mixedSigInt_reg[19]_i_12_2\(6),
      I3 => \mixedSigInt[11]_i_27_n_0\,
      O => \mixedSigInt[11]_i_31_n_0\
    );
\mixedSigInt[11]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(5),
      I1 => \mixedSigInt_reg[19]_i_12_0\(5),
      I2 => \mixedSigInt_reg[19]_i_12_2\(5),
      I3 => \mixedSigInt[11]_i_28_n_0\,
      O => \mixedSigInt[11]_i_32_n_0\
    );
\mixedSigInt[11]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(4),
      I1 => \mixedSigInt_reg[19]_i_12_0\(4),
      I2 => \mixedSigInt_reg[19]_i_12_2\(4),
      I3 => \mixedSigInt[11]_i_29_n_0\,
      O => \mixedSigInt[11]_i_33_n_0\
    );
\mixedSigInt[11]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(6),
      I1 => \mixedSigInt_reg[19]_i_13_0\(6),
      I2 => \mixedSigInt_reg[19]_i_13_2\(6),
      O => \mixedSigInt[11]_i_34_n_0\
    );
\mixedSigInt[11]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(5),
      I1 => \mixedSigInt_reg[19]_i_13_0\(5),
      I2 => \mixedSigInt_reg[19]_i_13_2\(5),
      O => \mixedSigInt[11]_i_35_n_0\
    );
\mixedSigInt[11]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(4),
      I1 => \mixedSigInt_reg[19]_i_13_0\(4),
      I2 => \mixedSigInt_reg[19]_i_13_2\(4),
      O => \mixedSigInt[11]_i_36_n_0\
    );
\mixedSigInt[11]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(3),
      I1 => \mixedSigInt_reg[19]_i_13_0\(3),
      I2 => \mixedSigInt_reg[19]_i_13_2\(3),
      O => \mixedSigInt[11]_i_37_n_0\
    );
\mixedSigInt[11]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(7),
      I1 => \mixedSigInt_reg[19]_i_13_0\(7),
      I2 => \mixedSigInt_reg[19]_i_13_2\(7),
      I3 => \mixedSigInt[11]_i_34_n_0\,
      O => \mixedSigInt[11]_i_38_n_0\
    );
\mixedSigInt[11]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(6),
      I1 => \mixedSigInt_reg[19]_i_13_0\(6),
      I2 => \mixedSigInt_reg[19]_i_13_2\(6),
      I3 => \mixedSigInt[11]_i_35_n_0\,
      O => \mixedSigInt[11]_i_39_n_0\
    );
\mixedSigInt[11]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(5),
      I1 => \mixedSigInt_reg[19]_i_13_0\(5),
      I2 => \mixedSigInt_reg[19]_i_13_2\(5),
      I3 => \mixedSigInt[11]_i_36_n_0\,
      O => \mixedSigInt[11]_i_40_n_0\
    );
\mixedSigInt[11]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(4),
      I1 => \mixedSigInt_reg[19]_i_13_0\(4),
      I2 => \mixedSigInt_reg[19]_i_13_2\(4),
      I3 => \mixedSigInt[11]_i_37_n_0\,
      O => \mixedSigInt[11]_i_41_n_0\
    );
\mixedSigInt[11]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(6),
      I1 => P(6),
      I2 => \mixedSigInt_reg[19]_i_9_1\(6),
      O => \mixedSigInt[11]_i_42_n_0\
    );
\mixedSigInt[11]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(5),
      I1 => P(5),
      I2 => \mixedSigInt_reg[19]_i_9_1\(5),
      O => \mixedSigInt[11]_i_43_n_0\
    );
\mixedSigInt[11]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(4),
      I1 => P(4),
      I2 => \mixedSigInt_reg[19]_i_9_1\(4),
      O => \mixedSigInt[11]_i_44_n_0\
    );
\mixedSigInt[11]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(3),
      I1 => P(3),
      I2 => \mixedSigInt_reg[19]_i_9_1\(3),
      O => \mixedSigInt[11]_i_45_n_0\
    );
\mixedSigInt[11]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(7),
      I1 => P(7),
      I2 => \mixedSigInt_reg[19]_i_9_1\(7),
      I3 => \mixedSigInt[11]_i_42_n_0\,
      O => \mixedSigInt[11]_i_46_n_0\
    );
\mixedSigInt[11]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(6),
      I1 => P(6),
      I2 => \mixedSigInt_reg[19]_i_9_1\(6),
      I3 => \mixedSigInt[11]_i_43_n_0\,
      O => \mixedSigInt[11]_i_47_n_0\
    );
\mixedSigInt[11]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(5),
      I1 => P(5),
      I2 => \mixedSigInt_reg[19]_i_9_1\(5),
      I3 => \mixedSigInt[11]_i_44_n_0\,
      O => \mixedSigInt[11]_i_48_n_0\
    );
\mixedSigInt[11]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(4),
      I1 => P(4),
      I2 => \mixedSigInt_reg[19]_i_9_1\(4),
      I3 => \mixedSigInt[11]_i_45_n_0\,
      O => \mixedSigInt[11]_i_49_n_0\
    );
\mixedSigInt[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \mixedSigInt_reg[11]_0\(3),
      I1 => \mixedSigInt_reg[11]_4\,
      I2 => \^bl.dsp48e_2_0\(3),
      I3 => \^bl.dsp48e_2_9\(2),
      I4 => \^bl.dsp48e_2_6\(2),
      I5 => \^bl.dsp48e_2_3\(2),
      O => \mixedSigInt[11]_i_6_n_0\
    );
\mixedSigInt[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \mixedSigInt_reg[11]_0\(2),
      I1 => \mixedSigInt_reg[11]_3\,
      I2 => \^bl.dsp48e_2_0\(2),
      I3 => \^bl.dsp48e_2_9\(1),
      I4 => \^bl.dsp48e_2_6\(1),
      I5 => \^bl.dsp48e_2_3\(1),
      O => \mixedSigInt[11]_i_7_n_0\
    );
\mixedSigInt[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \mixedSigInt_reg[11]_0\(1),
      I1 => \mixedSigInt_reg[11]_2\,
      I2 => \^bl.dsp48e_2_0\(1),
      I3 => \^bl.dsp48e_2_9\(0),
      I4 => \^bl.dsp48e_2_6\(0),
      I5 => \^bl.dsp48e_2_3\(0),
      O => \mixedSigInt[11]_i_8_n_0\
    );
\mixedSigInt[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \mixedSigInt_reg[11]_0\(0),
      I1 => \mixedSigInt_reg[11]_1\,
      I2 => \^bl.dsp48e_2_0\(0),
      I3 => \^bl.dsp48e_2_8\(3),
      I4 => \^bl.dsp48e_2_5\(3),
      I5 => \^bl.dsp48e_2_2\(3),
      O => \mixedSigInt[11]_i_9_n_0\
    );
\mixedSigInt[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_15_n_5\,
      I1 => \mixedSigInt_reg[19]_i_17_n_5\,
      I2 => \mixedSigInt_reg[19]_i_16_n_5\,
      O => \mixedSigInt[15]_i_10_n_0\
    );
\mixedSigInt[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_15_n_6\,
      I1 => \mixedSigInt_reg[19]_i_17_n_6\,
      I2 => \mixedSigInt_reg[19]_i_16_n_6\,
      O => \mixedSigInt[15]_i_11_n_0\
    );
\mixedSigInt[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_15_n_7\,
      I1 => \mixedSigInt_reg[19]_i_17_n_7\,
      I2 => \mixedSigInt_reg[19]_i_16_n_7\,
      O => \mixedSigInt[15]_i_12_n_0\
    );
\mixedSigInt[15]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(10),
      I1 => \mixedSigInt_reg[19]_i_11_0\(10),
      I2 => \mixedSigInt_reg[19]_i_11_2\(10),
      O => \mixedSigInt[15]_i_18_n_0\
    );
\mixedSigInt[15]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(9),
      I1 => \mixedSigInt_reg[19]_i_11_0\(9),
      I2 => \mixedSigInt_reg[19]_i_11_2\(9),
      O => \mixedSigInt[15]_i_19_n_0\
    );
\mixedSigInt[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_18_n_5\,
      I1 => \mixedSigInt[15]_i_10_n_0\,
      I2 => \mixedSigInt_reg[19]_i_15_n_6\,
      I3 => \mixedSigInt_reg[19]_i_16_n_6\,
      I4 => \mixedSigInt_reg[19]_i_17_n_6\,
      O => \mixedSigInt[15]_i_2_n_0\
    );
\mixedSigInt[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(8),
      I1 => \mixedSigInt_reg[19]_i_11_0\(8),
      I2 => \mixedSigInt_reg[19]_i_11_2\(8),
      O => \mixedSigInt[15]_i_20_n_0\
    );
\mixedSigInt[15]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(7),
      I1 => \mixedSigInt_reg[19]_i_11_0\(7),
      I2 => \mixedSigInt_reg[19]_i_11_2\(7),
      O => \mixedSigInt[15]_i_21_n_0\
    );
\mixedSigInt[15]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(11),
      I1 => \mixedSigInt_reg[19]_i_11_0\(11),
      I2 => \mixedSigInt_reg[19]_i_11_2\(11),
      I3 => \mixedSigInt[15]_i_18_n_0\,
      O => \mixedSigInt[15]_i_22_n_0\
    );
\mixedSigInt[15]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(10),
      I1 => \mixedSigInt_reg[19]_i_11_0\(10),
      I2 => \mixedSigInt_reg[19]_i_11_2\(10),
      I3 => \mixedSigInt[15]_i_19_n_0\,
      O => \mixedSigInt[15]_i_23_n_0\
    );
\mixedSigInt[15]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(9),
      I1 => \mixedSigInt_reg[19]_i_11_0\(9),
      I2 => \mixedSigInt_reg[19]_i_11_2\(9),
      I3 => \mixedSigInt[15]_i_20_n_0\,
      O => \mixedSigInt[15]_i_24_n_0\
    );
\mixedSigInt[15]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(8),
      I1 => \mixedSigInt_reg[19]_i_11_0\(8),
      I2 => \mixedSigInt_reg[19]_i_11_2\(8),
      I3 => \mixedSigInt[15]_i_21_n_0\,
      O => \mixedSigInt[15]_i_25_n_0\
    );
\mixedSigInt[15]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(10),
      I1 => \mixedSigInt_reg[19]_i_12_0\(10),
      I2 => \mixedSigInt_reg[19]_i_12_2\(10),
      O => \mixedSigInt[15]_i_26_n_0\
    );
\mixedSigInt[15]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(9),
      I1 => \mixedSigInt_reg[19]_i_12_0\(9),
      I2 => \mixedSigInt_reg[19]_i_12_2\(9),
      O => \mixedSigInt[15]_i_27_n_0\
    );
\mixedSigInt[15]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(8),
      I1 => \mixedSigInt_reg[19]_i_12_0\(8),
      I2 => \mixedSigInt_reg[19]_i_12_2\(8),
      O => \mixedSigInt[15]_i_28_n_0\
    );
\mixedSigInt[15]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(7),
      I1 => \mixedSigInt_reg[19]_i_12_0\(7),
      I2 => \mixedSigInt_reg[19]_i_12_2\(7),
      O => \mixedSigInt[15]_i_29_n_0\
    );
\mixedSigInt[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_18_n_6\,
      I1 => \mixedSigInt[15]_i_11_n_0\,
      I2 => \mixedSigInt_reg[19]_i_15_n_7\,
      I3 => \mixedSigInt_reg[19]_i_16_n_7\,
      I4 => \mixedSigInt_reg[19]_i_17_n_7\,
      O => \mixedSigInt[15]_i_3_n_0\
    );
\mixedSigInt[15]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(11),
      I1 => \mixedSigInt_reg[19]_i_12_0\(11),
      I2 => \mixedSigInt_reg[19]_i_12_2\(11),
      I3 => \mixedSigInt[15]_i_26_n_0\,
      O => \mixedSigInt[15]_i_30_n_0\
    );
\mixedSigInt[15]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(10),
      I1 => \mixedSigInt_reg[19]_i_12_0\(10),
      I2 => \mixedSigInt_reg[19]_i_12_2\(10),
      I3 => \mixedSigInt[15]_i_27_n_0\,
      O => \mixedSigInt[15]_i_31_n_0\
    );
\mixedSigInt[15]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(9),
      I1 => \mixedSigInt_reg[19]_i_12_0\(9),
      I2 => \mixedSigInt_reg[19]_i_12_2\(9),
      I3 => \mixedSigInt[15]_i_28_n_0\,
      O => \mixedSigInt[15]_i_32_n_0\
    );
\mixedSigInt[15]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(8),
      I1 => \mixedSigInt_reg[19]_i_12_0\(8),
      I2 => \mixedSigInt_reg[19]_i_12_2\(8),
      I3 => \mixedSigInt[15]_i_29_n_0\,
      O => \mixedSigInt[15]_i_33_n_0\
    );
\mixedSigInt[15]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(10),
      I1 => \mixedSigInt_reg[19]_i_13_0\(10),
      I2 => \mixedSigInt_reg[19]_i_13_2\(10),
      O => \mixedSigInt[15]_i_34_n_0\
    );
\mixedSigInt[15]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(9),
      I1 => \mixedSigInt_reg[19]_i_13_0\(9),
      I2 => \mixedSigInt_reg[19]_i_13_2\(9),
      O => \mixedSigInt[15]_i_35_n_0\
    );
\mixedSigInt[15]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(8),
      I1 => \mixedSigInt_reg[19]_i_13_0\(8),
      I2 => \mixedSigInt_reg[19]_i_13_2\(8),
      O => \mixedSigInt[15]_i_36_n_0\
    );
\mixedSigInt[15]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(7),
      I1 => \mixedSigInt_reg[19]_i_13_0\(7),
      I2 => \mixedSigInt_reg[19]_i_13_2\(7),
      O => \mixedSigInt[15]_i_37_n_0\
    );
\mixedSigInt[15]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(11),
      I1 => \mixedSigInt_reg[19]_i_13_0\(11),
      I2 => \mixedSigInt_reg[19]_i_13_2\(11),
      I3 => \mixedSigInt[15]_i_34_n_0\,
      O => \mixedSigInt[15]_i_38_n_0\
    );
\mixedSigInt[15]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(10),
      I1 => \mixedSigInt_reg[19]_i_13_0\(10),
      I2 => \mixedSigInt_reg[19]_i_13_2\(10),
      I3 => \mixedSigInt[15]_i_35_n_0\,
      O => \mixedSigInt[15]_i_39_n_0\
    );
\mixedSigInt[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_18_n_7\,
      I1 => \mixedSigInt[15]_i_12_n_0\,
      I2 => \^bl.dsp48e_2_3\(3),
      I3 => \^bl.dsp48e_2_6\(3),
      I4 => \^bl.dsp48e_2_9\(3),
      O => \mixedSigInt[15]_i_4_n_0\
    );
\mixedSigInt[15]_i_40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(9),
      I1 => \mixedSigInt_reg[19]_i_13_0\(9),
      I2 => \mixedSigInt_reg[19]_i_13_2\(9),
      I3 => \mixedSigInt[15]_i_36_n_0\,
      O => \mixedSigInt[15]_i_40_n_0\
    );
\mixedSigInt[15]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(8),
      I1 => \mixedSigInt_reg[19]_i_13_0\(8),
      I2 => \mixedSigInt_reg[19]_i_13_2\(8),
      I3 => \mixedSigInt[15]_i_37_n_0\,
      O => \mixedSigInt[15]_i_41_n_0\
    );
\mixedSigInt[15]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(10),
      I1 => P(10),
      I2 => \mixedSigInt_reg[19]_i_9_1\(10),
      O => \mixedSigInt[15]_i_42_n_0\
    );
\mixedSigInt[15]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(9),
      I1 => P(9),
      I2 => \mixedSigInt_reg[19]_i_9_1\(9),
      O => \mixedSigInt[15]_i_43_n_0\
    );
\mixedSigInt[15]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(8),
      I1 => P(8),
      I2 => \mixedSigInt_reg[19]_i_9_1\(8),
      O => \mixedSigInt[15]_i_44_n_0\
    );
\mixedSigInt[15]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(7),
      I1 => P(7),
      I2 => \mixedSigInt_reg[19]_i_9_1\(7),
      O => \mixedSigInt[15]_i_45_n_0\
    );
\mixedSigInt[15]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(11),
      I1 => P(11),
      I2 => \mixedSigInt_reg[19]_i_9_1\(11),
      I3 => \mixedSigInt[15]_i_42_n_0\,
      O => \mixedSigInt[15]_i_46_n_0\
    );
\mixedSigInt[15]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(10),
      I1 => P(10),
      I2 => \mixedSigInt_reg[19]_i_9_1\(10),
      I3 => \mixedSigInt[15]_i_43_n_0\,
      O => \mixedSigInt[15]_i_47_n_0\
    );
\mixedSigInt[15]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(9),
      I1 => P(9),
      I2 => \mixedSigInt_reg[19]_i_9_1\(9),
      I3 => \mixedSigInt[15]_i_44_n_0\,
      O => \mixedSigInt[15]_i_48_n_0\
    );
\mixedSigInt[15]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(8),
      I1 => P(8),
      I2 => \mixedSigInt_reg[19]_i_9_1\(8),
      I3 => \mixedSigInt[15]_i_45_n_0\,
      O => \mixedSigInt[15]_i_49_n_0\
    );
\mixedSigInt[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \mixedSigInt[15]_i_2_n_0\,
      I1 => \mixedSigInt[19]_i_19_n_0\,
      I2 => \mixedSigInt_reg[19]_i_18_n_4\,
      I3 => \mixedSigInt_reg[19]_i_17_n_5\,
      I4 => \mixedSigInt_reg[19]_i_16_n_5\,
      I5 => \mixedSigInt_reg[19]_i_15_n_5\,
      O => \mixedSigInt[15]_i_6_n_0\
    );
\mixedSigInt[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \mixedSigInt[15]_i_3_n_0\,
      I1 => \mixedSigInt[15]_i_10_n_0\,
      I2 => \mixedSigInt_reg[19]_i_18_n_5\,
      I3 => \mixedSigInt_reg[19]_i_17_n_6\,
      I4 => \mixedSigInt_reg[19]_i_16_n_6\,
      I5 => \mixedSigInt_reg[19]_i_15_n_6\,
      O => \mixedSigInt[15]_i_7_n_0\
    );
\mixedSigInt[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \mixedSigInt[15]_i_4_n_0\,
      I1 => \mixedSigInt[15]_i_11_n_0\,
      I2 => \mixedSigInt_reg[19]_i_18_n_6\,
      I3 => \mixedSigInt_reg[19]_i_17_n_7\,
      I4 => \mixedSigInt_reg[19]_i_16_n_7\,
      I5 => \mixedSigInt_reg[19]_i_15_n_7\,
      O => \mixedSigInt[15]_i_8_n_0\
    );
\mixedSigInt[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \mixedSigInt_reg[15]_0\(0),
      I1 => \mixedSigInt[15]_i_12_n_0\,
      I2 => \mixedSigInt_reg[19]_i_18_n_7\,
      I3 => \^bl.dsp48e_2_9\(3),
      I4 => \^bl.dsp48e_2_6\(3),
      I5 => \^bl.dsp48e_2_3\(3),
      O => \mixedSigInt[15]_i_9_n_0\
    );
\mixedSigInt[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_n_2\,
      I1 => \mixedSigInt_reg[19]_i_13_n_2\,
      I2 => \mixedSigInt_reg[19]_i_12_n_2\,
      O => \mixedSigInt[19]_i_10_n_0\
    );
\mixedSigInt[19]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_n_7\,
      I1 => \mixedSigInt_reg[19]_i_13_n_7\,
      I2 => \mixedSigInt_reg[19]_i_12_n_7\,
      O => \mixedSigInt[19]_i_14_n_0\
    );
\mixedSigInt[19]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_15_n_4\,
      I1 => \mixedSigInt_reg[19]_i_17_n_4\,
      I2 => \mixedSigInt_reg[19]_i_16_n_4\,
      O => \mixedSigInt[19]_i_19_n_0\
    );
\mixedSigInt[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD4D444"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_n_2\,
      I1 => \mixedSigInt[19]_i_10_n_0\,
      I2 => \mixedSigInt_reg[19]_i_11_n_7\,
      I3 => \mixedSigInt_reg[19]_i_12_n_7\,
      I4 => \mixedSigInt_reg[19]_i_13_n_7\,
      O => \mixedSigInt[19]_i_2_n_0\
    );
\mixedSigInt[19]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_1\(15),
      I1 => \mixedSigInt_reg[19]_i_9_0\(15),
      I2 => P(15),
      O => \mixedSigInt[19]_i_21_n_0\
    );
\mixedSigInt[19]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_2\(15),
      I1 => \mixedSigInt_reg[19]_i_11_1\(15),
      I2 => \mixedSigInt_reg[19]_i_11_0\(15),
      O => \mixedSigInt[19]_i_23_n_0\
    );
\mixedSigInt[19]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_2\(15),
      I1 => \mixedSigInt_reg[19]_i_12_1\(15),
      I2 => \mixedSigInt_reg[19]_i_12_0\(15),
      O => \mixedSigInt[19]_i_25_n_0\
    );
\mixedSigInt[19]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_2\(15),
      I1 => \mixedSigInt_reg[19]_i_13_1\(15),
      I2 => \mixedSigInt_reg[19]_i_13_0\(15),
      O => \mixedSigInt[19]_i_27_n_0\
    );
\mixedSigInt[19]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(13),
      I1 => \mixedSigInt_reg[19]_i_11_0\(13),
      I2 => \mixedSigInt_reg[19]_i_11_2\(13),
      O => \mixedSigInt[19]_i_29_n_0\
    );
\mixedSigInt[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_n_7\,
      I1 => \mixedSigInt[19]_i_14_n_0\,
      I2 => \mixedSigInt_reg[19]_i_15_n_4\,
      I3 => \mixedSigInt_reg[19]_i_16_n_4\,
      I4 => \mixedSigInt_reg[19]_i_17_n_4\,
      O => \mixedSigInt[19]_i_3_n_0\
    );
\mixedSigInt[19]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(12),
      I1 => \mixedSigInt_reg[19]_i_11_0\(12),
      I2 => \mixedSigInt_reg[19]_i_11_2\(12),
      O => \mixedSigInt[19]_i_30_n_0\
    );
\mixedSigInt[19]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(11),
      I1 => \mixedSigInt_reg[19]_i_11_0\(11),
      I2 => \mixedSigInt_reg[19]_i_11_2\(11),
      O => \mixedSigInt[19]_i_31_n_0\
    );
\mixedSigInt[19]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt[19]_i_29_n_0\,
      I1 => \mixedSigInt_reg[19]_i_11_0\(14),
      I2 => \mixedSigInt_reg[19]_i_11_1\(14),
      I3 => \mixedSigInt_reg[19]_i_11_2\(14),
      O => \mixedSigInt[19]_i_33_n_0\
    );
\mixedSigInt[19]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(13),
      I1 => \mixedSigInt_reg[19]_i_11_0\(13),
      I2 => \mixedSigInt_reg[19]_i_11_2\(13),
      I3 => \mixedSigInt[19]_i_30_n_0\,
      O => \mixedSigInt[19]_i_34_n_0\
    );
\mixedSigInt[19]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(12),
      I1 => \mixedSigInt_reg[19]_i_11_0\(12),
      I2 => \mixedSigInt_reg[19]_i_11_2\(12),
      I3 => \mixedSigInt[19]_i_31_n_0\,
      O => \mixedSigInt[19]_i_35_n_0\
    );
\mixedSigInt[19]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(13),
      I1 => \mixedSigInt_reg[19]_i_12_0\(13),
      I2 => \mixedSigInt_reg[19]_i_12_2\(13),
      O => \mixedSigInt[19]_i_37_n_0\
    );
\mixedSigInt[19]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(12),
      I1 => \mixedSigInt_reg[19]_i_12_0\(12),
      I2 => \mixedSigInt_reg[19]_i_12_2\(12),
      O => \mixedSigInt[19]_i_38_n_0\
    );
\mixedSigInt[19]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(11),
      I1 => \mixedSigInt_reg[19]_i_12_0\(11),
      I2 => \mixedSigInt_reg[19]_i_12_2\(11),
      O => \mixedSigInt[19]_i_39_n_0\
    );
\mixedSigInt[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_18_n_4\,
      I1 => \mixedSigInt[19]_i_19_n_0\,
      I2 => \mixedSigInt_reg[19]_i_15_n_5\,
      I3 => \mixedSigInt_reg[19]_i_16_n_5\,
      I4 => \mixedSigInt_reg[19]_i_17_n_5\,
      O => \mixedSigInt[19]_i_4_n_0\
    );
\mixedSigInt[19]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt[19]_i_37_n_0\,
      I1 => \mixedSigInt_reg[19]_i_12_0\(14),
      I2 => \mixedSigInt_reg[19]_i_12_1\(14),
      I3 => \mixedSigInt_reg[19]_i_12_2\(14),
      O => \mixedSigInt[19]_i_41_n_0\
    );
\mixedSigInt[19]_i_42\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(13),
      I1 => \mixedSigInt_reg[19]_i_12_0\(13),
      I2 => \mixedSigInt_reg[19]_i_12_2\(13),
      I3 => \mixedSigInt[19]_i_38_n_0\,
      O => \mixedSigInt[19]_i_42_n_0\
    );
\mixedSigInt[19]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(12),
      I1 => \mixedSigInt_reg[19]_i_12_0\(12),
      I2 => \mixedSigInt_reg[19]_i_12_2\(12),
      I3 => \mixedSigInt[19]_i_39_n_0\,
      O => \mixedSigInt[19]_i_43_n_0\
    );
\mixedSigInt[19]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(13),
      I1 => \mixedSigInt_reg[19]_i_13_0\(13),
      I2 => \mixedSigInt_reg[19]_i_13_2\(13),
      O => \mixedSigInt[19]_i_45_n_0\
    );
\mixedSigInt[19]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(12),
      I1 => \mixedSigInt_reg[19]_i_13_0\(12),
      I2 => \mixedSigInt_reg[19]_i_13_2\(12),
      O => \mixedSigInt[19]_i_46_n_0\
    );
\mixedSigInt[19]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(11),
      I1 => \mixedSigInt_reg[19]_i_13_0\(11),
      I2 => \mixedSigInt_reg[19]_i_13_2\(11),
      O => \mixedSigInt[19]_i_47_n_0\
    );
\mixedSigInt[19]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt[19]_i_45_n_0\,
      I1 => \mixedSigInt_reg[19]_i_13_0\(14),
      I2 => \mixedSigInt_reg[19]_i_13_1\(14),
      I3 => \mixedSigInt_reg[19]_i_13_2\(14),
      O => \mixedSigInt[19]_i_49_n_0\
    );
\mixedSigInt[19]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_n_2\,
      I1 => \mixedSigInt_reg[19]_i_13_n_2\,
      I2 => \mixedSigInt_reg[19]_i_11_n_2\,
      I3 => \mixedSigInt_reg[19]_i_9_n_2\,
      O => \mixedSigInt[19]_i_5_n_0\
    );
\mixedSigInt[19]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(13),
      I1 => \mixedSigInt_reg[19]_i_13_0\(13),
      I2 => \mixedSigInt_reg[19]_i_13_2\(13),
      I3 => \mixedSigInt[19]_i_46_n_0\,
      O => \mixedSigInt[19]_i_50_n_0\
    );
\mixedSigInt[19]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(12),
      I1 => \mixedSigInt_reg[19]_i_13_0\(12),
      I2 => \mixedSigInt_reg[19]_i_13_2\(12),
      I3 => \mixedSigInt[19]_i_47_n_0\,
      O => \mixedSigInt[19]_i_51_n_0\
    );
\mixedSigInt[19]_i_53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(13),
      I1 => P(13),
      I2 => \mixedSigInt_reg[19]_i_9_1\(13),
      O => \mixedSigInt[19]_i_53_n_0\
    );
\mixedSigInt[19]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(12),
      I1 => P(12),
      I2 => \mixedSigInt_reg[19]_i_9_1\(12),
      O => \mixedSigInt[19]_i_54_n_0\
    );
\mixedSigInt[19]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(11),
      I1 => P(11),
      I2 => \mixedSigInt_reg[19]_i_9_1\(11),
      O => \mixedSigInt[19]_i_55_n_0\
    );
\mixedSigInt[19]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt[19]_i_53_n_0\,
      I1 => P(14),
      I2 => \mixedSigInt_reg[19]_i_9_0\(14),
      I3 => \mixedSigInt_reg[19]_i_9_1\(14),
      O => \mixedSigInt[19]_i_57_n_0\
    );
\mixedSigInt[19]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(13),
      I1 => P(13),
      I2 => \mixedSigInt_reg[19]_i_9_1\(13),
      I3 => \mixedSigInt[19]_i_54_n_0\,
      O => \mixedSigInt[19]_i_58_n_0\
    );
\mixedSigInt[19]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(12),
      I1 => P(12),
      I2 => \mixedSigInt_reg[19]_i_9_1\(12),
      I3 => \mixedSigInt[19]_i_55_n_0\,
      O => \mixedSigInt[19]_i_59_n_0\
    );
\mixedSigInt[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95566AA9"
    )
        port map (
      I0 => \mixedSigInt[19]_i_2_n_0\,
      I1 => \mixedSigInt_reg[19]_i_12_n_2\,
      I2 => \mixedSigInt_reg[19]_i_13_n_2\,
      I3 => \mixedSigInt_reg[19]_i_11_n_2\,
      I4 => \mixedSigInt_reg[19]_i_9_n_2\,
      O => \mixedSigInt[19]_i_6_n_0\
    );
\mixedSigInt[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996696969"
    )
        port map (
      I0 => \mixedSigInt[19]_i_3_n_0\,
      I1 => \mixedSigInt[19]_i_10_n_0\,
      I2 => \mixedSigInt_reg[19]_i_9_n_2\,
      I3 => \mixedSigInt_reg[19]_i_13_n_7\,
      I4 => \mixedSigInt_reg[19]_i_12_n_7\,
      I5 => \mixedSigInt_reg[19]_i_11_n_7\,
      O => \mixedSigInt[19]_i_7_n_0\
    );
\mixedSigInt[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \mixedSigInt[19]_i_4_n_0\,
      I1 => \mixedSigInt[19]_i_14_n_0\,
      I2 => \mixedSigInt_reg[19]_i_9_n_7\,
      I3 => \mixedSigInt_reg[19]_i_17_n_4\,
      I4 => \mixedSigInt_reg[19]_i_16_n_4\,
      I5 => \mixedSigInt_reg[19]_i_15_n_4\,
      O => \mixedSigInt[19]_i_8_n_0\
    );
\mixedSigInt[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \mixedSigInt_reg[7]_1\(0),
      I1 => \mixedSigInt_reg[7]_2\,
      I2 => \^bl.dsp48e_2\(0),
      I3 => \^bl.dsp48e_2_7\(2),
      I4 => \^bl.dsp48e_2_4\(2),
      I5 => \^bl.dsp48e_2_1\(2),
      O => \mixedSigInt[7]_i_10_n_0\
    );
\mixedSigInt[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \^bl.dsp48e_2_1\(0),
      I1 => \^bl.dsp48e_2_4\(0),
      I2 => \^bl.dsp48e_2_7\(0),
      I3 => \^o\(0),
      I4 => \mixedSigInt_reg[7]_i_2_0\,
      O => \mixedSigInt[7]_i_12_n_0\
    );
\mixedSigInt[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^bl.dsp48e_2_4\(0),
      I1 => \^bl.dsp48e_2_7\(0),
      I2 => \^bl.dsp48e_2_1\(0),
      I3 => \mixedSigInt_reg[7]_i_14_n_6\,
      O => \mixedSigInt[7]_i_13_n_0\
    );
\mixedSigInt[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \mixedSigInt_reg[7]_0\(0),
      I1 => \mixedSigInt_reg[7]_i_2_1\,
      I2 => \^o\(1),
      I3 => \^bl.dsp48e_2_7\(1),
      I4 => \^bl.dsp48e_2_4\(1),
      I5 => \^bl.dsp48e_2_1\(1),
      O => \mixedSigInt[7]_i_15_n_0\
    );
\mixedSigInt[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \mixedSigInt_reg[7]_i_2_0\,
      I1 => \^o\(0),
      I2 => \^bl.dsp48e_2_1\(0),
      I3 => \^bl.dsp48e_2_7\(0),
      I4 => \^bl.dsp48e_2_4\(0),
      I5 => \mixedSigInt_reg[7]_i_14_n_6\,
      O => \mixedSigInt[7]_i_16_n_0\
    );
\mixedSigInt[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \mixedSigInt[7]_i_13_n_0\,
      I1 => \mixedSigInt_reg[7]_i_22_n_7\,
      I2 => \mixedSigInt_reg[7]_i_23_n_7\,
      I3 => \mixedSigInt_reg[7]_i_24_n_7\,
      O => \mixedSigInt[7]_i_17_n_0\
    );
\mixedSigInt[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[7]_i_23_n_7\,
      I1 => \mixedSigInt_reg[7]_i_24_n_7\,
      I2 => \mixedSigInt_reg[7]_i_22_n_7\,
      I3 => \mixedSigInt_reg[7]_i_14_n_7\,
      O => \mixedSigInt[7]_i_18_n_0\
    );
\mixedSigInt[7]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(2),
      I1 => P(2),
      I2 => \mixedSigInt_reg[19]_i_9_1\(2),
      O => \mixedSigInt[7]_i_27_n_0\
    );
\mixedSigInt[7]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(1),
      I1 => P(1),
      I2 => \mixedSigInt_reg[19]_i_9_1\(1),
      O => \mixedSigInt[7]_i_28_n_0\
    );
\mixedSigInt[7]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(0),
      I1 => P(0),
      I2 => \mixedSigInt_reg[19]_i_9_1\(0),
      O => \mixedSigInt[7]_i_29_n_0\
    );
\mixedSigInt[7]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(3),
      I1 => P(3),
      I2 => \mixedSigInt_reg[19]_i_9_1\(3),
      I3 => \mixedSigInt[7]_i_27_n_0\,
      O => \mixedSigInt[7]_i_30_n_0\
    );
\mixedSigInt[7]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(2),
      I1 => P(2),
      I2 => \mixedSigInt_reg[19]_i_9_1\(2),
      I3 => \mixedSigInt[7]_i_28_n_0\,
      O => \mixedSigInt[7]_i_31_n_0\
    );
\mixedSigInt[7]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(1),
      I1 => P(1),
      I2 => \mixedSigInt_reg[19]_i_9_1\(1),
      I3 => \mixedSigInt[7]_i_29_n_0\,
      O => \mixedSigInt[7]_i_32_n_0\
    );
\mixedSigInt[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_9_0\(0),
      I1 => P(0),
      I2 => \mixedSigInt_reg[19]_i_9_1\(0),
      O => \mixedSigInt[7]_i_33_n_0\
    );
\mixedSigInt[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(2),
      I1 => \mixedSigInt_reg[19]_i_11_0\(2),
      I2 => \mixedSigInt_reg[19]_i_11_2\(2),
      O => \mixedSigInt[7]_i_34_n_0\
    );
\mixedSigInt[7]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(1),
      I1 => \mixedSigInt_reg[19]_i_11_0\(1),
      I2 => \mixedSigInt_reg[19]_i_11_2\(1),
      O => \mixedSigInt[7]_i_35_n_0\
    );
\mixedSigInt[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(0),
      I1 => \mixedSigInt_reg[19]_i_11_0\(0),
      I2 => \mixedSigInt_reg[19]_i_11_2\(0),
      O => \mixedSigInt[7]_i_36_n_0\
    );
\mixedSigInt[7]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(3),
      I1 => \mixedSigInt_reg[19]_i_11_0\(3),
      I2 => \mixedSigInt_reg[19]_i_11_2\(3),
      I3 => \mixedSigInt[7]_i_34_n_0\,
      O => \mixedSigInt[7]_i_37_n_0\
    );
\mixedSigInt[7]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(2),
      I1 => \mixedSigInt_reg[19]_i_11_0\(2),
      I2 => \mixedSigInt_reg[19]_i_11_2\(2),
      I3 => \mixedSigInt[7]_i_35_n_0\,
      O => \mixedSigInt[7]_i_38_n_0\
    );
\mixedSigInt[7]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(1),
      I1 => \mixedSigInt_reg[19]_i_11_0\(1),
      I2 => \mixedSigInt_reg[19]_i_11_2\(1),
      I3 => \mixedSigInt[7]_i_36_n_0\,
      O => \mixedSigInt[7]_i_39_n_0\
    );
\mixedSigInt[7]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_11_1\(0),
      I1 => \mixedSigInt_reg[19]_i_11_0\(0),
      I2 => \mixedSigInt_reg[19]_i_11_2\(0),
      O => \mixedSigInt[7]_i_40_n_0\
    );
\mixedSigInt[7]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(2),
      I1 => \mixedSigInt_reg[19]_i_12_0\(2),
      I2 => \mixedSigInt_reg[19]_i_12_2\(2),
      O => \mixedSigInt[7]_i_41_n_0\
    );
\mixedSigInt[7]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(1),
      I1 => \mixedSigInt_reg[19]_i_12_0\(1),
      I2 => \mixedSigInt_reg[19]_i_12_2\(1),
      O => \mixedSigInt[7]_i_42_n_0\
    );
\mixedSigInt[7]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(0),
      I1 => \mixedSigInt_reg[19]_i_12_0\(0),
      I2 => \mixedSigInt_reg[19]_i_12_2\(0),
      O => \mixedSigInt[7]_i_43_n_0\
    );
\mixedSigInt[7]_i_44\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(3),
      I1 => \mixedSigInt_reg[19]_i_12_0\(3),
      I2 => \mixedSigInt_reg[19]_i_12_2\(3),
      I3 => \mixedSigInt[7]_i_41_n_0\,
      O => \mixedSigInt[7]_i_44_n_0\
    );
\mixedSigInt[7]_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(2),
      I1 => \mixedSigInt_reg[19]_i_12_0\(2),
      I2 => \mixedSigInt_reg[19]_i_12_2\(2),
      I3 => \mixedSigInt[7]_i_42_n_0\,
      O => \mixedSigInt[7]_i_45_n_0\
    );
\mixedSigInt[7]_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(1),
      I1 => \mixedSigInt_reg[19]_i_12_0\(1),
      I2 => \mixedSigInt_reg[19]_i_12_2\(1),
      I3 => \mixedSigInt[7]_i_43_n_0\,
      O => \mixedSigInt[7]_i_46_n_0\
    );
\mixedSigInt[7]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_12_1\(0),
      I1 => \mixedSigInt_reg[19]_i_12_0\(0),
      I2 => \mixedSigInt_reg[19]_i_12_2\(0),
      O => \mixedSigInt[7]_i_47_n_0\
    );
\mixedSigInt[7]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(2),
      I1 => \mixedSigInt_reg[19]_i_13_0\(2),
      I2 => \mixedSigInt_reg[19]_i_13_2\(2),
      O => \mixedSigInt[7]_i_48_n_0\
    );
\mixedSigInt[7]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(1),
      I1 => \mixedSigInt_reg[19]_i_13_0\(1),
      I2 => \mixedSigInt_reg[19]_i_13_2\(1),
      O => \mixedSigInt[7]_i_49_n_0\
    );
\mixedSigInt[7]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(0),
      I1 => \mixedSigInt_reg[19]_i_13_0\(0),
      I2 => \mixedSigInt_reg[19]_i_13_2\(0),
      O => \mixedSigInt[7]_i_50_n_0\
    );
\mixedSigInt[7]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(3),
      I1 => \mixedSigInt_reg[19]_i_13_0\(3),
      I2 => \mixedSigInt_reg[19]_i_13_2\(3),
      I3 => \mixedSigInt[7]_i_48_n_0\,
      O => \mixedSigInt[7]_i_51_n_0\
    );
\mixedSigInt[7]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(2),
      I1 => \mixedSigInt_reg[19]_i_13_0\(2),
      I2 => \mixedSigInt_reg[19]_i_13_2\(2),
      I3 => \mixedSigInt[7]_i_49_n_0\,
      O => \mixedSigInt[7]_i_52_n_0\
    );
\mixedSigInt[7]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(1),
      I1 => \mixedSigInt_reg[19]_i_13_0\(1),
      I2 => \mixedSigInt_reg[19]_i_13_2\(1),
      I3 => \mixedSigInt[7]_i_50_n_0\,
      O => \mixedSigInt[7]_i_53_n_0\
    );
\mixedSigInt[7]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mixedSigInt_reg[19]_i_13_1\(0),
      I1 => \mixedSigInt_reg[19]_i_13_0\(0),
      I2 => \mixedSigInt_reg[19]_i_13_2\(0),
      O => \mixedSigInt[7]_i_54_n_0\
    );
\mixedSigInt[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \mixedSigInt_reg[7]_1\(3),
      I1 => \mixedSigInt_reg[7]_5\,
      I2 => \^bl.dsp48e_2\(3),
      I3 => \^bl.dsp48e_2_8\(2),
      I4 => \^bl.dsp48e_2_5\(2),
      I5 => \^bl.dsp48e_2_2\(2),
      O => \mixedSigInt[7]_i_7_n_0\
    );
\mixedSigInt[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \mixedSigInt_reg[7]_1\(2),
      I1 => \mixedSigInt_reg[7]_4\,
      I2 => \^bl.dsp48e_2\(2),
      I3 => \^bl.dsp48e_2_8\(1),
      I4 => \^bl.dsp48e_2_5\(1),
      I5 => \^bl.dsp48e_2_2\(1),
      O => \mixedSigInt[7]_i_8_n_0\
    );
\mixedSigInt[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \mixedSigInt_reg[7]_1\(1),
      I1 => \mixedSigInt_reg[7]_3\,
      I2 => \^bl.dsp48e_2\(1),
      I3 => \^bl.dsp48e_2_8\(0),
      I4 => \^bl.dsp48e_2_5\(0),
      I5 => \^bl.dsp48e_2_2\(0),
      O => \mixedSigInt[7]_i_9_n_0\
    );
\mixedSigInt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(10),
      Q => A(6),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(11),
      Q => A(7),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[7]_i_1_n_0\,
      CO(3) => \mixedSigInt_reg[11]_i_1_n_0\,
      CO(2) => \mixedSigInt_reg[11]_i_1_n_1\,
      CO(1) => \mixedSigInt_reg[11]_i_1_n_2\,
      CO(0) => \mixedSigInt_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mixedSigInt_reg[11]_0\(3 downto 0),
      O(3 downto 0) => p_0_in(11 downto 8),
      S(3) => \mixedSigInt[11]_i_6_n_0\,
      S(2) => \mixedSigInt[11]_i_7_n_0\,
      S(1) => \mixedSigInt[11]_i_8_n_0\,
      S(0) => \mixedSigInt[11]_i_9_n_0\
    );
\mixedSigInt_reg[11]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[7]_i_22_n_0\,
      CO(3) => \mixedSigInt_reg[11]_i_13_n_0\,
      CO(2) => \mixedSigInt_reg[11]_i_13_n_1\,
      CO(1) => \mixedSigInt_reg[11]_i_13_n_2\,
      CO(0) => \mixedSigInt_reg[11]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[11]_i_18_n_0\,
      DI(2) => \mixedSigInt[11]_i_19_n_0\,
      DI(1) => \mixedSigInt[11]_i_20_n_0\,
      DI(0) => \mixedSigInt[11]_i_21_n_0\,
      O(3 downto 0) => \^bl.dsp48e_2_2\(3 downto 0),
      S(3) => \mixedSigInt[11]_i_22_n_0\,
      S(2) => \mixedSigInt[11]_i_23_n_0\,
      S(1) => \mixedSigInt[11]_i_24_n_0\,
      S(0) => \mixedSigInt[11]_i_25_n_0\
    );
\mixedSigInt_reg[11]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[7]_i_23_n_0\,
      CO(3) => \mixedSigInt_reg[11]_i_14_n_0\,
      CO(2) => \mixedSigInt_reg[11]_i_14_n_1\,
      CO(1) => \mixedSigInt_reg[11]_i_14_n_2\,
      CO(0) => \mixedSigInt_reg[11]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[11]_i_26_n_0\,
      DI(2) => \mixedSigInt[11]_i_27_n_0\,
      DI(1) => \mixedSigInt[11]_i_28_n_0\,
      DI(0) => \mixedSigInt[11]_i_29_n_0\,
      O(3 downto 0) => \^bl.dsp48e_2_5\(3 downto 0),
      S(3) => \mixedSigInt[11]_i_30_n_0\,
      S(2) => \mixedSigInt[11]_i_31_n_0\,
      S(1) => \mixedSigInt[11]_i_32_n_0\,
      S(0) => \mixedSigInt[11]_i_33_n_0\
    );
\mixedSigInt_reg[11]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[7]_i_24_n_0\,
      CO(3) => \mixedSigInt_reg[11]_i_15_n_0\,
      CO(2) => \mixedSigInt_reg[11]_i_15_n_1\,
      CO(1) => \mixedSigInt_reg[11]_i_15_n_2\,
      CO(0) => \mixedSigInt_reg[11]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[11]_i_34_n_0\,
      DI(2) => \mixedSigInt[11]_i_35_n_0\,
      DI(1) => \mixedSigInt[11]_i_36_n_0\,
      DI(0) => \mixedSigInt[11]_i_37_n_0\,
      O(3 downto 0) => \^bl.dsp48e_2_8\(3 downto 0),
      S(3) => \mixedSigInt[11]_i_38_n_0\,
      S(2) => \mixedSigInt[11]_i_39_n_0\,
      S(1) => \mixedSigInt[11]_i_40_n_0\,
      S(0) => \mixedSigInt[11]_i_41_n_0\
    );
\mixedSigInt_reg[11]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[7]_i_14_n_0\,
      CO(3) => \mixedSigInt_reg[11]_i_16_n_0\,
      CO(2) => \mixedSigInt_reg[11]_i_16_n_1\,
      CO(1) => \mixedSigInt_reg[11]_i_16_n_2\,
      CO(0) => \mixedSigInt_reg[11]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[11]_i_42_n_0\,
      DI(2) => \mixedSigInt[11]_i_43_n_0\,
      DI(1) => \mixedSigInt[11]_i_44_n_0\,
      DI(0) => \mixedSigInt[11]_i_45_n_0\,
      O(3 downto 0) => \^bl.dsp48e_2\(3 downto 0),
      S(3) => \mixedSigInt[11]_i_46_n_0\,
      S(2) => \mixedSigInt[11]_i_47_n_0\,
      S(1) => \mixedSigInt[11]_i_48_n_0\,
      S(0) => \mixedSigInt[11]_i_49_n_0\
    );
\mixedSigInt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(12),
      Q => A(8),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(13),
      Q => A(9),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(14),
      Q => A(10),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(15),
      Q => A(11),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[11]_i_1_n_0\,
      CO(3) => \mixedSigInt_reg[15]_i_1_n_0\,
      CO(2) => \mixedSigInt_reg[15]_i_1_n_1\,
      CO(1) => \mixedSigInt_reg[15]_i_1_n_2\,
      CO(0) => \mixedSigInt_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[15]_i_2_n_0\,
      DI(2) => \mixedSigInt[15]_i_3_n_0\,
      DI(1) => \mixedSigInt[15]_i_4_n_0\,
      DI(0) => \mixedSigInt_reg[15]_0\(0),
      O(3 downto 0) => p_0_in(15 downto 12),
      S(3) => \mixedSigInt[15]_i_6_n_0\,
      S(2) => \mixedSigInt[15]_i_7_n_0\,
      S(1) => \mixedSigInt[15]_i_8_n_0\,
      S(0) => \mixedSigInt[15]_i_9_n_0\
    );
\mixedSigInt_reg[15]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[11]_i_13_n_0\,
      CO(3) => \mixedSigInt_reg[15]_i_13_n_0\,
      CO(2) => \mixedSigInt_reg[15]_i_13_n_1\,
      CO(1) => \mixedSigInt_reg[15]_i_13_n_2\,
      CO(0) => \mixedSigInt_reg[15]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[15]_i_18_n_0\,
      DI(2) => \mixedSigInt[15]_i_19_n_0\,
      DI(1) => \mixedSigInt[15]_i_20_n_0\,
      DI(0) => \mixedSigInt[15]_i_21_n_0\,
      O(3 downto 0) => \^bl.dsp48e_2_3\(3 downto 0),
      S(3) => \mixedSigInt[15]_i_22_n_0\,
      S(2) => \mixedSigInt[15]_i_23_n_0\,
      S(1) => \mixedSigInt[15]_i_24_n_0\,
      S(0) => \mixedSigInt[15]_i_25_n_0\
    );
\mixedSigInt_reg[15]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[11]_i_14_n_0\,
      CO(3) => \mixedSigInt_reg[15]_i_14_n_0\,
      CO(2) => \mixedSigInt_reg[15]_i_14_n_1\,
      CO(1) => \mixedSigInt_reg[15]_i_14_n_2\,
      CO(0) => \mixedSigInt_reg[15]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[15]_i_26_n_0\,
      DI(2) => \mixedSigInt[15]_i_27_n_0\,
      DI(1) => \mixedSigInt[15]_i_28_n_0\,
      DI(0) => \mixedSigInt[15]_i_29_n_0\,
      O(3 downto 0) => \^bl.dsp48e_2_6\(3 downto 0),
      S(3) => \mixedSigInt[15]_i_30_n_0\,
      S(2) => \mixedSigInt[15]_i_31_n_0\,
      S(1) => \mixedSigInt[15]_i_32_n_0\,
      S(0) => \mixedSigInt[15]_i_33_n_0\
    );
\mixedSigInt_reg[15]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[11]_i_15_n_0\,
      CO(3) => \mixedSigInt_reg[15]_i_15_n_0\,
      CO(2) => \mixedSigInt_reg[15]_i_15_n_1\,
      CO(1) => \mixedSigInt_reg[15]_i_15_n_2\,
      CO(0) => \mixedSigInt_reg[15]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[15]_i_34_n_0\,
      DI(2) => \mixedSigInt[15]_i_35_n_0\,
      DI(1) => \mixedSigInt[15]_i_36_n_0\,
      DI(0) => \mixedSigInt[15]_i_37_n_0\,
      O(3 downto 0) => \^bl.dsp48e_2_9\(3 downto 0),
      S(3) => \mixedSigInt[15]_i_38_n_0\,
      S(2) => \mixedSigInt[15]_i_39_n_0\,
      S(1) => \mixedSigInt[15]_i_40_n_0\,
      S(0) => \mixedSigInt[15]_i_41_n_0\
    );
\mixedSigInt_reg[15]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[11]_i_16_n_0\,
      CO(3) => \mixedSigInt_reg[15]_i_16_n_0\,
      CO(2) => \mixedSigInt_reg[15]_i_16_n_1\,
      CO(1) => \mixedSigInt_reg[15]_i_16_n_2\,
      CO(0) => \mixedSigInt_reg[15]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[15]_i_42_n_0\,
      DI(2) => \mixedSigInt[15]_i_43_n_0\,
      DI(1) => \mixedSigInt[15]_i_44_n_0\,
      DI(0) => \mixedSigInt[15]_i_45_n_0\,
      O(3 downto 0) => \^bl.dsp48e_2_0\(3 downto 0),
      S(3) => \mixedSigInt[15]_i_46_n_0\,
      S(2) => \mixedSigInt[15]_i_47_n_0\,
      S(1) => \mixedSigInt[15]_i_48_n_0\,
      S(0) => \mixedSigInt[15]_i_49_n_0\
    );
\mixedSigInt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(16),
      Q => A(12),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(17),
      Q => A(13),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(18),
      Q => A(14),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(19),
      Q => A(15),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[15]_i_1_n_0\,
      CO(3) => \NLW_mixedSigInt_reg[19]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mixedSigInt_reg[19]_i_1_n_1\,
      CO(1) => \mixedSigInt_reg[19]_i_1_n_2\,
      CO(0) => \mixedSigInt_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \mixedSigInt[19]_i_2_n_0\,
      DI(1) => \mixedSigInt[19]_i_3_n_0\,
      DI(0) => \mixedSigInt[19]_i_4_n_0\,
      O(3 downto 0) => p_0_in(19 downto 16),
      S(3) => \mixedSigInt[19]_i_5_n_0\,
      S(2) => \mixedSigInt[19]_i_6_n_0\,
      S(1) => \mixedSigInt[19]_i_7_n_0\,
      S(0) => \mixedSigInt[19]_i_8_n_0\
    );
\mixedSigInt_reg[19]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[19]_i_15_n_0\,
      CO(3 downto 2) => \NLW_mixedSigInt_reg[19]_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mixedSigInt_reg[19]_i_11_n_2\,
      CO(0) => \NLW_mixedSigInt_reg[19]_i_11_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mixedSigInt[19]_i_7_0\(0),
      O(3 downto 1) => \NLW_mixedSigInt_reg[19]_i_11_O_UNCONNECTED\(3 downto 1),
      O(0) => \mixedSigInt_reg[19]_i_11_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mixedSigInt[19]_i_23_n_0\
    );
\mixedSigInt_reg[19]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[19]_i_16_n_0\,
      CO(3 downto 2) => \NLW_mixedSigInt_reg[19]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mixedSigInt_reg[19]_i_12_n_2\,
      CO(0) => \NLW_mixedSigInt_reg[19]_i_12_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mixedSigInt[19]_i_7_1\(0),
      O(3 downto 1) => \NLW_mixedSigInt_reg[19]_i_12_O_UNCONNECTED\(3 downto 1),
      O(0) => \mixedSigInt_reg[19]_i_12_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mixedSigInt[19]_i_25_n_0\
    );
\mixedSigInt_reg[19]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[19]_i_17_n_0\,
      CO(3 downto 2) => \NLW_mixedSigInt_reg[19]_i_13_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mixedSigInt_reg[19]_i_13_n_2\,
      CO(0) => \NLW_mixedSigInt_reg[19]_i_13_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mixedSigInt[19]_i_7_2\(0),
      O(3 downto 1) => \NLW_mixedSigInt_reg[19]_i_13_O_UNCONNECTED\(3 downto 1),
      O(0) => \mixedSigInt_reg[19]_i_13_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mixedSigInt[19]_i_27_n_0\
    );
\mixedSigInt_reg[19]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[15]_i_13_n_0\,
      CO(3) => \mixedSigInt_reg[19]_i_15_n_0\,
      CO(2) => \mixedSigInt_reg[19]_i_15_n_1\,
      CO(1) => \mixedSigInt_reg[19]_i_15_n_2\,
      CO(0) => \mixedSigInt_reg[19]_i_15_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[15]_i_8_0\(0),
      DI(2) => \mixedSigInt[19]_i_29_n_0\,
      DI(1) => \mixedSigInt[19]_i_30_n_0\,
      DI(0) => \mixedSigInt[19]_i_31_n_0\,
      O(3) => \mixedSigInt_reg[19]_i_15_n_4\,
      O(2) => \mixedSigInt_reg[19]_i_15_n_5\,
      O(1) => \mixedSigInt_reg[19]_i_15_n_6\,
      O(0) => \mixedSigInt_reg[19]_i_15_n_7\,
      S(3) => \mixedSigInt[15]_i_8_1\(0),
      S(2) => \mixedSigInt[19]_i_33_n_0\,
      S(1) => \mixedSigInt[19]_i_34_n_0\,
      S(0) => \mixedSigInt[19]_i_35_n_0\
    );
\mixedSigInt_reg[19]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[15]_i_14_n_0\,
      CO(3) => \mixedSigInt_reg[19]_i_16_n_0\,
      CO(2) => \mixedSigInt_reg[19]_i_16_n_1\,
      CO(1) => \mixedSigInt_reg[19]_i_16_n_2\,
      CO(0) => \mixedSigInt_reg[19]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[15]_i_8_2\(0),
      DI(2) => \mixedSigInt[19]_i_37_n_0\,
      DI(1) => \mixedSigInt[19]_i_38_n_0\,
      DI(0) => \mixedSigInt[19]_i_39_n_0\,
      O(3) => \mixedSigInt_reg[19]_i_16_n_4\,
      O(2) => \mixedSigInt_reg[19]_i_16_n_5\,
      O(1) => \mixedSigInt_reg[19]_i_16_n_6\,
      O(0) => \mixedSigInt_reg[19]_i_16_n_7\,
      S(3) => \mixedSigInt[15]_i_8_3\(0),
      S(2) => \mixedSigInt[19]_i_41_n_0\,
      S(1) => \mixedSigInt[19]_i_42_n_0\,
      S(0) => \mixedSigInt[19]_i_43_n_0\
    );
\mixedSigInt_reg[19]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[15]_i_15_n_0\,
      CO(3) => \mixedSigInt_reg[19]_i_17_n_0\,
      CO(2) => \mixedSigInt_reg[19]_i_17_n_1\,
      CO(1) => \mixedSigInt_reg[19]_i_17_n_2\,
      CO(0) => \mixedSigInt_reg[19]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[15]_i_8_4\(0),
      DI(2) => \mixedSigInt[19]_i_45_n_0\,
      DI(1) => \mixedSigInt[19]_i_46_n_0\,
      DI(0) => \mixedSigInt[19]_i_47_n_0\,
      O(3) => \mixedSigInt_reg[19]_i_17_n_4\,
      O(2) => \mixedSigInt_reg[19]_i_17_n_5\,
      O(1) => \mixedSigInt_reg[19]_i_17_n_6\,
      O(0) => \mixedSigInt_reg[19]_i_17_n_7\,
      S(3) => \mixedSigInt[15]_i_8_5\(0),
      S(2) => \mixedSigInt[19]_i_49_n_0\,
      S(1) => \mixedSigInt[19]_i_50_n_0\,
      S(0) => \mixedSigInt[19]_i_51_n_0\
    );
\mixedSigInt_reg[19]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[15]_i_16_n_0\,
      CO(3) => \mixedSigInt_reg[19]_i_18_n_0\,
      CO(2) => \mixedSigInt_reg[19]_i_18_n_1\,
      CO(1) => \mixedSigInt_reg[19]_i_18_n_2\,
      CO(0) => \mixedSigInt_reg[19]_i_18_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => \mixedSigInt[19]_i_53_n_0\,
      DI(1) => \mixedSigInt[19]_i_54_n_0\,
      DI(0) => \mixedSigInt[19]_i_55_n_0\,
      O(3) => \mixedSigInt_reg[19]_i_18_n_4\,
      O(2) => \mixedSigInt_reg[19]_i_18_n_5\,
      O(1) => \mixedSigInt_reg[19]_i_18_n_6\,
      O(0) => \mixedSigInt_reg[19]_i_18_n_7\,
      S(3) => S(0),
      S(2) => \mixedSigInt[19]_i_57_n_0\,
      S(1) => \mixedSigInt[19]_i_58_n_0\,
      S(0) => \mixedSigInt[19]_i_59_n_0\
    );
\mixedSigInt_reg[19]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[19]_i_18_n_0\,
      CO(3 downto 2) => \NLW_mixedSigInt_reg[19]_i_9_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \mixedSigInt_reg[19]_i_9_n_2\,
      CO(0) => \NLW_mixedSigInt_reg[19]_i_9_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mixedSigInt[19]_i_8_0\(0),
      O(3 downto 1) => \NLW_mixedSigInt_reg[19]_i_9_O_UNCONNECTED\(3 downto 1),
      O(0) => \mixedSigInt_reg[19]_i_9_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \mixedSigInt[19]_i_21_n_0\
    );
\mixedSigInt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(4),
      Q => A(0),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(5),
      Q => A(1),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(6),
      Q => A(2),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(7),
      Q => A(3),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mixedSigInt_reg[7]_i_2_n_0\,
      CO(3) => \mixedSigInt_reg[7]_i_1_n_0\,
      CO(2) => \mixedSigInt_reg[7]_i_1_n_1\,
      CO(1) => \mixedSigInt_reg[7]_i_1_n_2\,
      CO(0) => \mixedSigInt_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \mixedSigInt_reg[7]_1\(3 downto 0),
      O(3 downto 0) => p_0_in(7 downto 4),
      S(3) => \mixedSigInt[7]_i_7_n_0\,
      S(2) => \mixedSigInt[7]_i_8_n_0\,
      S(1) => \mixedSigInt[7]_i_9_n_0\,
      S(0) => \mixedSigInt[7]_i_10_n_0\
    );
\mixedSigInt_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mixedSigInt_reg[7]_i_14_n_0\,
      CO(2) => \mixedSigInt_reg[7]_i_14_n_1\,
      CO(1) => \mixedSigInt_reg[7]_i_14_n_2\,
      CO(0) => \mixedSigInt_reg[7]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[7]_i_27_n_0\,
      DI(2) => \mixedSigInt[7]_i_28_n_0\,
      DI(1) => \mixedSigInt[7]_i_29_n_0\,
      DI(0) => '0',
      O(3 downto 2) => \^o\(1 downto 0),
      O(1) => \mixedSigInt_reg[7]_i_14_n_6\,
      O(0) => \mixedSigInt_reg[7]_i_14_n_7\,
      S(3) => \mixedSigInt[7]_i_30_n_0\,
      S(2) => \mixedSigInt[7]_i_31_n_0\,
      S(1) => \mixedSigInt[7]_i_32_n_0\,
      S(0) => \mixedSigInt[7]_i_33_n_0\
    );
\mixedSigInt_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mixedSigInt_reg[7]_i_2_n_0\,
      CO(2) => \mixedSigInt_reg[7]_i_2_n_1\,
      CO(1) => \mixedSigInt_reg[7]_i_2_n_2\,
      CO(0) => \mixedSigInt_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt_reg[7]_0\(0),
      DI(2) => \mixedSigInt[7]_i_12_n_0\,
      DI(1) => \mixedSigInt[7]_i_13_n_0\,
      DI(0) => \mixedSigInt_reg[7]_i_14_n_7\,
      O(3 downto 0) => \NLW_mixedSigInt_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \mixedSigInt[7]_i_15_n_0\,
      S(2) => \mixedSigInt[7]_i_16_n_0\,
      S(1) => \mixedSigInt[7]_i_17_n_0\,
      S(0) => \mixedSigInt[7]_i_18_n_0\
    );
\mixedSigInt_reg[7]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mixedSigInt_reg[7]_i_22_n_0\,
      CO(2) => \mixedSigInt_reg[7]_i_22_n_1\,
      CO(1) => \mixedSigInt_reg[7]_i_22_n_2\,
      CO(0) => \mixedSigInt_reg[7]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[7]_i_34_n_0\,
      DI(2) => \mixedSigInt[7]_i_35_n_0\,
      DI(1) => \mixedSigInt[7]_i_36_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^bl.dsp48e_2_1\(2 downto 0),
      O(0) => \mixedSigInt_reg[7]_i_22_n_7\,
      S(3) => \mixedSigInt[7]_i_37_n_0\,
      S(2) => \mixedSigInt[7]_i_38_n_0\,
      S(1) => \mixedSigInt[7]_i_39_n_0\,
      S(0) => \mixedSigInt[7]_i_40_n_0\
    );
\mixedSigInt_reg[7]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mixedSigInt_reg[7]_i_23_n_0\,
      CO(2) => \mixedSigInt_reg[7]_i_23_n_1\,
      CO(1) => \mixedSigInt_reg[7]_i_23_n_2\,
      CO(0) => \mixedSigInt_reg[7]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[7]_i_41_n_0\,
      DI(2) => \mixedSigInt[7]_i_42_n_0\,
      DI(1) => \mixedSigInt[7]_i_43_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^bl.dsp48e_2_4\(2 downto 0),
      O(0) => \mixedSigInt_reg[7]_i_23_n_7\,
      S(3) => \mixedSigInt[7]_i_44_n_0\,
      S(2) => \mixedSigInt[7]_i_45_n_0\,
      S(1) => \mixedSigInt[7]_i_46_n_0\,
      S(0) => \mixedSigInt[7]_i_47_n_0\
    );
\mixedSigInt_reg[7]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mixedSigInt_reg[7]_i_24_n_0\,
      CO(2) => \mixedSigInt_reg[7]_i_24_n_1\,
      CO(1) => \mixedSigInt_reg[7]_i_24_n_2\,
      CO(0) => \mixedSigInt_reg[7]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => \mixedSigInt[7]_i_48_n_0\,
      DI(2) => \mixedSigInt[7]_i_49_n_0\,
      DI(1) => \mixedSigInt[7]_i_50_n_0\,
      DI(0) => '0',
      O(3 downto 1) => \^bl.dsp48e_2_7\(2 downto 0),
      O(0) => \mixedSigInt_reg[7]_i_24_n_7\,
      S(3) => \mixedSigInt[7]_i_51_n_0\,
      S(2) => \mixedSigInt[7]_i_52_n_0\,
      S(1) => \mixedSigInt[7]_i_53_n_0\,
      S(0) => \mixedSigInt[7]_i_54_n_0\
    );
\mixedSigInt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(8),
      Q => A(4),
      R => \bl.DSP48E_2_10\
    );
\mixedSigInt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in(9),
      Q => A(5),
      R => \bl.DSP48E_2_10\
    );
multipy_signal: entity work.skrach_design_skrach_core_0_1_unimacro_MULT_MACRO_66
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => A(15 downto 0),
      \axi_rdata_reg[16]\ => \axi_rdata_reg[16]\,
      \axi_rdata_reg[16]_0\ => \axi_rdata_reg[16]_0\,
      \axi_rdata_reg[16]_1\(0) => \axi_rdata_reg[16]_1\(0),
      \axi_rdata_reg[16]_2\ => \axi_rdata_reg[16]_2\,
      \axi_rdata_reg[17]\ => \axi_rdata_reg[17]\,
      \axi_rdata_reg[18]\ => \axi_rdata_reg[18]\,
      \axi_rdata_reg[19]\ => \axi_rdata_reg[19]\,
      \axi_rdata_reg[20]\ => \axi_rdata_reg[20]\,
      \axi_rdata_reg[21]\ => \axi_rdata_reg[21]\,
      \axi_rdata_reg[22]\ => \axi_rdata_reg[22]\,
      \axi_rdata_reg[23]\ => \axi_rdata_reg[23]\,
      \axi_rdata_reg[24]\ => \axi_rdata_reg[24]\,
      \axi_rdata_reg[25]\ => \axi_rdata_reg[25]\,
      \axi_rdata_reg[26]\ => \axi_rdata_reg[26]\,
      \axi_rdata_reg[27]\ => \axi_rdata_reg[27]\,
      \axi_rdata_reg[28]\ => \axi_rdata_reg[28]\,
      \axi_rdata_reg[29]\ => \axi_rdata_reg[29]\,
      \axi_rdata_reg[30]\ => \axi_rdata_reg[30]\,
      \axi_rdata_reg[31]\ => \axi_rdata_reg[31]\,
      \bl.DSP48E_2_0\ => \bl.DSP48E_2_10\,
      \bl.DSP48E_2_1\(7 downto 0) => \bl.DSP48E_2_11\(7 downto 0),
      opPhase(15 downto 0) => opPhase(15 downto 0),
      s_axi_aclk => s_axi_aclk,
      sigOut(15 downto 0) => sigOut(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_oscillator is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg7_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_oscillator : entity is "oscillator";
end skrach_design_skrach_core_0_1_oscillator;

architecture STRUCTURE of skrach_design_skrach_core_0_1_oscillator is
  signal \^processcount_reg[17]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sampleCount : STD_LOGIC_VECTOR ( 15 downto 7 );
begin
  \processCount_reg[17]\(1 downto 0) <= \^processcount_reg[17]\(1 downto 0);
sample_counter: entity work.skrach_design_skrach_core_0_1_counter
     port map (
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      \processCount_reg[17]_1\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      \slv_reg7_reg[15]\(0) => \slv_reg7_reg[15]\(0)
    );
sine_lut_inst: entity work.skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      \ramb_bl.ramb36_sin_bl.ram36_bl_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_oscillator_12 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg6_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_oscillator_12 : entity is "oscillator";
end skrach_design_skrach_core_0_1_oscillator_12;

architecture STRUCTURE of skrach_design_skrach_core_0_1_oscillator_12 is
  signal \^processcount_reg[17]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sampleCount : STD_LOGIC_VECTOR ( 15 downto 7 );
begin
  \processCount_reg[17]\(1 downto 0) <= \^processcount_reg[17]\(1 downto 0);
sample_counter: entity work.skrach_design_skrach_core_0_1_counter_13
     port map (
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[0]_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      \slv_reg6_reg[31]\(0) => \slv_reg6_reg[31]\(0)
    );
sine_lut_inst: entity work.skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_14
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      \ramb_bl.ramb36_sin_bl.ram36_bl_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_oscillator_17 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg6_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_oscillator_17 : entity is "oscillator";
end skrach_design_skrach_core_0_1_oscillator_17;

architecture STRUCTURE of skrach_design_skrach_core_0_1_oscillator_17 is
  signal \^processcount_reg[17]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sampleCount : STD_LOGIC_VECTOR ( 15 downto 7 );
begin
  \processCount_reg[17]\(1 downto 0) <= \^processcount_reg[17]\(1 downto 0);
sample_counter: entity work.skrach_design_skrach_core_0_1_counter_18
     port map (
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[0]_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      \slv_reg6_reg[15]\(0) => \slv_reg6_reg[15]\(0)
    );
sine_lut_inst: entity work.skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_19
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      \ramb_bl.ramb36_sin_bl.ram36_bl_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_oscillator_22 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg5_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_oscillator_22 : entity is "oscillator";
end skrach_design_skrach_core_0_1_oscillator_22;

architecture STRUCTURE of skrach_design_skrach_core_0_1_oscillator_22 is
  signal \^processcount_reg[17]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sampleCount : STD_LOGIC_VECTOR ( 15 downto 7 );
begin
  \processCount_reg[17]\(1 downto 0) <= \^processcount_reg[17]\(1 downto 0);
sample_counter: entity work.skrach_design_skrach_core_0_1_counter_23
     port map (
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      \processCount_reg[17]_1\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      \slv_reg5_reg[31]\(0) => \slv_reg5_reg[31]\(0)
    );
sine_lut_inst: entity work.skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_24
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      \ramb_bl.ramb36_sin_bl.ram36_bl_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_oscillator_27 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg5_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_oscillator_27 : entity is "oscillator";
end skrach_design_skrach_core_0_1_oscillator_27;

architecture STRUCTURE of skrach_design_skrach_core_0_1_oscillator_27 is
  signal \^processcount_reg[17]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sampleCount : STD_LOGIC_VECTOR ( 15 downto 7 );
begin
  \processCount_reg[17]\(1 downto 0) <= \^processcount_reg[17]\(1 downto 0);
sample_counter: entity work.skrach_design_skrach_core_0_1_counter_28
     port map (
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      \processCount_reg[17]_1\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      \slv_reg5_reg[15]\(0) => \slv_reg5_reg[15]\(0)
    );
sine_lut_inst: entity work.skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_29
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      \ramb_bl.ramb36_sin_bl.ram36_bl_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_oscillator_32 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg4_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_oscillator_32 : entity is "oscillator";
end skrach_design_skrach_core_0_1_oscillator_32;

architecture STRUCTURE of skrach_design_skrach_core_0_1_oscillator_32 is
  signal \^processcount_reg[17]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sampleCount : STD_LOGIC_VECTOR ( 15 downto 7 );
begin
  \processCount_reg[17]\(1 downto 0) <= \^processcount_reg[17]\(1 downto 0);
sample_counter: entity work.skrach_design_skrach_core_0_1_counter_33
     port map (
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[0]_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      \slv_reg4_reg[31]\(0) => \slv_reg4_reg[31]\(0)
    );
sine_lut_inst: entity work.skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_34
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      \ramb_bl.ramb36_sin_bl.ram36_bl_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_oscillator_37 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg4_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_oscillator_37 : entity is "oscillator";
end skrach_design_skrach_core_0_1_oscillator_37;

architecture STRUCTURE of skrach_design_skrach_core_0_1_oscillator_37 is
  signal \^processcount_reg[17]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sampleCount : STD_LOGIC_VECTOR ( 15 downto 7 );
begin
  \processCount_reg[17]\(1 downto 0) <= \^processcount_reg[17]\(1 downto 0);
sample_counter: entity work.skrach_design_skrach_core_0_1_counter_38
     port map (
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[0]_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      \slv_reg4_reg[15]\(0) => \slv_reg4_reg[15]\(0)
    );
sine_lut_inst: entity work.skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_39
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      \ramb_bl.ramb36_sin_bl.ram36_bl_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_oscillator_42 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg3_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_oscillator_42 : entity is "oscillator";
end skrach_design_skrach_core_0_1_oscillator_42;

architecture STRUCTURE of skrach_design_skrach_core_0_1_oscillator_42 is
  signal \^processcount_reg[17]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sampleCount : STD_LOGIC_VECTOR ( 15 downto 7 );
begin
  \processCount_reg[17]\(1 downto 0) <= \^processcount_reg[17]\(1 downto 0);
sample_counter: entity work.skrach_design_skrach_core_0_1_counter_43
     port map (
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      \processCount_reg[17]_1\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      \slv_reg3_reg[31]\(0) => \slv_reg3_reg[31]\(0)
    );
sine_lut_inst: entity work.skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_44
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      \ramb_bl.ramb36_sin_bl.ram36_bl_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_oscillator_47 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg8_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_oscillator_47 : entity is "oscillator";
end skrach_design_skrach_core_0_1_oscillator_47;

architecture STRUCTURE of skrach_design_skrach_core_0_1_oscillator_47 is
  signal \^processcount_reg[17]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sampleCount : STD_LOGIC_VECTOR ( 15 downto 7 );
begin
  \processCount_reg[17]\(1 downto 0) <= \^processcount_reg[17]\(1 downto 0);
sample_counter: entity work.skrach_design_skrach_core_0_1_counter_48
     port map (
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      SR(0) => SR(0),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      \slv_reg8_reg[31]\(0) => \slv_reg8_reg[31]\(0)
    );
sine_lut_inst: entity work.skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_49
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      SR(0) => SR(0),
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_oscillator_52 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg8_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_oscillator_52 : entity is "oscillator";
end skrach_design_skrach_core_0_1_oscillator_52;

architecture STRUCTURE of skrach_design_skrach_core_0_1_oscillator_52 is
  signal \^processcount_reg[17]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sampleCount : STD_LOGIC_VECTOR ( 15 downto 7 );
begin
  \processCount_reg[17]\(1 downto 0) <= \^processcount_reg[17]\(1 downto 0);
sample_counter: entity work.skrach_design_skrach_core_0_1_counter_53
     port map (
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[0]_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      \slv_reg8_reg[15]\(0) => \slv_reg8_reg[15]\(0)
    );
sine_lut_inst: entity work.skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_54
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      \ramb_bl.ramb36_sin_bl.ram36_bl_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_oscillator_57 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg7_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nextSample : in STD_LOGIC;
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_oscillator_57 : entity is "oscillator";
end skrach_design_skrach_core_0_1_oscillator_57;

architecture STRUCTURE of skrach_design_skrach_core_0_1_oscillator_57 is
  signal \^processcount_reg[17]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sampleCount : STD_LOGIC_VECTOR ( 15 downto 7 );
begin
  \processCount_reg[17]\(1 downto 0) <= \^processcount_reg[17]\(1 downto 0);
sample_counter: entity work.skrach_design_skrach_core_0_1_counter_58
     port map (
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      \processCount_reg[17]_1\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      \slv_reg7_reg[31]\(0) => \slv_reg7_reg[31]\(0)
    );
sine_lut_inst: entity work.skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_59
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(10 downto 9) => \^processcount_reg[17]\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      \ramb_bl.ramb36_sin_bl.ram36_bl_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_oscillator_62 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    nextSample : in STD_LOGIC;
    \processCount_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_oscillator_62 : entity is "oscillator";
end skrach_design_skrach_core_0_1_oscillator_62;

architecture STRUCTURE of skrach_design_skrach_core_0_1_oscillator_62 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sampleCount : STD_LOGIC_VECTOR ( 15 downto 7 );
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
sample_counter: entity work.skrach_design_skrach_core_0_1_counter_63
     port map (
      CO(0) => CO(0),
      Q(10 downto 9) => \^q\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[0]_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      s_axi_aclk => s_axi_aclk
    );
sine_lut_inst: entity work.skrach_design_skrach_core_0_1_unimacro_BRAM_SINGLE_MACRO_64
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      Q(10 downto 9) => \^q\(1 downto 0),
      Q(8 downto 0) => sampleCount(15 downto 7),
      \ramb_bl.ramb36_sin_bl.ram36_bl_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_audio_codec_wrapper is
  port (
    BCLK_int_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : out STD_LOGIC;
    ready_sig_reg_0 : out STD_LOGIC;
    count02_out : out STD_LOGIC;
    \slv_reg3_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ready_sig_reg_1 : out STD_LOGIC;
    count02_out_0 : out STD_LOGIC;
    \slv_reg3_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ready_sig_reg_2 : out STD_LOGIC;
    count02_out_1 : out STD_LOGIC;
    \slv_reg4_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ready_sig_reg_3 : out STD_LOGIC;
    count02_out_2 : out STD_LOGIC;
    \slv_reg4_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ready_sig_reg_4 : out STD_LOGIC;
    count02_out_3 : out STD_LOGIC;
    \slv_reg5_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ready_sig_reg_5 : out STD_LOGIC;
    count02_out_4 : out STD_LOGIC;
    \slv_reg5_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ready_sig_reg_6 : out STD_LOGIC;
    count02_out_5 : out STD_LOGIC;
    \slv_reg6_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ready_sig_reg_7 : out STD_LOGIC;
    count02_out_6 : out STD_LOGIC;
    \slv_reg6_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ready_sig_reg_8 : out STD_LOGIC;
    count02_out_7 : out STD_LOGIC;
    \slv_reg7_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ready_sig_reg_9 : out STD_LOGIC;
    count02_out_8 : out STD_LOGIC;
    \slv_reg7_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ready_sig_reg_10 : out STD_LOGIC;
    count02_out_9 : out STD_LOGIC;
    \slv_reg8_reg[15]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ready_sig_reg_11 : out STD_LOGIC;
    count02_out_10 : out STD_LOGIC;
    \slv_reg8_reg[31]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ac_dac_sdata : out STD_LOGIC;
    scl : inout STD_LOGIC;
    sda : inout STD_LOGIC;
    clk_50 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk_12 : in STD_LOGIC;
    prevState_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    prevState_reg_1 : in STD_LOGIC;
    \processCount_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prevState_reg_2 : in STD_LOGIC;
    \processCount_reg[17]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prevState_reg_3 : in STD_LOGIC;
    \processCount_reg[17]_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prevState_reg_4 : in STD_LOGIC;
    \processCount_reg[17]_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prevState_reg_5 : in STD_LOGIC;
    \processCount_reg[17]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prevState_reg_6 : in STD_LOGIC;
    \processCount_reg[17]_9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prevState_reg_7 : in STD_LOGIC;
    \processCount_reg[17]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prevState_reg_8 : in STD_LOGIC;
    \processCount_reg[17]_13\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prevState_reg_9 : in STD_LOGIC;
    \processCount_reg[17]_15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prevState_reg_10 : in STD_LOGIC;
    \processCount_reg[17]_17\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_18\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    prevState_reg_11 : in STD_LOGIC;
    \processCount_reg[17]_19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_20\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigOut : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ac_adc_sdata : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_audio_codec_wrapper : entity is "audio_codec_wrapper";
end skrach_design_skrach_core_0_1_audio_codec_wrapper;

architecture STRUCTURE of skrach_design_skrach_core_0_1_audio_codec_wrapper is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ac_lrclk_sync : STD_LOGIC;
  signal lr_clk_sync_inst_n_1 : STD_LOGIC;
  signal lr_clk_sync_inst_n_2 : STD_LOGIC;
  signal lrclkCount03_out : STD_LOGIC;
  signal \lrclkCount[0]_i_14_n_0\ : STD_LOGIC;
  signal \lrclkCount[0]_i_18_n_0\ : STD_LOGIC;
  signal \lrclkCount[0]_i_19_n_0\ : STD_LOGIC;
  signal \lrclkCount[0]_i_20_n_0\ : STD_LOGIC;
  signal \lrclkCount[0]_i_5_n_0\ : STD_LOGIC;
  signal \lrclkCount[0]_i_6_n_0\ : STD_LOGIC;
  signal \lrclkCount[0]_i_7_n_0\ : STD_LOGIC;
  signal \lrclkCount[0]_i_8_n_0\ : STD_LOGIC;
  signal lrclkCount_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \lrclkCount_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_10_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_10_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_10_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_10_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_11_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_11_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_12_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_12_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_12_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_13_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_13_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_13_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_13_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_15_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_15_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_15_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_15_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_16_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_16_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_16_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_16_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_16_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_16_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_17_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_17_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_17_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_17_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_9_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_9_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_9_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[0]_i_9_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \lrclkCount_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \lrclkCount_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \lrclkCount_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \lrclkCount_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \lrclkCount_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \lrclkCount_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \lrclkCount_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \lrclkCount_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \lrclkCount_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \lrclkCount_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \lrclkCount_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \lrclkCount_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \lrclkCount_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^nextsample\ : STD_LOGIC;
  signal prevState : STD_LOGIC;
  signal \processCount[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_2__10_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_2__2_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_2__3_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_2__4_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_2__5_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_2__6_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_2__7_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_2__8_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_2__9_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_2_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_3__0_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_3__10_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_3__1_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_3__2_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_3__3_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_3__4_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_3__5_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_3__6_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_3__7_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_3__8_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_3__9_n_0\ : STD_LOGIC;
  signal \processCount[17]_i_3_n_0\ : STD_LOGIC;
  signal \processCount_reg[17]_i_1__0_n_3\ : STD_LOGIC;
  signal \processCount_reg[17]_i_1__10_n_3\ : STD_LOGIC;
  signal \processCount_reg[17]_i_1__1_n_3\ : STD_LOGIC;
  signal \processCount_reg[17]_i_1__2_n_3\ : STD_LOGIC;
  signal \processCount_reg[17]_i_1__3_n_3\ : STD_LOGIC;
  signal \processCount_reg[17]_i_1__4_n_3\ : STD_LOGIC;
  signal \processCount_reg[17]_i_1__5_n_3\ : STD_LOGIC;
  signal \processCount_reg[17]_i_1__6_n_3\ : STD_LOGIC;
  signal \processCount_reg[17]_i_1__7_n_3\ : STD_LOGIC;
  signal \processCount_reg[17]_i_1__8_n_3\ : STD_LOGIC;
  signal \processCount_reg[17]_i_1__9_n_3\ : STD_LOGIC;
  signal \processCount_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal ready_sig_i_3_n_0 : STD_LOGIC;
  signal ready_sig_i_4_n_0 : STD_LOGIC;
  signal \NLW_lrclkCount_reg[0]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_lrclkCount_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_lrclkCount_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_processCount_reg[17]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_processCount_reg[17]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_processCount_reg[17]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_processCount_reg[17]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_processCount_reg[17]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_processCount_reg[17]_i_1__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_processCount_reg[17]_i_1__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_processCount_reg[17]_i_1__10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_processCount_reg[17]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_processCount_reg[17]_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_processCount_reg[17]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_processCount_reg[17]_i_1__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_processCount_reg[17]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_processCount_reg[17]_i_1__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_processCount_reg[17]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_processCount_reg[17]_i_1__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_processCount_reg[17]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_processCount_reg[17]_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_processCount_reg[17]_i_1__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_processCount_reg[17]_i_1__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_processCount_reg[17]_i_1__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_processCount_reg[17]_i_1__8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_processCount_reg[17]_i_1__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_processCount_reg[17]_i_1__9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \count[0]_i_2__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \count[0]_i_2__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \count[0]_i_2__10\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \count[0]_i_2__2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \count[0]_i_2__3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \count[0]_i_2__4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count[0]_i_2__5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \count[0]_i_2__6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \count[0]_i_2__7\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \count[0]_i_2__8\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \count[0]_i_2__9\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \lrclkCount[0]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \lrclkCount[0]_i_6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of prevState_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \prevState_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \prevState_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \prevState_i_1__10\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \prevState_i_1__2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \prevState_i_1__3\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \prevState_i_1__4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \prevState_i_1__5\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \prevState_i_1__6\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \prevState_i_1__7\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \prevState_i_1__8\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \prevState_i_1__9\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of ready_sig_i_3 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of ready_sig_i_4 : label is "soft_lutpair34";
begin
  D(0) <= \^d\(0);
  nextSample <= \^nextsample\;
audio_inout: entity work.skrach_design_skrach_core_0_1_i2s_ctl
     port map (
      BCLK_int_reg_0 => BCLK_int_reg,
      LRCLK_reg_0 => \^d\(0),
      ac_adc_sdata => ac_adc_sdata,
      ac_dac_sdata => ac_dac_sdata,
      clk_12 => clk_12,
      rst => rst,
      s_axi_aresetn => s_axi_aresetn,
      sigOut(15 downto 0) => sigOut(15 downto 0)
    );
\count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_0,
      O => count02_out
    );
\count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_1,
      O => count02_out_0
    );
\count[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_2,
      O => count02_out_1
    );
\count[0]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_11,
      O => count02_out_10
    );
\count[0]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_3,
      O => count02_out_2
    );
\count[0]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_4,
      O => count02_out_3
    );
\count[0]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_5,
      O => count02_out_4
    );
\count[0]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_6,
      O => count02_out_5
    );
\count[0]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_7,
      O => count02_out_6
    );
\count[0]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_8,
      O => count02_out_7
    );
\count[0]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_9,
      O => count02_out_8
    );
\count[0]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_10,
      O => count02_out_9
    );
initialize_audio: entity work.skrach_design_skrach_core_0_1_audio_init
     port map (
      clk_50 => clk_50,
      rst => rst,
      s_axi_aresetn => s_axi_aresetn,
      scl => scl,
      sda => sda
    );
lr_clk_sync_inst: entity work.skrach_design_skrach_core_0_1_Sync_ff
     port map (
      D(0) => \^d\(0),
      O(0) => \lrclkCount_reg[0]_i_9_n_7\,
      Q_O_reg_0 => lr_clk_sync_inst_n_2,
      ac_lrclk_sync => ac_lrclk_sync,
      clear => lr_clk_sync_inst_n_1,
      \lrclkCount_reg[31]\ => \lrclkCount[0]_i_5_n_0\,
      \lrclkCount_reg[31]_0\ => \lrclkCount[0]_i_6_n_0\,
      \lrclkCount_reg[31]_1\(0) => \lrclkCount_reg[0]_i_10_n_4\,
      \lrclkCount_reg[31]_2\(0) => \lrclkCount_reg[0]_i_11_n_7\,
      \lrclkCount_reg[31]_3\(0) => \lrclkCount_reg[0]_i_12_n_5\,
      prevState => prevState,
      ready_sig_reg => \lrclkCount[0]_i_7_n_0\,
      ready_sig_reg_0 => \^nextsample\,
      ready_sig_reg_1 => ready_sig_i_3_n_0,
      ready_sig_reg_2 => \lrclkCount[0]_i_14_n_0\,
      ready_sig_reg_3 => ready_sig_i_4_n_0,
      ready_sig_reg_4 => \lrclkCount[0]_i_18_n_0\,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sel => lrclkCount03_out
    );
\lrclkCount[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \lrclkCount_reg[0]_i_13_n_4\,
      I1 => \lrclkCount_reg[0]_i_10_n_6\,
      I2 => \lrclkCount_reg[0]_i_10_n_7\,
      I3 => \lrclkCount_reg[0]_i_17_n_7\,
      O => \lrclkCount[0]_i_14_n_0\
    );
\lrclkCount[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => lrclkCount_reg(0),
      I1 => \lrclkCount_reg[0]_i_16_n_6\,
      I2 => \lrclkCount_reg[0]_i_17_n_4\,
      I3 => \lrclkCount_reg[0]_i_12_n_7\,
      O => \lrclkCount[0]_i_18_n_0\
    );
\lrclkCount[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \lrclkCount_reg[0]_i_16_n_7\,
      I1 => \lrclkCount_reg[0]_i_16_n_4\,
      I2 => \lrclkCount_reg[0]_i_9_n_4\,
      I3 => \lrclkCount_reg[0]_i_15_n_6\,
      O => \lrclkCount[0]_i_19_n_0\
    );
\lrclkCount[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \lrclkCount_reg[0]_i_9_n_6\,
      I1 => \lrclkCount_reg[0]_i_17_n_5\,
      I2 => \lrclkCount_reg[0]_i_13_n_6\,
      I3 => \lrclkCount_reg[0]_i_9_n_5\,
      O => \lrclkCount[0]_i_20_n_0\
    );
\lrclkCount[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \lrclkCount_reg[0]_i_13_n_5\,
      I1 => \lrclkCount_reg[0]_i_13_n_7\,
      I2 => \lrclkCount_reg[0]_i_11_n_5\,
      I3 => \lrclkCount_reg[0]_i_10_n_5\,
      I4 => \lrclkCount[0]_i_14_n_0\,
      O => \lrclkCount[0]_i_5_n_0\
    );
\lrclkCount[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \lrclkCount_reg[0]_i_15_n_7\,
      I1 => \lrclkCount_reg[0]_i_16_n_5\,
      I2 => \lrclkCount_reg[0]_i_17_n_6\,
      I3 => \lrclkCount_reg[0]_i_11_n_6\,
      I4 => \lrclkCount[0]_i_18_n_0\,
      O => \lrclkCount[0]_i_6_n_0\
    );
\lrclkCount[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \lrclkCount_reg[0]_i_15_n_5\,
      I1 => \lrclkCount_reg[0]_i_12_n_6\,
      I2 => \lrclkCount_reg[0]_i_15_n_4\,
      I3 => \lrclkCount_reg[0]_i_11_n_4\,
      I4 => \lrclkCount[0]_i_19_n_0\,
      I5 => \lrclkCount[0]_i_20_n_0\,
      O => \lrclkCount[0]_i_7_n_0\
    );
\lrclkCount[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lrclkCount_reg(0),
      O => \lrclkCount[0]_i_8_n_0\
    );
\lrclkCount_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[0]_i_3_n_7\,
      Q => lrclkCount_reg(0),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \lrclkCount_reg[0]_i_13_n_0\,
      CO(3) => \lrclkCount_reg[0]_i_10_n_0\,
      CO(2) => \lrclkCount_reg[0]_i_10_n_1\,
      CO(1) => \lrclkCount_reg[0]_i_10_n_2\,
      CO(0) => \lrclkCount_reg[0]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \lrclkCount_reg[0]_i_10_n_4\,
      O(2) => \lrclkCount_reg[0]_i_10_n_5\,
      O(1) => \lrclkCount_reg[0]_i_10_n_6\,
      O(0) => \lrclkCount_reg[0]_i_10_n_7\,
      S(3 downto 0) => lrclkCount_reg(8 downto 5)
    );
\lrclkCount_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \lrclkCount_reg[0]_i_9_n_0\,
      CO(3) => \lrclkCount_reg[0]_i_11_n_0\,
      CO(2) => \lrclkCount_reg[0]_i_11_n_1\,
      CO(1) => \lrclkCount_reg[0]_i_11_n_2\,
      CO(0) => \lrclkCount_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \lrclkCount_reg[0]_i_11_n_4\,
      O(2) => \lrclkCount_reg[0]_i_11_n_5\,
      O(1) => \lrclkCount_reg[0]_i_11_n_6\,
      O(0) => \lrclkCount_reg[0]_i_11_n_7\,
      S(3 downto 0) => lrclkCount_reg(16 downto 13)
    );
\lrclkCount_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \lrclkCount_reg[0]_i_16_n_0\,
      CO(3 downto 2) => \NLW_lrclkCount_reg[0]_i_12_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \lrclkCount_reg[0]_i_12_n_2\,
      CO(0) => \lrclkCount_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_lrclkCount_reg[0]_i_12_O_UNCONNECTED\(3),
      O(2) => \lrclkCount_reg[0]_i_12_n_5\,
      O(1) => \lrclkCount_reg[0]_i_12_n_6\,
      O(0) => \lrclkCount_reg[0]_i_12_n_7\,
      S(3) => '0',
      S(2 downto 0) => lrclkCount_reg(31 downto 29)
    );
\lrclkCount_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lrclkCount_reg[0]_i_13_n_0\,
      CO(2) => \lrclkCount_reg[0]_i_13_n_1\,
      CO(1) => \lrclkCount_reg[0]_i_13_n_2\,
      CO(0) => \lrclkCount_reg[0]_i_13_n_3\,
      CYINIT => lrclkCount_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \lrclkCount_reg[0]_i_13_n_4\,
      O(2) => \lrclkCount_reg[0]_i_13_n_5\,
      O(1) => \lrclkCount_reg[0]_i_13_n_6\,
      O(0) => \lrclkCount_reg[0]_i_13_n_7\,
      S(3 downto 0) => lrclkCount_reg(4 downto 1)
    );
\lrclkCount_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \lrclkCount_reg[0]_i_11_n_0\,
      CO(3) => \lrclkCount_reg[0]_i_15_n_0\,
      CO(2) => \lrclkCount_reg[0]_i_15_n_1\,
      CO(1) => \lrclkCount_reg[0]_i_15_n_2\,
      CO(0) => \lrclkCount_reg[0]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \lrclkCount_reg[0]_i_15_n_4\,
      O(2) => \lrclkCount_reg[0]_i_15_n_5\,
      O(1) => \lrclkCount_reg[0]_i_15_n_6\,
      O(0) => \lrclkCount_reg[0]_i_15_n_7\,
      S(3 downto 0) => lrclkCount_reg(20 downto 17)
    );
\lrclkCount_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \lrclkCount_reg[0]_i_17_n_0\,
      CO(3) => \lrclkCount_reg[0]_i_16_n_0\,
      CO(2) => \lrclkCount_reg[0]_i_16_n_1\,
      CO(1) => \lrclkCount_reg[0]_i_16_n_2\,
      CO(0) => \lrclkCount_reg[0]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \lrclkCount_reg[0]_i_16_n_4\,
      O(2) => \lrclkCount_reg[0]_i_16_n_5\,
      O(1) => \lrclkCount_reg[0]_i_16_n_6\,
      O(0) => \lrclkCount_reg[0]_i_16_n_7\,
      S(3 downto 0) => lrclkCount_reg(28 downto 25)
    );
\lrclkCount_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \lrclkCount_reg[0]_i_15_n_0\,
      CO(3) => \lrclkCount_reg[0]_i_17_n_0\,
      CO(2) => \lrclkCount_reg[0]_i_17_n_1\,
      CO(1) => \lrclkCount_reg[0]_i_17_n_2\,
      CO(0) => \lrclkCount_reg[0]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \lrclkCount_reg[0]_i_17_n_4\,
      O(2) => \lrclkCount_reg[0]_i_17_n_5\,
      O(1) => \lrclkCount_reg[0]_i_17_n_6\,
      O(0) => \lrclkCount_reg[0]_i_17_n_7\,
      S(3 downto 0) => lrclkCount_reg(24 downto 21)
    );
\lrclkCount_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \lrclkCount_reg[0]_i_3_n_0\,
      CO(2) => \lrclkCount_reg[0]_i_3_n_1\,
      CO(1) => \lrclkCount_reg[0]_i_3_n_2\,
      CO(0) => \lrclkCount_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \lrclkCount_reg[0]_i_3_n_4\,
      O(2) => \lrclkCount_reg[0]_i_3_n_5\,
      O(1) => \lrclkCount_reg[0]_i_3_n_6\,
      O(0) => \lrclkCount_reg[0]_i_3_n_7\,
      S(3 downto 1) => lrclkCount_reg(3 downto 1),
      S(0) => \lrclkCount[0]_i_8_n_0\
    );
\lrclkCount_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \lrclkCount_reg[0]_i_10_n_0\,
      CO(3) => \lrclkCount_reg[0]_i_9_n_0\,
      CO(2) => \lrclkCount_reg[0]_i_9_n_1\,
      CO(1) => \lrclkCount_reg[0]_i_9_n_2\,
      CO(0) => \lrclkCount_reg[0]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \lrclkCount_reg[0]_i_9_n_4\,
      O(2) => \lrclkCount_reg[0]_i_9_n_5\,
      O(1) => \lrclkCount_reg[0]_i_9_n_6\,
      O(0) => \lrclkCount_reg[0]_i_9_n_7\,
      S(3 downto 0) => lrclkCount_reg(12 downto 9)
    );
\lrclkCount_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[8]_i_1_n_5\,
      Q => lrclkCount_reg(10),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[8]_i_1_n_4\,
      Q => lrclkCount_reg(11),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[12]_i_1_n_7\,
      Q => lrclkCount_reg(12),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lrclkCount_reg[8]_i_1_n_0\,
      CO(3) => \lrclkCount_reg[12]_i_1_n_0\,
      CO(2) => \lrclkCount_reg[12]_i_1_n_1\,
      CO(1) => \lrclkCount_reg[12]_i_1_n_2\,
      CO(0) => \lrclkCount_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \lrclkCount_reg[12]_i_1_n_4\,
      O(2) => \lrclkCount_reg[12]_i_1_n_5\,
      O(1) => \lrclkCount_reg[12]_i_1_n_6\,
      O(0) => \lrclkCount_reg[12]_i_1_n_7\,
      S(3 downto 0) => lrclkCount_reg(15 downto 12)
    );
\lrclkCount_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[12]_i_1_n_6\,
      Q => lrclkCount_reg(13),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[12]_i_1_n_5\,
      Q => lrclkCount_reg(14),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[12]_i_1_n_4\,
      Q => lrclkCount_reg(15),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[16]_i_1_n_7\,
      Q => lrclkCount_reg(16),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lrclkCount_reg[12]_i_1_n_0\,
      CO(3) => \lrclkCount_reg[16]_i_1_n_0\,
      CO(2) => \lrclkCount_reg[16]_i_1_n_1\,
      CO(1) => \lrclkCount_reg[16]_i_1_n_2\,
      CO(0) => \lrclkCount_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \lrclkCount_reg[16]_i_1_n_4\,
      O(2) => \lrclkCount_reg[16]_i_1_n_5\,
      O(1) => \lrclkCount_reg[16]_i_1_n_6\,
      O(0) => \lrclkCount_reg[16]_i_1_n_7\,
      S(3 downto 0) => lrclkCount_reg(19 downto 16)
    );
\lrclkCount_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[16]_i_1_n_6\,
      Q => lrclkCount_reg(17),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[16]_i_1_n_5\,
      Q => lrclkCount_reg(18),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[16]_i_1_n_4\,
      Q => lrclkCount_reg(19),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[0]_i_3_n_6\,
      Q => lrclkCount_reg(1),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[20]_i_1_n_7\,
      Q => lrclkCount_reg(20),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lrclkCount_reg[16]_i_1_n_0\,
      CO(3) => \lrclkCount_reg[20]_i_1_n_0\,
      CO(2) => \lrclkCount_reg[20]_i_1_n_1\,
      CO(1) => \lrclkCount_reg[20]_i_1_n_2\,
      CO(0) => \lrclkCount_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \lrclkCount_reg[20]_i_1_n_4\,
      O(2) => \lrclkCount_reg[20]_i_1_n_5\,
      O(1) => \lrclkCount_reg[20]_i_1_n_6\,
      O(0) => \lrclkCount_reg[20]_i_1_n_7\,
      S(3 downto 0) => lrclkCount_reg(23 downto 20)
    );
\lrclkCount_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[20]_i_1_n_6\,
      Q => lrclkCount_reg(21),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[20]_i_1_n_5\,
      Q => lrclkCount_reg(22),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[20]_i_1_n_4\,
      Q => lrclkCount_reg(23),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[24]_i_1_n_7\,
      Q => lrclkCount_reg(24),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lrclkCount_reg[20]_i_1_n_0\,
      CO(3) => \lrclkCount_reg[24]_i_1_n_0\,
      CO(2) => \lrclkCount_reg[24]_i_1_n_1\,
      CO(1) => \lrclkCount_reg[24]_i_1_n_2\,
      CO(0) => \lrclkCount_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \lrclkCount_reg[24]_i_1_n_4\,
      O(2) => \lrclkCount_reg[24]_i_1_n_5\,
      O(1) => \lrclkCount_reg[24]_i_1_n_6\,
      O(0) => \lrclkCount_reg[24]_i_1_n_7\,
      S(3 downto 0) => lrclkCount_reg(27 downto 24)
    );
\lrclkCount_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[24]_i_1_n_6\,
      Q => lrclkCount_reg(25),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[24]_i_1_n_5\,
      Q => lrclkCount_reg(26),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[24]_i_1_n_4\,
      Q => lrclkCount_reg(27),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[28]_i_1_n_7\,
      Q => lrclkCount_reg(28),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lrclkCount_reg[24]_i_1_n_0\,
      CO(3) => \NLW_lrclkCount_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \lrclkCount_reg[28]_i_1_n_1\,
      CO(1) => \lrclkCount_reg[28]_i_1_n_2\,
      CO(0) => \lrclkCount_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \lrclkCount_reg[28]_i_1_n_4\,
      O(2) => \lrclkCount_reg[28]_i_1_n_5\,
      O(1) => \lrclkCount_reg[28]_i_1_n_6\,
      O(0) => \lrclkCount_reg[28]_i_1_n_7\,
      S(3 downto 0) => lrclkCount_reg(31 downto 28)
    );
\lrclkCount_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[28]_i_1_n_6\,
      Q => lrclkCount_reg(29),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[0]_i_3_n_5\,
      Q => lrclkCount_reg(2),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[28]_i_1_n_5\,
      Q => lrclkCount_reg(30),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[28]_i_1_n_4\,
      Q => lrclkCount_reg(31),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[0]_i_3_n_4\,
      Q => lrclkCount_reg(3),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[4]_i_1_n_7\,
      Q => lrclkCount_reg(4),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lrclkCount_reg[0]_i_3_n_0\,
      CO(3) => \lrclkCount_reg[4]_i_1_n_0\,
      CO(2) => \lrclkCount_reg[4]_i_1_n_1\,
      CO(1) => \lrclkCount_reg[4]_i_1_n_2\,
      CO(0) => \lrclkCount_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \lrclkCount_reg[4]_i_1_n_4\,
      O(2) => \lrclkCount_reg[4]_i_1_n_5\,
      O(1) => \lrclkCount_reg[4]_i_1_n_6\,
      O(0) => \lrclkCount_reg[4]_i_1_n_7\,
      S(3 downto 0) => lrclkCount_reg(7 downto 4)
    );
\lrclkCount_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[4]_i_1_n_6\,
      Q => lrclkCount_reg(5),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[4]_i_1_n_5\,
      Q => lrclkCount_reg(6),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[4]_i_1_n_4\,
      Q => lrclkCount_reg(7),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[8]_i_1_n_7\,
      Q => lrclkCount_reg(8),
      R => lr_clk_sync_inst_n_1
    );
\lrclkCount_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \lrclkCount_reg[4]_i_1_n_0\,
      CO(3) => \lrclkCount_reg[8]_i_1_n_0\,
      CO(2) => \lrclkCount_reg[8]_i_1_n_1\,
      CO(1) => \lrclkCount_reg[8]_i_1_n_2\,
      CO(0) => \lrclkCount_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \lrclkCount_reg[8]_i_1_n_4\,
      O(2) => \lrclkCount_reg[8]_i_1_n_5\,
      O(1) => \lrclkCount_reg[8]_i_1_n_6\,
      O(0) => \lrclkCount_reg[8]_i_1_n_7\,
      S(3 downto 0) => lrclkCount_reg(11 downto 8)
    );
\lrclkCount_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => lrclkCount03_out,
      D => \lrclkCount_reg[8]_i_1_n_6\,
      Q => lrclkCount_reg(9),
      R => lr_clk_sync_inst_n_1
    );
prevState_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_0,
      I2 => s_axi_aresetn,
      O => ready_sig_reg_0
    );
\prevState_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_1,
      I2 => s_axi_aresetn,
      O => ready_sig_reg_1
    );
\prevState_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_2,
      I2 => s_axi_aresetn,
      O => ready_sig_reg_2
    );
\prevState_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_11,
      I2 => s_axi_aresetn,
      O => ready_sig_reg_11
    );
\prevState_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_3,
      I2 => s_axi_aresetn,
      O => ready_sig_reg_3
    );
\prevState_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_4,
      I2 => s_axi_aresetn,
      O => ready_sig_reg_4
    );
\prevState_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_5,
      I2 => s_axi_aresetn,
      O => ready_sig_reg_5
    );
\prevState_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_6,
      I2 => s_axi_aresetn,
      O => ready_sig_reg_6
    );
\prevState_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_7,
      I2 => s_axi_aresetn,
      O => ready_sig_reg_7
    );
\prevState_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_8,
      I2 => s_axi_aresetn,
      O => ready_sig_reg_8
    );
\prevState_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_9,
      I2 => s_axi_aresetn,
      O => ready_sig_reg_9
    );
\prevState_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^nextsample\,
      I1 => prevState_reg_10,
      I2 => s_axi_aresetn,
      O => ready_sig_reg_10
    );
prevState_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => ac_lrclk_sync,
      Q => prevState,
      R => rst
    );
\processCount[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => Q(1),
      O => \processCount[17]_i_2_n_0\
    );
\processCount[17]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]\(1),
      O => \processCount[17]_i_2__0_n_0\
    );
\processCount[17]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_1\(1),
      O => \processCount[17]_i_2__1_n_0\
    );
\processCount[17]_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_19\(1),
      O => \processCount[17]_i_2__10_n_0\
    );
\processCount[17]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_3\(1),
      O => \processCount[17]_i_2__2_n_0\
    );
\processCount[17]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_5\(1),
      O => \processCount[17]_i_2__3_n_0\
    );
\processCount[17]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_7\(1),
      O => \processCount[17]_i_2__4_n_0\
    );
\processCount[17]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_9\(1),
      O => \processCount[17]_i_2__5_n_0\
    );
\processCount[17]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_11\(1),
      O => \processCount[17]_i_2__6_n_0\
    );
\processCount[17]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_13\(1),
      O => \processCount[17]_i_2__7_n_0\
    );
\processCount[17]_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_15\(1),
      O => \processCount[17]_i_2__8_n_0\
    );
\processCount[17]_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_17\(1),
      O => \processCount[17]_i_2__9_n_0\
    );
\processCount[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => Q(0),
      O => \processCount[17]_i_3_n_0\
    );
\processCount[17]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]\(0),
      O => \processCount[17]_i_3__0_n_0\
    );
\processCount[17]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_1\(0),
      O => \processCount[17]_i_3__1_n_0\
    );
\processCount[17]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_19\(0),
      O => \processCount[17]_i_3__10_n_0\
    );
\processCount[17]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_3\(0),
      O => \processCount[17]_i_3__2_n_0\
    );
\processCount[17]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_5\(0),
      O => \processCount[17]_i_3__3_n_0\
    );
\processCount[17]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_7\(0),
      O => \processCount[17]_i_3__4_n_0\
    );
\processCount[17]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_9\(0),
      O => \processCount[17]_i_3__5_n_0\
    );
\processCount[17]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_11\(0),
      O => \processCount[17]_i_3__6_n_0\
    );
\processCount[17]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_13\(0),
      O => \processCount[17]_i_3__7_n_0\
    );
\processCount[17]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_15\(0),
      O => \processCount[17]_i_3__8_n_0\
    );
\processCount[17]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^nextsample\,
      I1 => \processCount_reg[17]_17\(0),
      O => \processCount[17]_i_3__9_n_0\
    );
\processCount_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3 downto 1) => \NLW_processCount_reg[17]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \processCount_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_processCount_reg[17]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \slv_reg3_reg[15]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \processCount[17]_i_2_n_0\,
      S(0) => \processCount[17]_i_3_n_0\
    );
\processCount_reg[17]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[17]_0\(0),
      CO(3 downto 1) => \NLW_processCount_reg[17]_i_1__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \processCount_reg[17]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_processCount_reg[17]_i_1__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \slv_reg3_reg[31]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \processCount[17]_i_2__0_n_0\,
      S(0) => \processCount[17]_i_3__0_n_0\
    );
\processCount_reg[17]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[17]_2\(0),
      CO(3 downto 1) => \NLW_processCount_reg[17]_i_1__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \processCount_reg[17]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_processCount_reg[17]_i_1__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \slv_reg4_reg[15]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \processCount[17]_i_2__1_n_0\,
      S(0) => \processCount[17]_i_3__1_n_0\
    );
\processCount_reg[17]_i_1__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[17]_20\(0),
      CO(3 downto 1) => \NLW_processCount_reg[17]_i_1__10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \processCount_reg[17]_i_1__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_processCount_reg[17]_i_1__10_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \slv_reg8_reg[31]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \processCount[17]_i_2__10_n_0\,
      S(0) => \processCount[17]_i_3__10_n_0\
    );
\processCount_reg[17]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[17]_4\(0),
      CO(3 downto 1) => \NLW_processCount_reg[17]_i_1__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \processCount_reg[17]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_processCount_reg[17]_i_1__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \slv_reg4_reg[31]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \processCount[17]_i_2__2_n_0\,
      S(0) => \processCount[17]_i_3__2_n_0\
    );
\processCount_reg[17]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[17]_6\(0),
      CO(3 downto 1) => \NLW_processCount_reg[17]_i_1__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \processCount_reg[17]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_processCount_reg[17]_i_1__3_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \slv_reg5_reg[15]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \processCount[17]_i_2__3_n_0\,
      S(0) => \processCount[17]_i_3__3_n_0\
    );
\processCount_reg[17]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[17]_8\(0),
      CO(3 downto 1) => \NLW_processCount_reg[17]_i_1__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \processCount_reg[17]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_processCount_reg[17]_i_1__4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \slv_reg5_reg[31]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \processCount[17]_i_2__4_n_0\,
      S(0) => \processCount[17]_i_3__4_n_0\
    );
\processCount_reg[17]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[17]_10\(0),
      CO(3 downto 1) => \NLW_processCount_reg[17]_i_1__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \processCount_reg[17]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_processCount_reg[17]_i_1__5_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \slv_reg6_reg[15]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \processCount[17]_i_2__5_n_0\,
      S(0) => \processCount[17]_i_3__5_n_0\
    );
\processCount_reg[17]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[17]_12\(0),
      CO(3 downto 1) => \NLW_processCount_reg[17]_i_1__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \processCount_reg[17]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_processCount_reg[17]_i_1__6_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \slv_reg6_reg[31]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \processCount[17]_i_2__6_n_0\,
      S(0) => \processCount[17]_i_3__6_n_0\
    );
\processCount_reg[17]_i_1__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[17]_14\(0),
      CO(3 downto 1) => \NLW_processCount_reg[17]_i_1__7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \processCount_reg[17]_i_1__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_processCount_reg[17]_i_1__7_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \slv_reg7_reg[15]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \processCount[17]_i_2__7_n_0\,
      S(0) => \processCount[17]_i_3__7_n_0\
    );
\processCount_reg[17]_i_1__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[17]_16\(0),
      CO(3 downto 1) => \NLW_processCount_reg[17]_i_1__8_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \processCount_reg[17]_i_1__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_processCount_reg[17]_i_1__8_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \slv_reg7_reg[31]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \processCount[17]_i_2__8_n_0\,
      S(0) => \processCount[17]_i_3__8_n_0\
    );
\processCount_reg[17]_i_1__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \processCount_reg[17]_18\(0),
      CO(3 downto 1) => \NLW_processCount_reg[17]_i_1__9_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \processCount_reg[17]_i_1__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_processCount_reg[17]_i_1__9_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \slv_reg8_reg[15]\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \processCount[17]_i_2__9_n_0\,
      S(0) => \processCount[17]_i_3__9_n_0\
    );
ready_sig_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \lrclkCount_reg[0]_i_10_n_5\,
      I1 => \lrclkCount_reg[0]_i_11_n_5\,
      I2 => \lrclkCount_reg[0]_i_13_n_7\,
      I3 => \lrclkCount_reg[0]_i_13_n_5\,
      O => ready_sig_i_3_n_0
    );
ready_sig_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \lrclkCount_reg[0]_i_11_n_6\,
      I1 => \lrclkCount_reg[0]_i_17_n_6\,
      I2 => \lrclkCount_reg[0]_i_16_n_5\,
      I3 => \lrclkCount_reg[0]_i_15_n_7\,
      O => ready_sig_i_4_n_0
    );
ready_sig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lr_clk_sync_inst_n_2,
      Q => \^nextsample\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_operator is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    prevState_reg_0 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    P : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[19]_i_18\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \amplitude_reg[4]\ : in STD_LOGIC;
    \amplitude0_carry__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_operator : entity is "operator";
end skrach_design_skrach_core_0_1_operator;

architecture STRUCTURE of skrach_design_skrach_core_0_1_operator is
  signal LUTSine : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
adsr_inst: entity work.skrach_design_skrach_core_0_1_adsr_61
     port map (
      DI(0) => DI(0),
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[1]\(0),
      P(1 downto 0) => P(1 downto 0),
      S(0) => S(0),
      \amplitude0_carry__1_0\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]_0\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      count02_out => count02_out,
      \count_reg[0]_0\ => \count_reg[0]\,
      \count_reg[0]_1\ => \count_reg[0]_0\,
      \mixedSigInt_reg[19]_i_18\(1 downto 0) => \mixedSigInt_reg[19]_i_18\(1 downto 0),
      nextSample => nextSample,
      prevState_reg_0 => prevState_reg,
      prevState_reg_1 => prevState_reg_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
osc_inst: entity work.skrach_design_skrach_core_0_1_oscillator_62
     port map (
      CO(0) => CO(0),
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_operator_0 is
  port (
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg : out STD_LOGIC;
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg7_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bl.DSP48E_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    prevState_reg_0 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \mixedSigInt_reg[19]_i_15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[19]_i_15_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_8 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \amplitude_reg[4]\ : in STD_LOGIC;
    \amplitude0_carry__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_operator_0 : entity is "operator";
end skrach_design_skrach_core_0_1_operator_0;

architecture STRUCTURE of skrach_design_skrach_core_0_1_operator_0 is
  signal LUTSine : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
adsr_inst: entity work.skrach_design_skrach_core_0_1_adsr_56
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[1]\(0),
      \amplitude0_carry__1_0\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]_0\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_0\(0) => \bl.DSP48E_2_0\(0),
      \bl.DSP48E_2_1\(0) => \bl.DSP48E_2_1\(0),
      \bl.DSP48E_2_2\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      count02_out_8 => count02_out_8,
      \count_reg[0]_0\ => \count_reg[0]\,
      \count_reg[0]_1\ => \count_reg[0]_0\,
      \mixedSigInt_reg[19]_i_15\(1 downto 0) => \mixedSigInt_reg[19]_i_15\(1 downto 0),
      \mixedSigInt_reg[19]_i_15_0\(1 downto 0) => \mixedSigInt_reg[19]_i_15_0\(1 downto 0),
      nextSample => nextSample,
      prevState_reg_0 => prevState_reg,
      prevState_reg_1 => prevState_reg_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
osc_inst: entity work.skrach_design_skrach_core_0_1_oscillator_57
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk,
      \slv_reg7_reg[31]\(0) => \slv_reg7_reg[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_operator_1 is
  port (
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg : out STD_LOGIC;
    \slv_reg8_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    prevState_reg_0 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    P : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[19]_i_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_9 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \amplitude_reg[4]\ : in STD_LOGIC;
    \amplitude0_carry__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_operator_1 : entity is "operator";
end skrach_design_skrach_core_0_1_operator_1;

architecture STRUCTURE of skrach_design_skrach_core_0_1_operator_1 is
  signal LUTSine : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
adsr_inst: entity work.skrach_design_skrach_core_0_1_adsr_51
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[1]\(0),
      P(0) => P(0),
      \amplitude0_carry__1_0\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]_0\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_0\(0) => \bl.DSP48E_2_0\(0),
      \bl.DSP48E_2_1\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      count02_out_9 => count02_out_9,
      \count_reg[0]_0\ => \count_reg[0]\,
      \count_reg[0]_1\ => \count_reg[0]_0\,
      \mixedSigInt_reg[19]_i_9\(0) => \mixedSigInt_reg[19]_i_9\(0),
      nextSample => nextSample,
      prevState_reg_0 => prevState_reg,
      prevState_reg_1 => prevState_reg_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
osc_inst: entity work.skrach_design_skrach_core_0_1_oscillator_52
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk,
      \slv_reg8_reg[15]\(0) => \slv_reg8_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_operator_10 is
  port (
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg : out STD_LOGIC;
    \slv_reg7_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    prevState_reg_0 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_7 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \amplitude_reg[4]\ : in STD_LOGIC;
    \amplitude0_carry__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_operator_10 : entity is "operator";
end skrach_design_skrach_core_0_1_operator_10;

architecture STRUCTURE of skrach_design_skrach_core_0_1_operator_10 is
  signal LUTSine : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
adsr_inst: entity work.skrach_design_skrach_core_0_1_adsr
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[1]\(0),
      \amplitude0_carry__1_0\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]_0\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      count02_out_7 => count02_out_7,
      \count_reg[0]_0\ => \count_reg[0]\,
      \count_reg[0]_1\ => \count_reg[0]_0\,
      nextSample => nextSample,
      prevState_reg_0 => prevState_reg,
      prevState_reg_1 => prevState_reg_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
osc_inst: entity work.skrach_design_skrach_core_0_1_oscillator
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk,
      \slv_reg7_reg[15]\(0) => \slv_reg7_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_operator_2 is
  port (
    s_axi_aresetn_0 : out STD_LOGIC;
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    P : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg : out STD_LOGIC;
    \slv_reg8_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    prevState_reg_0 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_10 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \amplitude_reg[4]\ : in STD_LOGIC;
    \amplitude0_carry__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_operator_2 : entity is "operator";
end skrach_design_skrach_core_0_1_operator_2;

architecture STRUCTURE of skrach_design_skrach_core_0_1_operator_2 is
  signal LUTSine : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^s_axi_aresetn_0\ : STD_LOGIC;
begin
  s_axi_aresetn_0 <= \^s_axi_aresetn_0\;
adsr_inst: entity work.skrach_design_skrach_core_0_1_adsr_46
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[1]\(0),
      P(15 downto 0) => P(15 downto 0),
      SR(0) => \^s_axi_aresetn_0\,
      \amplitude0_carry__1_0\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]_0\ => \amplitude_reg[4]\,
      count02_out_10 => count02_out_10,
      \count_reg[0]_0\ => \count_reg[0]\,
      \count_reg[0]_1\ => \count_reg[0]_0\,
      nextSample => nextSample,
      prevState_reg_0 => prevState_reg,
      prevState_reg_1 => prevState_reg_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
osc_inst: entity work.skrach_design_skrach_core_0_1_oscillator_47
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      SR(0) => \^s_axi_aresetn_0\,
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      \slv_reg8_reg[31]\(0) => \slv_reg8_reg[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_operator_3 is
  port (
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg : out STD_LOGIC;
    \slv_reg3_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    prevState_reg_0 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[19]_i_13_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_0 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \amplitude_reg[4]\ : in STD_LOGIC;
    \amplitude0_carry__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_operator_3 : entity is "operator";
end skrach_design_skrach_core_0_1_operator_3;

architecture STRUCTURE of skrach_design_skrach_core_0_1_operator_3 is
  signal LUTSine : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
adsr_inst: entity work.skrach_design_skrach_core_0_1_adsr_41
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[1]\(0),
      \amplitude0_carry__1_0\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]_0\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_0\(0) => \bl.DSP48E_2_0\(0),
      \bl.DSP48E_2_1\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      count02_out_0 => count02_out_0,
      \count_reg[0]_0\ => \count_reg[0]\,
      \count_reg[0]_1\ => \count_reg[0]_0\,
      \mixedSigInt_reg[19]_i_13\(0) => \mixedSigInt_reg[19]_i_13\(0),
      \mixedSigInt_reg[19]_i_13_0\(0) => \mixedSigInt_reg[19]_i_13_0\(0),
      nextSample => nextSample,
      prevState_reg_0 => prevState_reg,
      prevState_reg_1 => prevState_reg_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
osc_inst: entity work.skrach_design_skrach_core_0_1_oscillator_42
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk,
      \slv_reg3_reg[31]\(0) => \slv_reg3_reg[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_operator_4 is
  port (
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg : out STD_LOGIC;
    \slv_reg4_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    prevState_reg_0 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_1 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \amplitude_reg[4]\ : in STD_LOGIC;
    \amplitude0_carry__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_operator_4 : entity is "operator";
end skrach_design_skrach_core_0_1_operator_4;

architecture STRUCTURE of skrach_design_skrach_core_0_1_operator_4 is
  signal LUTSine : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
adsr_inst: entity work.skrach_design_skrach_core_0_1_adsr_36
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[1]\(0),
      \amplitude0_carry__1_0\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]_0\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      count02_out_1 => count02_out_1,
      \count_reg[0]_0\ => \count_reg[0]\,
      \count_reg[0]_1\ => \count_reg[0]_0\,
      nextSample => nextSample,
      prevState_reg_0 => prevState_reg,
      prevState_reg_1 => prevState_reg_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
osc_inst: entity work.skrach_design_skrach_core_0_1_oscillator_37
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk,
      \slv_reg4_reg[15]\(0) => \slv_reg4_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_operator_5 is
  port (
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg : out STD_LOGIC;
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bl.DSP48E_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    prevState_reg_0 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \mixedSigInt_reg[19]_i_17\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[19]_i_17_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_2 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \amplitude_reg[4]\ : in STD_LOGIC;
    \amplitude0_carry__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_operator_5 : entity is "operator";
end skrach_design_skrach_core_0_1_operator_5;

architecture STRUCTURE of skrach_design_skrach_core_0_1_operator_5 is
  signal LUTSine : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
adsr_inst: entity work.skrach_design_skrach_core_0_1_adsr_31
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[1]\(0),
      \amplitude0_carry__1_0\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]_0\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_0\(0) => \bl.DSP48E_2_0\(0),
      \bl.DSP48E_2_1\(0) => \bl.DSP48E_2_1\(0),
      \bl.DSP48E_2_2\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      count02_out_2 => count02_out_2,
      \count_reg[0]_0\ => \count_reg[0]\,
      \count_reg[0]_1\ => \count_reg[0]_0\,
      \mixedSigInt_reg[19]_i_17\(1 downto 0) => \mixedSigInt_reg[19]_i_17\(1 downto 0),
      \mixedSigInt_reg[19]_i_17_0\(1 downto 0) => \mixedSigInt_reg[19]_i_17_0\(1 downto 0),
      nextSample => nextSample,
      prevState_reg_0 => prevState_reg,
      prevState_reg_1 => prevState_reg_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
osc_inst: entity work.skrach_design_skrach_core_0_1_oscillator_32
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk,
      \slv_reg4_reg[31]\(0) => \slv_reg4_reg[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_operator_6 is
  port (
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg : out STD_LOGIC;
    \slv_reg5_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    prevState_reg_0 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[19]_i_12_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_3 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \amplitude_reg[4]\ : in STD_LOGIC;
    \amplitude0_carry__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_operator_6 : entity is "operator";
end skrach_design_skrach_core_0_1_operator_6;

architecture STRUCTURE of skrach_design_skrach_core_0_1_operator_6 is
  signal LUTSine : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
adsr_inst: entity work.skrach_design_skrach_core_0_1_adsr_26
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[1]\(0),
      \amplitude0_carry__1_0\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]_0\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_0\(0) => \bl.DSP48E_2_0\(0),
      \bl.DSP48E_2_1\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      count02_out_3 => count02_out_3,
      \count_reg[0]_0\ => \count_reg[0]\,
      \count_reg[0]_1\ => \count_reg[0]_0\,
      \mixedSigInt_reg[19]_i_12\(0) => \mixedSigInt_reg[19]_i_12\(0),
      \mixedSigInt_reg[19]_i_12_0\(0) => \mixedSigInt_reg[19]_i_12_0\(0),
      nextSample => nextSample,
      prevState_reg_0 => prevState_reg,
      prevState_reg_1 => prevState_reg_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
osc_inst: entity work.skrach_design_skrach_core_0_1_oscillator_27
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk,
      \slv_reg5_reg[15]\(0) => \slv_reg5_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_operator_7 is
  port (
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg : out STD_LOGIC;
    \slv_reg5_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    prevState_reg_0 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_4 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \amplitude_reg[4]\ : in STD_LOGIC;
    \amplitude0_carry__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_operator_7 : entity is "operator";
end skrach_design_skrach_core_0_1_operator_7;

architecture STRUCTURE of skrach_design_skrach_core_0_1_operator_7 is
  signal LUTSine : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
adsr_inst: entity work.skrach_design_skrach_core_0_1_adsr_21
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[1]\(0),
      \amplitude0_carry__1_0\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]_0\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_0\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      count02_out_4 => count02_out_4,
      \count_reg[0]_0\ => \count_reg[0]\,
      \count_reg[0]_1\ => \count_reg[0]_0\,
      nextSample => nextSample,
      prevState_reg_0 => prevState_reg,
      prevState_reg_1 => prevState_reg_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
osc_inst: entity work.skrach_design_skrach_core_0_1_oscillator_22
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk,
      \slv_reg5_reg[31]\(0) => \slv_reg5_reg[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_operator_8 is
  port (
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg : out STD_LOGIC;
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg6_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bl.DSP48E_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    prevState_reg_0 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    \mixedSigInt_reg[19]_i_16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[19]_i_16_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_5 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \amplitude_reg[4]\ : in STD_LOGIC;
    \amplitude0_carry__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_operator_8 : entity is "operator";
end skrach_design_skrach_core_0_1_operator_8;

architecture STRUCTURE of skrach_design_skrach_core_0_1_operator_8 is
  signal LUTSine : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
adsr_inst: entity work.skrach_design_skrach_core_0_1_adsr_16
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[1]\(0),
      \amplitude0_carry__1_0\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]_0\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_0\(0) => \bl.DSP48E_2_0\(0),
      \bl.DSP48E_2_1\(0) => \bl.DSP48E_2_1\(0),
      \bl.DSP48E_2_2\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      count02_out_5 => count02_out_5,
      \count_reg[0]_0\ => \count_reg[0]\,
      \count_reg[0]_1\ => \count_reg[0]_0\,
      \mixedSigInt_reg[19]_i_16\(1 downto 0) => \mixedSigInt_reg[19]_i_16\(1 downto 0),
      \mixedSigInt_reg[19]_i_16_0\(1 downto 0) => \mixedSigInt_reg[19]_i_16_0\(1 downto 0),
      nextSample => nextSample,
      prevState_reg_0 => prevState_reg,
      prevState_reg_1 => prevState_reg_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
osc_inst: entity work.skrach_design_skrach_core_0_1_oscillator_17
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk,
      \slv_reg6_reg[15]\(0) => \slv_reg6_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_operator_9 is
  port (
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \bl.DSP48E_2\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prevState_reg : out STD_LOGIC;
    \slv_reg6_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bl.DSP48E_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[7]_i_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[7]_i_23\ : out STD_LOGIC;
    \mixedSigInt_reg[11]_i_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[7]_i_23_0\ : out STD_LOGIC;
    \mixedSigInt_reg[11]_i_14\ : out STD_LOGIC;
    \mixedSigInt_reg[11]_i_14_0\ : out STD_LOGIC;
    \mixedSigInt_reg[11]_i_14_1\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_15\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[11]_i_14_2\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_14\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_14_0\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_14_1\ : out STD_LOGIC;
    \mixedSigInt_reg[15]_i_15_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[15]_i_14_2\ : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \ramb_bl.ramb36_sin_bl.ram36_bl\ : in STD_LOGIC;
    prevState_reg_0 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \mixedSigInt_reg[19]_i_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mixedSigInt_reg[19]_i_11_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mixedSigInt_reg[7]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mixedSigInt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mixedSigInt_reg[7]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mixedSigInt_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[11]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt[11]_i_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt[11]_i_6_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mixedSigInt[11]_i_6_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \processCount_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_6 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \amplitude_reg[4]\ : in STD_LOGIC;
    \amplitude0_carry__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_operator_9 : entity is "operator";
end skrach_design_skrach_core_0_1_operator_9;

architecture STRUCTURE of skrach_design_skrach_core_0_1_operator_9 is
  signal LUTSine : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
adsr_inst: entity work.skrach_design_skrach_core_0_1_adsr_11
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      \FSM_sequential_state_reg[1]_0\(0) => \FSM_sequential_state_reg[1]\(0),
      O(1 downto 0) => O(1 downto 0),
      \amplitude0_carry__1_0\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]_0\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \bl.DSP48E_2\(15 downto 0),
      \bl.DSP48E_2_0\(0) => \bl.DSP48E_2_0\(0),
      \bl.DSP48E_2_1\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      count02_out_6 => count02_out_6,
      \count_reg[0]_0\ => \count_reg[0]\,
      \count_reg[0]_1\ => \count_reg[0]_0\,
      \mixedSigInt[11]_i_6\(3 downto 0) => \mixedSigInt[11]_i_6\(3 downto 0),
      \mixedSigInt[11]_i_6_0\(3 downto 0) => \mixedSigInt[11]_i_6_0\(3 downto 0),
      \mixedSigInt[11]_i_6_1\(3 downto 0) => \mixedSigInt[11]_i_6_1\(3 downto 0),
      \mixedSigInt_reg[11]\(3 downto 0) => \mixedSigInt_reg[11]\(3 downto 0),
      \mixedSigInt_reg[11]_0\(3 downto 0) => \mixedSigInt_reg[11]_0\(3 downto 0),
      \mixedSigInt_reg[11]_1\(3 downto 0) => \mixedSigInt_reg[11]_1\(3 downto 0),
      \mixedSigInt_reg[11]_2\(3 downto 0) => \mixedSigInt_reg[11]_2\(3 downto 0),
      \mixedSigInt_reg[11]_i_14\ => \mixedSigInt_reg[11]_i_14\,
      \mixedSigInt_reg[11]_i_14_0\ => \mixedSigInt_reg[11]_i_14_0\,
      \mixedSigInt_reg[11]_i_14_1\ => \mixedSigInt_reg[11]_i_14_1\,
      \mixedSigInt_reg[11]_i_14_2\ => \mixedSigInt_reg[11]_i_14_2\,
      \mixedSigInt_reg[11]_i_15\(3 downto 0) => \mixedSigInt_reg[11]_i_15\(3 downto 0),
      \mixedSigInt_reg[15]\(3 downto 0) => \mixedSigInt_reg[15]\(3 downto 0),
      \mixedSigInt_reg[15]_i_14\ => \mixedSigInt_reg[15]_i_14\,
      \mixedSigInt_reg[15]_i_14_0\ => \mixedSigInt_reg[15]_i_14_0\,
      \mixedSigInt_reg[15]_i_14_1\ => \mixedSigInt_reg[15]_i_14_1\,
      \mixedSigInt_reg[15]_i_14_2\ => \mixedSigInt_reg[15]_i_14_2\,
      \mixedSigInt_reg[15]_i_15\(3 downto 0) => \mixedSigInt_reg[15]_i_15\(3 downto 0),
      \mixedSigInt_reg[15]_i_15_0\(0) => \mixedSigInt_reg[15]_i_15_0\(0),
      \mixedSigInt_reg[19]_i_11\(0) => \mixedSigInt_reg[19]_i_11\(0),
      \mixedSigInt_reg[19]_i_11_0\(0) => \mixedSigInt_reg[19]_i_11_0\(0),
      \mixedSigInt_reg[7]\(2 downto 0) => \mixedSigInt_reg[7]\(2 downto 0),
      \mixedSigInt_reg[7]_0\(2 downto 0) => \mixedSigInt_reg[7]_0\(2 downto 0),
      \mixedSigInt_reg[7]_1\(2 downto 0) => \mixedSigInt_reg[7]_1\(2 downto 0),
      \mixedSigInt_reg[7]_i_23\ => \mixedSigInt_reg[7]_i_23\,
      \mixedSigInt_reg[7]_i_23_0\ => \mixedSigInt_reg[7]_i_23_0\,
      \mixedSigInt_reg[7]_i_24\(0) => \mixedSigInt_reg[7]_i_24\(0),
      nextSample => nextSample,
      prevState_reg_0 => prevState_reg,
      prevState_reg_1 => prevState_reg_0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
osc_inst: entity work.skrach_design_skrach_core_0_1_oscillator_12
     port map (
      DOADO(15 downto 0) => LUTSine(15 downto 0),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \ramb_bl.ramb36_sin_bl.ram36_bl\,
      s_axi_aclk => s_axi_aclk,
      \slv_reg6_reg[31]\(0) => \slv_reg6_reg[31]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_skrach_core is
  port (
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg : out STD_LOGIC;
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_0 : out STD_LOGIC;
    \processCount_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_1 : out STD_LOGIC;
    \processCount_reg[17]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_2 : out STD_LOGIC;
    \processCount_reg[17]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_3 : out STD_LOGIC;
    \processCount_reg[17]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_4 : out STD_LOGIC;
    \processCount_reg[17]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_5 : out STD_LOGIC;
    \processCount_reg[17]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_6 : out STD_LOGIC;
    \processCount_reg[17]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_7 : out STD_LOGIC;
    \processCount_reg[17]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_8 : out STD_LOGIC;
    \processCount_reg[17]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_9 : out STD_LOGIC;
    \processCount_reg[17]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_10 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg5_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg5_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg6_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg6_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg7_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg7_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg8_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg8_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sigOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    prevState_reg_11 : in STD_LOGIC;
    prevState_reg_12 : in STD_LOGIC;
    prevState_reg_13 : in STD_LOGIC;
    prevState_reg_14 : in STD_LOGIC;
    prevState_reg_15 : in STD_LOGIC;
    prevState_reg_16 : in STD_LOGIC;
    prevState_reg_17 : in STD_LOGIC;
    prevState_reg_18 : in STD_LOGIC;
    prevState_reg_19 : in STD_LOGIC;
    prevState_reg_20 : in STD_LOGIC;
    prevState_reg_21 : in STD_LOGIC;
    prevState_reg_22 : in STD_LOGIC;
    \count_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    opPhase : in STD_LOGIC_VECTOR ( 191 downto 0 );
    \axi_rdata_reg[16]\ : in STD_LOGIC;
    \axi_rdata_reg[16]_0\ : in STD_LOGIC;
    \axi_rdata_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \axi_rdata_reg[16]_2\ : in STD_LOGIC;
    \axi_rdata_reg[17]\ : in STD_LOGIC;
    \axi_rdata_reg[18]\ : in STD_LOGIC;
    \axi_rdata_reg[19]\ : in STD_LOGIC;
    \axi_rdata_reg[20]\ : in STD_LOGIC;
    \axi_rdata_reg[21]\ : in STD_LOGIC;
    \axi_rdata_reg[22]\ : in STD_LOGIC;
    \axi_rdata_reg[23]\ : in STD_LOGIC;
    \axi_rdata_reg[24]\ : in STD_LOGIC;
    \axi_rdata_reg[25]\ : in STD_LOGIC;
    \axi_rdata_reg[26]\ : in STD_LOGIC;
    \axi_rdata_reg[27]\ : in STD_LOGIC;
    \axi_rdata_reg[28]\ : in STD_LOGIC;
    \axi_rdata_reg[29]\ : in STD_LOGIC;
    \axi_rdata_reg[30]\ : in STD_LOGIC;
    \axi_rdata_reg[31]\ : in STD_LOGIC;
    \processCount_reg[17]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out : in STD_LOGIC;
    \processCount_reg[17]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_0 : in STD_LOGIC;
    \processCount_reg[17]_12\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_1 : in STD_LOGIC;
    \processCount_reg[17]_13\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_2 : in STD_LOGIC;
    \processCount_reg[17]_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_3 : in STD_LOGIC;
    \processCount_reg[17]_15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_4 : in STD_LOGIC;
    \processCount_reg[17]_16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_5 : in STD_LOGIC;
    \processCount_reg[17]_17\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_6 : in STD_LOGIC;
    \processCount_reg[17]_18\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_7 : in STD_LOGIC;
    \processCount_reg[17]_19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_8 : in STD_LOGIC;
    \processCount_reg[17]_20\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_9 : in STD_LOGIC;
    \processCount_reg[17]_21\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    count02_out_10 : in STD_LOGIC;
    \count_reg[0]_0\ : in STD_LOGIC;
    \amplitude_reg[4]\ : in STD_LOGIC;
    \amplitude0_carry__1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bl.DSP48E_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_skrach_core : entity is "skrach_core";
end skrach_design_skrach_core_0_1_skrach_core;

architecture STRUCTURE of skrach_design_skrach_core_0_1_skrach_core is
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mix_inst_n_16 : STD_LOGIC;
  signal mix_inst_n_17 : STD_LOGIC;
  signal mix_inst_n_18 : STD_LOGIC;
  signal mix_inst_n_19 : STD_LOGIC;
  signal mix_inst_n_20 : STD_LOGIC;
  signal mix_inst_n_21 : STD_LOGIC;
  signal mix_inst_n_22 : STD_LOGIC;
  signal mix_inst_n_23 : STD_LOGIC;
  signal mix_inst_n_24 : STD_LOGIC;
  signal mix_inst_n_25 : STD_LOGIC;
  signal mix_inst_n_26 : STD_LOGIC;
  signal mix_inst_n_27 : STD_LOGIC;
  signal mix_inst_n_28 : STD_LOGIC;
  signal mix_inst_n_29 : STD_LOGIC;
  signal mix_inst_n_30 : STD_LOGIC;
  signal mix_inst_n_31 : STD_LOGIC;
  signal mix_inst_n_32 : STD_LOGIC;
  signal mix_inst_n_33 : STD_LOGIC;
  signal mix_inst_n_34 : STD_LOGIC;
  signal mix_inst_n_35 : STD_LOGIC;
  signal mix_inst_n_36 : STD_LOGIC;
  signal mix_inst_n_37 : STD_LOGIC;
  signal mix_inst_n_38 : STD_LOGIC;
  signal mix_inst_n_39 : STD_LOGIC;
  signal mix_inst_n_40 : STD_LOGIC;
  signal mix_inst_n_41 : STD_LOGIC;
  signal mix_inst_n_42 : STD_LOGIC;
  signal mix_inst_n_43 : STD_LOGIC;
  signal mix_inst_n_44 : STD_LOGIC;
  signal mix_inst_n_45 : STD_LOGIC;
  signal mix_inst_n_46 : STD_LOGIC;
  signal mix_inst_n_47 : STD_LOGIC;
  signal mix_inst_n_48 : STD_LOGIC;
  signal mix_inst_n_49 : STD_LOGIC;
  signal mix_inst_n_50 : STD_LOGIC;
  signal mix_inst_n_51 : STD_LOGIC;
  signal mix_inst_n_52 : STD_LOGIC;
  signal mix_inst_n_53 : STD_LOGIC;
  signal mix_inst_n_54 : STD_LOGIC;
  signal mix_inst_n_55 : STD_LOGIC;
  signal mix_inst_n_56 : STD_LOGIC;
  signal mix_inst_n_57 : STD_LOGIC;
  signal mix_inst_n_58 : STD_LOGIC;
  signal op10_n_19 : STD_LOGIC;
  signal op10_n_21 : STD_LOGIC;
  signal op11_n_20 : STD_LOGIC;
  signal op1_n_19 : STD_LOGIC;
  signal op1_n_21 : STD_LOGIC;
  signal op2_n_20 : STD_LOGIC;
  signal op4_n_19 : STD_LOGIC;
  signal op4_n_21 : STD_LOGIC;
  signal op5_n_20 : STD_LOGIC;
  signal op7_n_19 : STD_LOGIC;
  signal op7_n_21 : STD_LOGIC;
  signal op8_n_20 : STD_LOGIC;
  signal op8_n_21 : STD_LOGIC;
  signal op8_n_22 : STD_LOGIC;
  signal op8_n_23 : STD_LOGIC;
  signal op8_n_24 : STD_LOGIC;
  signal op8_n_25 : STD_LOGIC;
  signal op8_n_26 : STD_LOGIC;
  signal op8_n_27 : STD_LOGIC;
  signal op8_n_28 : STD_LOGIC;
  signal op8_n_29 : STD_LOGIC;
  signal op8_n_30 : STD_LOGIC;
  signal op8_n_31 : STD_LOGIC;
  signal op8_n_32 : STD_LOGIC;
  signal op8_n_33 : STD_LOGIC;
  signal op8_n_34 : STD_LOGIC;
  signal op8_n_35 : STD_LOGIC;
  signal op8_n_36 : STD_LOGIC;
  signal op8_n_37 : STD_LOGIC;
  signal op8_n_38 : STD_LOGIC;
  signal op8_n_39 : STD_LOGIC;
  signal op8_n_40 : STD_LOGIC;
  signal \opSigOutVec[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \opSigOutVec[10]_10\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \opSigOutVec[11]_11\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \opSigOutVec[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \opSigOutVec[2]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \opSigOutVec[3]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \opSigOutVec[4]_4\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \opSigOutVec[5]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \opSigOutVec[6]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \opSigOutVec[7]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \opSigOutVec[8]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \opSigOutVec[9]_9\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  SS(0) <= \^ss\(0);
mix_inst: entity work.skrach_design_skrach_core_0_1_mixer
     port map (
      D(15 downto 0) => D(15 downto 0),
      DI(0) => op1_n_21,
      O(1) => mix_inst_n_16,
      O(0) => mix_inst_n_17,
      P(15 downto 0) => \opSigOutVec[11]_11\(15 downto 0),
      S(0) => op1_n_19,
      \axi_rdata_reg[16]\ => \axi_rdata_reg[16]\,
      \axi_rdata_reg[16]_0\ => \axi_rdata_reg[16]_0\,
      \axi_rdata_reg[16]_1\(0) => \axi_rdata_reg[16]_1\(0),
      \axi_rdata_reg[16]_2\ => \axi_rdata_reg[16]_2\,
      \axi_rdata_reg[17]\ => \axi_rdata_reg[17]\,
      \axi_rdata_reg[18]\ => \axi_rdata_reg[18]\,
      \axi_rdata_reg[19]\ => \axi_rdata_reg[19]\,
      \axi_rdata_reg[20]\ => \axi_rdata_reg[20]\,
      \axi_rdata_reg[21]\ => \axi_rdata_reg[21]\,
      \axi_rdata_reg[22]\ => \axi_rdata_reg[22]\,
      \axi_rdata_reg[23]\ => \axi_rdata_reg[23]\,
      \axi_rdata_reg[24]\ => \axi_rdata_reg[24]\,
      \axi_rdata_reg[25]\ => \axi_rdata_reg[25]\,
      \axi_rdata_reg[26]\ => \axi_rdata_reg[26]\,
      \axi_rdata_reg[27]\ => \axi_rdata_reg[27]\,
      \axi_rdata_reg[28]\ => \axi_rdata_reg[28]\,
      \axi_rdata_reg[29]\ => \axi_rdata_reg[29]\,
      \axi_rdata_reg[30]\ => \axi_rdata_reg[30]\,
      \axi_rdata_reg[31]\ => \axi_rdata_reg[31]\,
      \bl.DSP48E_2\(3) => mix_inst_n_18,
      \bl.DSP48E_2\(2) => mix_inst_n_19,
      \bl.DSP48E_2\(1) => mix_inst_n_20,
      \bl.DSP48E_2\(0) => mix_inst_n_21,
      \bl.DSP48E_2_0\(3) => mix_inst_n_22,
      \bl.DSP48E_2_0\(2) => mix_inst_n_23,
      \bl.DSP48E_2_0\(1) => mix_inst_n_24,
      \bl.DSP48E_2_0\(0) => mix_inst_n_25,
      \bl.DSP48E_2_1\(2) => mix_inst_n_26,
      \bl.DSP48E_2_1\(1) => mix_inst_n_27,
      \bl.DSP48E_2_1\(0) => mix_inst_n_28,
      \bl.DSP48E_2_10\ => \^ss\(0),
      \bl.DSP48E_2_11\(7 downto 0) => \bl.DSP48E_2\(7 downto 0),
      \bl.DSP48E_2_2\(3) => mix_inst_n_29,
      \bl.DSP48E_2_2\(2) => mix_inst_n_30,
      \bl.DSP48E_2_2\(1) => mix_inst_n_31,
      \bl.DSP48E_2_2\(0) => mix_inst_n_32,
      \bl.DSP48E_2_3\(3) => mix_inst_n_33,
      \bl.DSP48E_2_3\(2) => mix_inst_n_34,
      \bl.DSP48E_2_3\(1) => mix_inst_n_35,
      \bl.DSP48E_2_3\(0) => mix_inst_n_36,
      \bl.DSP48E_2_4\(2) => mix_inst_n_37,
      \bl.DSP48E_2_4\(1) => mix_inst_n_38,
      \bl.DSP48E_2_4\(0) => mix_inst_n_39,
      \bl.DSP48E_2_5\(3) => mix_inst_n_40,
      \bl.DSP48E_2_5\(2) => mix_inst_n_41,
      \bl.DSP48E_2_5\(1) => mix_inst_n_42,
      \bl.DSP48E_2_5\(0) => mix_inst_n_43,
      \bl.DSP48E_2_6\(3) => mix_inst_n_44,
      \bl.DSP48E_2_6\(2) => mix_inst_n_45,
      \bl.DSP48E_2_6\(1) => mix_inst_n_46,
      \bl.DSP48E_2_6\(0) => mix_inst_n_47,
      \bl.DSP48E_2_7\(2) => mix_inst_n_48,
      \bl.DSP48E_2_7\(1) => mix_inst_n_49,
      \bl.DSP48E_2_7\(0) => mix_inst_n_50,
      \bl.DSP48E_2_8\(3) => mix_inst_n_51,
      \bl.DSP48E_2_8\(2) => mix_inst_n_52,
      \bl.DSP48E_2_8\(1) => mix_inst_n_53,
      \bl.DSP48E_2_8\(0) => mix_inst_n_54,
      \bl.DSP48E_2_9\(3) => mix_inst_n_55,
      \bl.DSP48E_2_9\(2) => mix_inst_n_56,
      \bl.DSP48E_2_9\(1) => mix_inst_n_57,
      \bl.DSP48E_2_9\(0) => mix_inst_n_58,
      \mixedSigInt[15]_i_8_0\(0) => op10_n_21,
      \mixedSigInt[15]_i_8_1\(0) => op10_n_19,
      \mixedSigInt[15]_i_8_2\(0) => op7_n_21,
      \mixedSigInt[15]_i_8_3\(0) => op7_n_19,
      \mixedSigInt[15]_i_8_4\(0) => op4_n_21,
      \mixedSigInt[15]_i_8_5\(0) => op4_n_19,
      \mixedSigInt[19]_i_7_0\(0) => op8_n_20,
      \mixedSigInt[19]_i_7_1\(0) => op5_n_20,
      \mixedSigInt[19]_i_7_2\(0) => op2_n_20,
      \mixedSigInt[19]_i_8_0\(0) => op11_n_20,
      \mixedSigInt_reg[11]_0\(3) => op8_n_31,
      \mixedSigInt_reg[11]_0\(2) => op8_n_32,
      \mixedSigInt_reg[11]_0\(1) => op8_n_33,
      \mixedSigInt_reg[11]_0\(0) => op8_n_34,
      \mixedSigInt_reg[11]_1\ => op8_n_36,
      \mixedSigInt_reg[11]_2\ => op8_n_37,
      \mixedSigInt_reg[11]_3\ => op8_n_38,
      \mixedSigInt_reg[11]_4\ => op8_n_40,
      \mixedSigInt_reg[15]_0\(0) => op8_n_39,
      \mixedSigInt_reg[19]_i_11_0\(15 downto 0) => \opSigOutVec[8]_8\(15 downto 0),
      \mixedSigInt_reg[19]_i_11_1\(15 downto 0) => \opSigOutVec[7]_7\(15 downto 0),
      \mixedSigInt_reg[19]_i_11_2\(15 downto 0) => \opSigOutVec[9]_9\(15 downto 0),
      \mixedSigInt_reg[19]_i_12_0\(15 downto 0) => \opSigOutVec[5]_5\(15 downto 0),
      \mixedSigInt_reg[19]_i_12_1\(15 downto 0) => \opSigOutVec[4]_4\(15 downto 0),
      \mixedSigInt_reg[19]_i_12_2\(15 downto 0) => \opSigOutVec[6]_6\(15 downto 0),
      \mixedSigInt_reg[19]_i_13_0\(15 downto 0) => \opSigOutVec[2]_2\(15 downto 0),
      \mixedSigInt_reg[19]_i_13_1\(15 downto 0) => \opSigOutVec[1]_1\(15 downto 0),
      \mixedSigInt_reg[19]_i_13_2\(15 downto 0) => \opSigOutVec[3]_3\(15 downto 0),
      \mixedSigInt_reg[19]_i_9_0\(15 downto 0) => \opSigOutVec[10]_10\(15 downto 0),
      \mixedSigInt_reg[19]_i_9_1\(15 downto 0) => \opSigOutVec[0]_0\(15 downto 0),
      \mixedSigInt_reg[7]_0\(0) => op8_n_21,
      \mixedSigInt_reg[7]_1\(3) => op8_n_23,
      \mixedSigInt_reg[7]_1\(2) => op8_n_24,
      \mixedSigInt_reg[7]_1\(1) => op8_n_25,
      \mixedSigInt_reg[7]_1\(0) => op8_n_26,
      \mixedSigInt_reg[7]_2\ => op8_n_28,
      \mixedSigInt_reg[7]_3\ => op8_n_29,
      \mixedSigInt_reg[7]_4\ => op8_n_30,
      \mixedSigInt_reg[7]_5\ => op8_n_35,
      \mixedSigInt_reg[7]_i_2_0\ => op8_n_22,
      \mixedSigInt_reg[7]_i_2_1\ => op8_n_27,
      opPhase(15 downto 0) => opPhase(191 downto 176),
      s_axi_aclk => s_axi_aclk,
      sigOut(15 downto 0) => sigOut(15 downto 0)
    );
op1: entity work.skrach_design_skrach_core_0_1_operator
     port map (
      CO(0) => CO(0),
      DI(0) => op1_n_21,
      \FSM_sequential_state_reg[1]\(0) => \FSM_sequential_state_reg[1]\(0),
      P(1 downto 0) => \opSigOutVec[11]_11\(15 downto 14),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => op1_n_19,
      \amplitude0_carry__1\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \opSigOutVec[0]_0\(15 downto 0),
      count02_out => count02_out,
      \count_reg[0]\ => \count_reg[0]\,
      \count_reg[0]_0\ => \count_reg[0]_0\,
      \mixedSigInt_reg[19]_i_18\(1 downto 0) => \opSigOutVec[10]_10\(15 downto 14),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(15 downto 0),
      prevState_reg => prevState_reg,
      prevState_reg_0 => prevState_reg_11,
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]_10\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn
    );
op10: entity work.skrach_design_skrach_core_0_1_operator_0
     port map (
      \FSM_sequential_state_reg[1]\(0) => \FSM_sequential_state_reg[1]\(9),
      \amplitude0_carry__1\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \opSigOutVec[9]_9\(15 downto 0),
      \bl.DSP48E_2_0\(0) => op10_n_19,
      \bl.DSP48E_2_1\(0) => op10_n_21,
      count02_out_8 => count02_out_8,
      \count_reg[0]\ => \count_reg[0]\,
      \count_reg[0]_0\ => \count_reg[0]_0\,
      \mixedSigInt_reg[19]_i_15\(1 downto 0) => \opSigOutVec[8]_8\(15 downto 14),
      \mixedSigInt_reg[19]_i_15_0\(1 downto 0) => \opSigOutVec[7]_7\(15 downto 14),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(159 downto 144),
      prevState_reg => prevState_reg_8,
      prevState_reg_0 => prevState_reg_20,
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]_7\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_19\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \slv_reg7_reg[31]\(0) => \slv_reg7_reg[31]\(0)
    );
op11: entity work.skrach_design_skrach_core_0_1_operator_1
     port map (
      \FSM_sequential_state_reg[1]\(0) => \FSM_sequential_state_reg[1]\(10),
      P(0) => \opSigOutVec[11]_11\(15),
      \amplitude0_carry__1\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \opSigOutVec[10]_10\(15 downto 0),
      \bl.DSP48E_2_0\(0) => op11_n_20,
      count02_out_9 => count02_out_9,
      \count_reg[0]\ => \count_reg[0]\,
      \count_reg[0]_0\ => \count_reg[0]_0\,
      \mixedSigInt_reg[19]_i_9\(0) => \opSigOutVec[0]_0\(15),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(175 downto 160),
      prevState_reg => prevState_reg_9,
      prevState_reg_0 => prevState_reg_21,
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]_8\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_20\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \slv_reg8_reg[15]\(0) => \slv_reg8_reg[15]\(0)
    );
op12: entity work.skrach_design_skrach_core_0_1_operator_2
     port map (
      \FSM_sequential_state_reg[1]\(0) => \FSM_sequential_state_reg[1]\(11),
      P(15 downto 0) => \opSigOutVec[11]_11\(15 downto 0),
      \amplitude0_carry__1\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]\ => \amplitude_reg[4]\,
      count02_out_10 => count02_out_10,
      \count_reg[0]\ => \count_reg[0]\,
      \count_reg[0]_0\ => \count_reg[0]_0\,
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(191 downto 176),
      prevState_reg => prevState_reg_10,
      prevState_reg_0 => prevState_reg_22,
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]_9\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_21\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_aresetn_0 => \^ss\(0),
      \slv_reg8_reg[31]\(0) => \slv_reg8_reg[31]\(0)
    );
op2: entity work.skrach_design_skrach_core_0_1_operator_3
     port map (
      \FSM_sequential_state_reg[1]\(0) => \FSM_sequential_state_reg[1]\(1),
      \amplitude0_carry__1\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \opSigOutVec[1]_1\(15 downto 0),
      \bl.DSP48E_2_0\(0) => op2_n_20,
      count02_out_0 => count02_out_0,
      \count_reg[0]\ => \count_reg[0]\,
      \count_reg[0]_0\ => \count_reg[0]_0\,
      \mixedSigInt_reg[19]_i_13\(0) => \opSigOutVec[2]_2\(15),
      \mixedSigInt_reg[19]_i_13_0\(0) => \opSigOutVec[3]_3\(15),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(31 downto 16),
      prevState_reg => prevState_reg_0,
      prevState_reg_0 => prevState_reg_12,
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_11\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \slv_reg3_reg[31]\(0) => \slv_reg3_reg[31]\(0)
    );
op3: entity work.skrach_design_skrach_core_0_1_operator_4
     port map (
      \FSM_sequential_state_reg[1]\(0) => \FSM_sequential_state_reg[1]\(2),
      \amplitude0_carry__1\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \opSigOutVec[2]_2\(15 downto 0),
      count02_out_1 => count02_out_1,
      \count_reg[0]\ => \count_reg[0]\,
      \count_reg[0]_0\ => \count_reg[0]_0\,
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(47 downto 32),
      prevState_reg => prevState_reg_1,
      prevState_reg_0 => prevState_reg_13,
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_12\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \slv_reg4_reg[15]\(0) => \slv_reg4_reg[15]\(0)
    );
op4: entity work.skrach_design_skrach_core_0_1_operator_5
     port map (
      \FSM_sequential_state_reg[1]\(0) => \FSM_sequential_state_reg[1]\(3),
      \amplitude0_carry__1\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \opSigOutVec[3]_3\(15 downto 0),
      \bl.DSP48E_2_0\(0) => op4_n_19,
      \bl.DSP48E_2_1\(0) => op4_n_21,
      count02_out_2 => count02_out_2,
      \count_reg[0]\ => \count_reg[0]\,
      \count_reg[0]_0\ => \count_reg[0]_0\,
      \mixedSigInt_reg[19]_i_17\(1 downto 0) => \opSigOutVec[2]_2\(15 downto 14),
      \mixedSigInt_reg[19]_i_17_0\(1 downto 0) => \opSigOutVec[1]_1\(15 downto 14),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(63 downto 48),
      prevState_reg => prevState_reg_2,
      prevState_reg_0 => prevState_reg_14,
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]_1\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_13\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \slv_reg4_reg[31]\(0) => \slv_reg4_reg[31]\(0)
    );
op5: entity work.skrach_design_skrach_core_0_1_operator_6
     port map (
      \FSM_sequential_state_reg[1]\(0) => \FSM_sequential_state_reg[1]\(4),
      \amplitude0_carry__1\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \opSigOutVec[4]_4\(15 downto 0),
      \bl.DSP48E_2_0\(0) => op5_n_20,
      count02_out_3 => count02_out_3,
      \count_reg[0]\ => \count_reg[0]\,
      \count_reg[0]_0\ => \count_reg[0]_0\,
      \mixedSigInt_reg[19]_i_12\(0) => \opSigOutVec[5]_5\(15),
      \mixedSigInt_reg[19]_i_12_0\(0) => \opSigOutVec[6]_6\(15),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(79 downto 64),
      prevState_reg => prevState_reg_3,
      prevState_reg_0 => prevState_reg_15,
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]_2\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_14\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \slv_reg5_reg[15]\(0) => \slv_reg5_reg[15]\(0)
    );
op6: entity work.skrach_design_skrach_core_0_1_operator_7
     port map (
      \FSM_sequential_state_reg[1]\(0) => \FSM_sequential_state_reg[1]\(5),
      \amplitude0_carry__1\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \opSigOutVec[5]_5\(15 downto 0),
      count02_out_4 => count02_out_4,
      \count_reg[0]\ => \count_reg[0]\,
      \count_reg[0]_0\ => \count_reg[0]_0\,
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(95 downto 80),
      prevState_reg => prevState_reg_4,
      prevState_reg_0 => prevState_reg_16,
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]_3\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_15\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \slv_reg5_reg[31]\(0) => \slv_reg5_reg[31]\(0)
    );
op7: entity work.skrach_design_skrach_core_0_1_operator_8
     port map (
      \FSM_sequential_state_reg[1]\(0) => \FSM_sequential_state_reg[1]\(6),
      \amplitude0_carry__1\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \opSigOutVec[6]_6\(15 downto 0),
      \bl.DSP48E_2_0\(0) => op7_n_19,
      \bl.DSP48E_2_1\(0) => op7_n_21,
      count02_out_5 => count02_out_5,
      \count_reg[0]\ => \count_reg[0]\,
      \count_reg[0]_0\ => \count_reg[0]_0\,
      \mixedSigInt_reg[19]_i_16\(1 downto 0) => \opSigOutVec[5]_5\(15 downto 14),
      \mixedSigInt_reg[19]_i_16_0\(1 downto 0) => \opSigOutVec[4]_4\(15 downto 14),
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(111 downto 96),
      prevState_reg => prevState_reg_5,
      prevState_reg_0 => prevState_reg_17,
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]_4\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_16\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \slv_reg6_reg[15]\(0) => \slv_reg6_reg[15]\(0)
    );
op8: entity work.skrach_design_skrach_core_0_1_operator_9
     port map (
      \FSM_sequential_state_reg[1]\(0) => \FSM_sequential_state_reg[1]\(7),
      O(1) => mix_inst_n_16,
      O(0) => mix_inst_n_17,
      \amplitude0_carry__1\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \opSigOutVec[7]_7\(15 downto 0),
      \bl.DSP48E_2_0\(0) => op8_n_20,
      count02_out_6 => count02_out_6,
      \count_reg[0]\ => \count_reg[0]\,
      \count_reg[0]_0\ => \count_reg[0]_0\,
      \mixedSigInt[11]_i_6\(3) => mix_inst_n_33,
      \mixedSigInt[11]_i_6\(2) => mix_inst_n_34,
      \mixedSigInt[11]_i_6\(1) => mix_inst_n_35,
      \mixedSigInt[11]_i_6\(0) => mix_inst_n_36,
      \mixedSigInt[11]_i_6_0\(3) => mix_inst_n_55,
      \mixedSigInt[11]_i_6_0\(2) => mix_inst_n_56,
      \mixedSigInt[11]_i_6_0\(1) => mix_inst_n_57,
      \mixedSigInt[11]_i_6_0\(0) => mix_inst_n_58,
      \mixedSigInt[11]_i_6_1\(3) => mix_inst_n_44,
      \mixedSigInt[11]_i_6_1\(2) => mix_inst_n_45,
      \mixedSigInt[11]_i_6_1\(1) => mix_inst_n_46,
      \mixedSigInt[11]_i_6_1\(0) => mix_inst_n_47,
      \mixedSigInt_reg[11]\(3) => mix_inst_n_18,
      \mixedSigInt_reg[11]\(2) => mix_inst_n_19,
      \mixedSigInt_reg[11]\(1) => mix_inst_n_20,
      \mixedSigInt_reg[11]\(0) => mix_inst_n_21,
      \mixedSigInt_reg[11]_0\(3) => mix_inst_n_29,
      \mixedSigInt_reg[11]_0\(2) => mix_inst_n_30,
      \mixedSigInt_reg[11]_0\(1) => mix_inst_n_31,
      \mixedSigInt_reg[11]_0\(0) => mix_inst_n_32,
      \mixedSigInt_reg[11]_1\(3) => mix_inst_n_51,
      \mixedSigInt_reg[11]_1\(2) => mix_inst_n_52,
      \mixedSigInt_reg[11]_1\(1) => mix_inst_n_53,
      \mixedSigInt_reg[11]_1\(0) => mix_inst_n_54,
      \mixedSigInt_reg[11]_2\(3) => mix_inst_n_40,
      \mixedSigInt_reg[11]_2\(2) => mix_inst_n_41,
      \mixedSigInt_reg[11]_2\(1) => mix_inst_n_42,
      \mixedSigInt_reg[11]_2\(0) => mix_inst_n_43,
      \mixedSigInt_reg[11]_i_14\ => op8_n_28,
      \mixedSigInt_reg[11]_i_14_0\ => op8_n_29,
      \mixedSigInt_reg[11]_i_14_1\ => op8_n_30,
      \mixedSigInt_reg[11]_i_14_2\ => op8_n_35,
      \mixedSigInt_reg[11]_i_15\(3) => op8_n_23,
      \mixedSigInt_reg[11]_i_15\(2) => op8_n_24,
      \mixedSigInt_reg[11]_i_15\(1) => op8_n_25,
      \mixedSigInt_reg[11]_i_15\(0) => op8_n_26,
      \mixedSigInt_reg[15]\(3) => mix_inst_n_22,
      \mixedSigInt_reg[15]\(2) => mix_inst_n_23,
      \mixedSigInt_reg[15]\(1) => mix_inst_n_24,
      \mixedSigInt_reg[15]\(0) => mix_inst_n_25,
      \mixedSigInt_reg[15]_i_14\ => op8_n_36,
      \mixedSigInt_reg[15]_i_14_0\ => op8_n_37,
      \mixedSigInt_reg[15]_i_14_1\ => op8_n_38,
      \mixedSigInt_reg[15]_i_14_2\ => op8_n_40,
      \mixedSigInt_reg[15]_i_15\(3) => op8_n_31,
      \mixedSigInt_reg[15]_i_15\(2) => op8_n_32,
      \mixedSigInt_reg[15]_i_15\(1) => op8_n_33,
      \mixedSigInt_reg[15]_i_15\(0) => op8_n_34,
      \mixedSigInt_reg[15]_i_15_0\(0) => op8_n_39,
      \mixedSigInt_reg[19]_i_11\(0) => \opSigOutVec[8]_8\(15),
      \mixedSigInt_reg[19]_i_11_0\(0) => \opSigOutVec[9]_9\(15),
      \mixedSigInt_reg[7]\(2) => mix_inst_n_26,
      \mixedSigInt_reg[7]\(1) => mix_inst_n_27,
      \mixedSigInt_reg[7]\(0) => mix_inst_n_28,
      \mixedSigInt_reg[7]_0\(2) => mix_inst_n_37,
      \mixedSigInt_reg[7]_0\(1) => mix_inst_n_38,
      \mixedSigInt_reg[7]_0\(0) => mix_inst_n_39,
      \mixedSigInt_reg[7]_1\(2) => mix_inst_n_48,
      \mixedSigInt_reg[7]_1\(1) => mix_inst_n_49,
      \mixedSigInt_reg[7]_1\(0) => mix_inst_n_50,
      \mixedSigInt_reg[7]_i_23\ => op8_n_22,
      \mixedSigInt_reg[7]_i_23_0\ => op8_n_27,
      \mixedSigInt_reg[7]_i_24\(0) => op8_n_21,
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(127 downto 112),
      prevState_reg => prevState_reg_6,
      prevState_reg_0 => prevState_reg_18,
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]_5\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_17\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \slv_reg6_reg[31]\(0) => \slv_reg6_reg[31]\(0)
    );
op9: entity work.skrach_design_skrach_core_0_1_operator_10
     port map (
      \FSM_sequential_state_reg[1]\(0) => \FSM_sequential_state_reg[1]\(8),
      \amplitude0_carry__1\(31 downto 0) => \amplitude0_carry__1\(31 downto 0),
      \amplitude_reg[4]\ => \amplitude_reg[4]\,
      \bl.DSP48E_2\(15 downto 0) => \opSigOutVec[8]_8\(15 downto 0),
      count02_out_7 => count02_out_7,
      \count_reg[0]\ => \count_reg[0]\,
      \count_reg[0]_0\ => \count_reg[0]_0\,
      nextSample => nextSample,
      opPhase(15 downto 0) => opPhase(143 downto 128),
      prevState_reg => prevState_reg_7,
      prevState_reg_0 => prevState_reg_19,
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]_6\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_18\(1 downto 0),
      \ramb_bl.ramb36_sin_bl.ram36_bl\ => \^ss\(0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \slv_reg7_reg[15]\(0) => \slv_reg7_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_skrach_core_v1_0_S_AXI is
  port (
    rst : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg : out STD_LOGIC;
    \processCount_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_0 : out STD_LOGIC;
    \processCount_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_1 : out STD_LOGIC;
    \processCount_reg[17]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_2 : out STD_LOGIC;
    \processCount_reg[17]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_3 : out STD_LOGIC;
    \processCount_reg[17]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_4 : out STD_LOGIC;
    \processCount_reg[17]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_5 : out STD_LOGIC;
    \processCount_reg[17]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_6 : out STD_LOGIC;
    \processCount_reg[17]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_7 : out STD_LOGIC;
    \processCount_reg[17]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_8 : out STD_LOGIC;
    \processCount_reg[17]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_9 : out STD_LOGIC;
    \processCount_reg[17]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prevState_reg_10 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg3_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg4_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg5_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg5_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg6_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg6_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg7_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg7_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg8_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg8_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sigOut : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    prevState_reg_11 : in STD_LOGIC;
    prevState_reg_12 : in STD_LOGIC;
    prevState_reg_13 : in STD_LOGIC;
    prevState_reg_14 : in STD_LOGIC;
    prevState_reg_15 : in STD_LOGIC;
    prevState_reg_16 : in STD_LOGIC;
    prevState_reg_17 : in STD_LOGIC;
    prevState_reg_18 : in STD_LOGIC;
    prevState_reg_19 : in STD_LOGIC;
    prevState_reg_20 : in STD_LOGIC;
    prevState_reg_21 : in STD_LOGIC;
    prevState_reg_22 : in STD_LOGIC;
    nextSample : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_12\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_13\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_17\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_18\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \processCount_reg[17]_20\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    count02_out : in STD_LOGIC;
    count02_out_0 : in STD_LOGIC;
    count02_out_1 : in STD_LOGIC;
    count02_out_2 : in STD_LOGIC;
    count02_out_3 : in STD_LOGIC;
    count02_out_4 : in STD_LOGIC;
    count02_out_5 : in STD_LOGIC;
    count02_out_6 : in STD_LOGIC;
    count02_out_7 : in STD_LOGIC;
    count02_out_8 : in STD_LOGIC;
    count02_out_9 : in STD_LOGIC;
    count02_out_10 : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_skrach_core_v1_0_S_AXI : entity is "skrach_core_v1_0_S_AXI";
end skrach_design_skrach_core_0_1_skrach_core_v1_0_S_AXI;

architecture STRUCTURE of skrach_design_skrach_core_0_1_skrach_core_v1_0_S_AXI is
  signal \amplitude[4]_i_3_n_0\ : STD_LOGIC;
  signal \amplitude[4]_i_5_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_11_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_12_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_14_n_0\ : STD_LOGIC;
  signal \amplitude[7]_i_8_n_0\ : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[21]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[24]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[25]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[26]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[27]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[28]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal dec : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal opPhase : STD_LOGIC_VECTOR ( 191 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rst\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal slv_reg0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \slv_reg0__0\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[7]\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2__0\ : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal \slv_reg_wren__2\ : STD_LOGIC;
  signal sus : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \axi_rdata[31]_i_4\ : label is "soft_lutpair323";
begin
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  rst <= \^rst\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  s_axi_rvalid <= \^s_axi_rvalid\;
\amplitude[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => dec(5),
      I1 => dec(4),
      I2 => dec(6),
      I3 => dec(7),
      I4 => \amplitude[4]_i_5_n_0\,
      O => \amplitude[4]_i_3_n_0\
    );
\amplitude[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => dec(1),
      I1 => dec(2),
      I2 => dec(3),
      I3 => dec(0),
      O => \amplitude[4]_i_5_n_0\
    );
\amplitude[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => rel(2),
      I1 => rel(3),
      I2 => rel(0),
      I3 => rel(1),
      I4 => \amplitude[7]_i_14_n_0\,
      O => \amplitude[7]_i_11_n_0\
    );
\amplitude[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[6]\,
      I1 => \slv_reg1_reg_n_0_[4]\,
      I2 => \slv_reg1_reg_n_0_[2]\,
      I3 => \slv_reg1_reg_n_0_[0]\,
      O => \amplitude[7]_i_12_n_0\
    );
\amplitude[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rel(5),
      I1 => rel(4),
      I2 => rel(7),
      I3 => rel(6),
      O => \amplitude[7]_i_14_n_0\
    );
\amplitude[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \slv_reg1_reg_n_0_[3]\,
      I1 => \slv_reg1_reg_n_0_[5]\,
      I2 => \slv_reg1_reg_n_0_[1]\,
      I3 => \slv_reg1_reg_n_0_[7]\,
      I4 => \amplitude[7]_i_12_n_0\,
      O => \amplitude[7]_i_8_n_0\
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBF00BF00BF00"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => s_axi_awvalid,
      I2 => s_axi_wvalid,
      I3 => aw_en_reg_n_0,
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => \^rst\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => axi_arready0,
      D => s_axi_araddr(0),
      Q => sel0(0),
      S => \^rst\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => axi_arready0,
      D => s_axi_araddr(1),
      Q => sel0(1),
      S => \^rst\
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => axi_arready0,
      D => s_axi_araddr(2),
      Q => sel0(2),
      S => \^rst\
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => axi_arready0,
      D => s_axi_araddr(3),
      Q => sel0(3),
      S => \^rst\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => \^rst\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_awready0,
      D => s_axi_awaddr(0),
      Q => p_0_in(0),
      R => \^rst\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_awready0,
      D => s_axi_awaddr(1),
      Q => p_0_in(1),
      R => \^rst\
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_awready0,
      D => s_axi_awaddr(2),
      Q => p_0_in(2),
      R => \^rst\
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => axi_awready0,
      D => s_axi_awaddr(3),
      Q => p_0_in(3),
      R => \^rst\
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => \^axi_awready_reg_0\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => \^rst\
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^axi_awready_reg_0\,
      I2 => \^axi_wready_reg_0\,
      I3 => s_axi_wvalid,
      I4 => s_axi_bready,
      I5 => \^s_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s_axi_bvalid\,
      R => \^rst\
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808FFFFA8080000"
    )
        port map (
      I0 => \axi_rdata[31]_i_3_n_0\,
      I1 => nextSample,
      I2 => \axi_rdata[31]_i_4_n_0\,
      I3 => opPhase(160),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[0]_i_2_n_0\,
      O => reg_data_out(0)
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(0),
      I1 => slv_reg2(0),
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[0]\,
      I4 => sel0(0),
      I5 => slv_reg0(0),
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(128),
      I1 => opPhase(96),
      I2 => sel0(1),
      I3 => opPhase(64),
      I4 => sel0(0),
      I5 => opPhase(32),
      O => \axi_rdata[0]_i_4_n_0\
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(170),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[10]_i_2_n_0\,
      O => reg_data_out(10)
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(10),
      I1 => slv_reg2(10),
      I2 => sel0(1),
      I3 => dec(2),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(10),
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(138),
      I1 => opPhase(106),
      I2 => sel0(1),
      I3 => opPhase(74),
      I4 => sel0(0),
      I5 => opPhase(42),
      O => \axi_rdata[10]_i_4_n_0\
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(171),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[11]_i_2_n_0\,
      O => reg_data_out(11)
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(11),
      I1 => slv_reg2(11),
      I2 => sel0(1),
      I3 => dec(3),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(11),
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(139),
      I1 => opPhase(107),
      I2 => sel0(1),
      I3 => opPhase(75),
      I4 => sel0(0),
      I5 => opPhase(43),
      O => \axi_rdata[11]_i_4_n_0\
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(172),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[12]_i_2_n_0\,
      O => reg_data_out(12)
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(12),
      I1 => \slv_reg2__0\(12),
      I2 => sel0(1),
      I3 => dec(4),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(12),
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(140),
      I1 => opPhase(108),
      I2 => sel0(1),
      I3 => opPhase(76),
      I4 => sel0(0),
      I5 => opPhase(44),
      O => \axi_rdata[12]_i_4_n_0\
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(173),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[13]_i_2_n_0\,
      O => reg_data_out(13)
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(13),
      I1 => \slv_reg2__0\(13),
      I2 => sel0(1),
      I3 => dec(5),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(13),
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(141),
      I1 => opPhase(109),
      I2 => sel0(1),
      I3 => opPhase(77),
      I4 => sel0(0),
      I5 => opPhase(45),
      O => \axi_rdata[13]_i_4_n_0\
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(174),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[14]_i_2_n_0\,
      O => reg_data_out(14)
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(14),
      I1 => \slv_reg2__0\(14),
      I2 => sel0(1),
      I3 => dec(6),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(14),
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(142),
      I1 => opPhase(110),
      I2 => sel0(1),
      I3 => opPhase(78),
      I4 => sel0(0),
      I5 => opPhase(46),
      O => \axi_rdata[14]_i_4_n_0\
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(175),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[15]_i_2_n_0\,
      O => reg_data_out(15)
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(15),
      I1 => \slv_reg2__0\(15),
      I2 => sel0(1),
      I3 => dec(7),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(15),
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(143),
      I1 => opPhase(111),
      I2 => sel0(1),
      I3 => opPhase(79),
      I4 => sel0(0),
      I5 => opPhase(47),
      O => \axi_rdata[15]_i_4_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(16),
      I1 => \slv_reg2__0\(16),
      I2 => sel0(1),
      I3 => sus(0),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(16),
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(144),
      I1 => opPhase(112),
      I2 => sel0(1),
      I3 => opPhase(80),
      I4 => sel0(0),
      I5 => opPhase(48),
      O => \axi_rdata[16]_i_4_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(17),
      I1 => \slv_reg2__0\(17),
      I2 => sel0(1),
      I3 => sus(1),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(17),
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(145),
      I1 => opPhase(113),
      I2 => sel0(1),
      I3 => opPhase(81),
      I4 => sel0(0),
      I5 => opPhase(49),
      O => \axi_rdata[17]_i_4_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(18),
      I1 => \slv_reg2__0\(18),
      I2 => sel0(1),
      I3 => sus(2),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(18),
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(146),
      I1 => opPhase(114),
      I2 => sel0(1),
      I3 => opPhase(82),
      I4 => sel0(0),
      I5 => opPhase(50),
      O => \axi_rdata[18]_i_4_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(19),
      I1 => \slv_reg2__0\(19),
      I2 => sel0(1),
      I3 => sus(3),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(19),
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(147),
      I1 => opPhase(115),
      I2 => sel0(1),
      I3 => opPhase(83),
      I4 => sel0(0),
      I5 => opPhase(51),
      O => \axi_rdata[19]_i_4_n_0\
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(161),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[1]_i_2_n_0\,
      O => reg_data_out(1)
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(1),
      I1 => slv_reg2(1),
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[1]\,
      I4 => sel0(0),
      I5 => slv_reg0(1),
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(129),
      I1 => opPhase(97),
      I2 => sel0(1),
      I3 => opPhase(65),
      I4 => sel0(0),
      I5 => opPhase(33),
      O => \axi_rdata[1]_i_4_n_0\
    );
\axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(20),
      I1 => \slv_reg2__0\(20),
      I2 => sel0(1),
      I3 => sus(4),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(20),
      O => \axi_rdata[20]_i_3_n_0\
    );
\axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(148),
      I1 => opPhase(116),
      I2 => sel0(1),
      I3 => opPhase(84),
      I4 => sel0(0),
      I5 => opPhase(52),
      O => \axi_rdata[20]_i_4_n_0\
    );
\axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(21),
      I1 => \slv_reg2__0\(21),
      I2 => sel0(1),
      I3 => sus(5),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(21),
      O => \axi_rdata[21]_i_3_n_0\
    );
\axi_rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(149),
      I1 => opPhase(117),
      I2 => sel0(1),
      I3 => opPhase(85),
      I4 => sel0(0),
      I5 => opPhase(53),
      O => \axi_rdata[21]_i_4_n_0\
    );
\axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(22),
      I1 => \slv_reg2__0\(22),
      I2 => sel0(1),
      I3 => sus(6),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(22),
      O => \axi_rdata[22]_i_3_n_0\
    );
\axi_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(150),
      I1 => opPhase(118),
      I2 => sel0(1),
      I3 => opPhase(86),
      I4 => sel0(0),
      I5 => opPhase(54),
      O => \axi_rdata[22]_i_4_n_0\
    );
\axi_rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(23),
      I1 => \slv_reg2__0\(23),
      I2 => sel0(1),
      I3 => sus(7),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(23),
      O => \axi_rdata[23]_i_3_n_0\
    );
\axi_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(151),
      I1 => opPhase(119),
      I2 => sel0(1),
      I3 => opPhase(87),
      I4 => sel0(0),
      I5 => opPhase(55),
      O => \axi_rdata[23]_i_4_n_0\
    );
\axi_rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(24),
      I1 => \slv_reg2__0\(24),
      I2 => sel0(1),
      I3 => rel(0),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(24),
      O => \axi_rdata[24]_i_3_n_0\
    );
\axi_rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(152),
      I1 => opPhase(120),
      I2 => sel0(1),
      I3 => opPhase(88),
      I4 => sel0(0),
      I5 => opPhase(56),
      O => \axi_rdata[24]_i_4_n_0\
    );
\axi_rdata[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(25),
      I1 => \slv_reg2__0\(25),
      I2 => sel0(1),
      I3 => rel(1),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(25),
      O => \axi_rdata[25]_i_3_n_0\
    );
\axi_rdata[25]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(153),
      I1 => opPhase(121),
      I2 => sel0(1),
      I3 => opPhase(89),
      I4 => sel0(0),
      I5 => opPhase(57),
      O => \axi_rdata[25]_i_4_n_0\
    );
\axi_rdata[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(26),
      I1 => \slv_reg2__0\(26),
      I2 => sel0(1),
      I3 => rel(2),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(26),
      O => \axi_rdata[26]_i_3_n_0\
    );
\axi_rdata[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(154),
      I1 => opPhase(122),
      I2 => sel0(1),
      I3 => opPhase(90),
      I4 => sel0(0),
      I5 => opPhase(58),
      O => \axi_rdata[26]_i_4_n_0\
    );
\axi_rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(27),
      I1 => \slv_reg2__0\(27),
      I2 => sel0(1),
      I3 => rel(3),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(27),
      O => \axi_rdata[27]_i_3_n_0\
    );
\axi_rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(155),
      I1 => opPhase(123),
      I2 => sel0(1),
      I3 => opPhase(91),
      I4 => sel0(0),
      I5 => opPhase(59),
      O => \axi_rdata[27]_i_4_n_0\
    );
\axi_rdata[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(28),
      I1 => \slv_reg2__0\(28),
      I2 => sel0(1),
      I3 => rel(4),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(28),
      O => \axi_rdata[28]_i_3_n_0\
    );
\axi_rdata[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(156),
      I1 => opPhase(124),
      I2 => sel0(1),
      I3 => opPhase(92),
      I4 => sel0(0),
      I5 => opPhase(60),
      O => \axi_rdata[28]_i_4_n_0\
    );
\axi_rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(29),
      I1 => \slv_reg2__0\(29),
      I2 => sel0(1),
      I3 => rel(5),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(29),
      O => \axi_rdata[29]_i_3_n_0\
    );
\axi_rdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(157),
      I1 => opPhase(125),
      I2 => sel0(1),
      I3 => opPhase(93),
      I4 => sel0(0),
      I5 => opPhase(61),
      O => \axi_rdata[29]_i_4_n_0\
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(162),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[2]_i_2_n_0\,
      O => reg_data_out(2)
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(2),
      I1 => slv_reg2(2),
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[2]\,
      I4 => sel0(0),
      I5 => slv_reg0(2),
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(130),
      I1 => opPhase(98),
      I2 => sel0(1),
      I3 => opPhase(66),
      I4 => sel0(0),
      I5 => opPhase(34),
      O => \axi_rdata[2]_i_4_n_0\
    );
\axi_rdata[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(30),
      I1 => \slv_reg2__0\(30),
      I2 => sel0(1),
      I3 => rel(6),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(30),
      O => \axi_rdata[30]_i_3_n_0\
    );
\axi_rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(158),
      I1 => opPhase(126),
      I2 => sel0(1),
      I3 => opPhase(94),
      I4 => sel0(0),
      I5 => opPhase(62),
      O => \axi_rdata[30]_i_4_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \^s_axi_rvalid\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      O => \axi_rdata[31]_i_3_n_0\
    );
\axi_rdata[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      O => \axi_rdata[31]_i_4_n_0\
    );
\axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(31),
      I1 => \slv_reg2__0\(31),
      I2 => sel0(1),
      I3 => rel(7),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(31),
      O => \axi_rdata[31]_i_6_n_0\
    );
\axi_rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(159),
      I1 => opPhase(127),
      I2 => sel0(1),
      I3 => opPhase(95),
      I4 => sel0(0),
      I5 => opPhase(63),
      O => \axi_rdata[31]_i_7_n_0\
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(163),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[3]_i_2_n_0\,
      O => reg_data_out(3)
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(3),
      I1 => slv_reg2(3),
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[3]\,
      I4 => sel0(0),
      I5 => slv_reg0(3),
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(131),
      I1 => opPhase(99),
      I2 => sel0(1),
      I3 => opPhase(67),
      I4 => sel0(0),
      I5 => opPhase(35),
      O => \axi_rdata[3]_i_4_n_0\
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(164),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[4]_i_2_n_0\,
      O => reg_data_out(4)
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(4),
      I1 => slv_reg2(4),
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[4]\,
      I4 => sel0(0),
      I5 => slv_reg0(4),
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(132),
      I1 => opPhase(100),
      I2 => sel0(1),
      I3 => opPhase(68),
      I4 => sel0(0),
      I5 => opPhase(36),
      O => \axi_rdata[4]_i_4_n_0\
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(165),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[5]_i_2_n_0\,
      O => reg_data_out(5)
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(5),
      I1 => slv_reg2(5),
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[5]\,
      I4 => sel0(0),
      I5 => slv_reg0(5),
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(133),
      I1 => opPhase(101),
      I2 => sel0(1),
      I3 => opPhase(69),
      I4 => sel0(0),
      I5 => opPhase(37),
      O => \axi_rdata[5]_i_4_n_0\
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(166),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[6]_i_2_n_0\,
      O => reg_data_out(6)
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(6),
      I1 => slv_reg2(6),
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[6]\,
      I4 => sel0(0),
      I5 => slv_reg0(6),
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(134),
      I1 => opPhase(102),
      I2 => sel0(1),
      I3 => opPhase(70),
      I4 => sel0(0),
      I5 => opPhase(38),
      O => \axi_rdata[6]_i_4_n_0\
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(167),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[7]_i_2_n_0\,
      O => reg_data_out(7)
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(7),
      I1 => slv_reg2(7),
      I2 => sel0(1),
      I3 => \slv_reg1_reg_n_0_[7]\,
      I4 => sel0(0),
      I5 => slv_reg0(7),
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(135),
      I1 => opPhase(103),
      I2 => sel0(1),
      I3 => opPhase(71),
      I4 => sel0(0),
      I5 => opPhase(39),
      O => \axi_rdata[7]_i_4_n_0\
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(168),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[8]_i_2_n_0\,
      O => reg_data_out(8)
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(8),
      I1 => slv_reg2(8),
      I2 => sel0(1),
      I3 => dec(0),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(8),
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(136),
      I1 => opPhase(104),
      I2 => sel0(1),
      I3 => opPhase(72),
      I4 => sel0(0),
      I5 => opPhase(40),
      O => \axi_rdata[8]_i_4_n_0\
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100FFFF01000000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => opPhase(169),
      I4 => sel0(3),
      I5 => \axi_rdata_reg[9]_i_2_n_0\,
      O => reg_data_out(9)
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(9),
      I1 => slv_reg2(9),
      I2 => sel0(1),
      I3 => dec(1),
      I4 => sel0(0),
      I5 => \slv_reg0__0\(9),
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => opPhase(137),
      I1 => opPhase(105),
      I2 => sel0(1),
      I3 => opPhase(73),
      I4 => sel0(0),
      I5 => opPhase(41),
      O => \axi_rdata[9]_i_4_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s_axi_rdata(0),
      R => \^rst\
    );
\axi_rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_3_n_0\,
      I1 => \axi_rdata[0]_i_4_n_0\,
      O => \axi_rdata_reg[0]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s_axi_rdata(10),
      R => \^rst\
    );
\axi_rdata_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_3_n_0\,
      I1 => \axi_rdata[10]_i_4_n_0\,
      O => \axi_rdata_reg[10]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s_axi_rdata(11),
      R => \^rst\
    );
\axi_rdata_reg[11]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_3_n_0\,
      I1 => \axi_rdata[11]_i_4_n_0\,
      O => \axi_rdata_reg[11]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s_axi_rdata(12),
      R => \^rst\
    );
\axi_rdata_reg[12]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_3_n_0\,
      I1 => \axi_rdata[12]_i_4_n_0\,
      O => \axi_rdata_reg[12]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s_axi_rdata(13),
      R => \^rst\
    );
\axi_rdata_reg[13]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_3_n_0\,
      I1 => \axi_rdata[13]_i_4_n_0\,
      O => \axi_rdata_reg[13]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s_axi_rdata(14),
      R => \^rst\
    );
\axi_rdata_reg[14]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_3_n_0\,
      I1 => \axi_rdata[14]_i_4_n_0\,
      O => \axi_rdata_reg[14]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s_axi_rdata(15),
      R => \^rst\
    );
\axi_rdata_reg[15]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_3_n_0\,
      I1 => \axi_rdata[15]_i_4_n_0\,
      O => \axi_rdata_reg[15]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s_axi_rdata(16),
      R => \^rst\
    );
\axi_rdata_reg[16]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_3_n_0\,
      I1 => \axi_rdata[16]_i_4_n_0\,
      O => \axi_rdata_reg[16]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s_axi_rdata(17),
      R => \^rst\
    );
\axi_rdata_reg[17]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_3_n_0\,
      I1 => \axi_rdata[17]_i_4_n_0\,
      O => \axi_rdata_reg[17]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s_axi_rdata(18),
      R => \^rst\
    );
\axi_rdata_reg[18]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_3_n_0\,
      I1 => \axi_rdata[18]_i_4_n_0\,
      O => \axi_rdata_reg[18]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s_axi_rdata(19),
      R => \^rst\
    );
\axi_rdata_reg[19]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_3_n_0\,
      I1 => \axi_rdata[19]_i_4_n_0\,
      O => \axi_rdata_reg[19]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s_axi_rdata(1),
      R => \^rst\
    );
\axi_rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_3_n_0\,
      I1 => \axi_rdata[1]_i_4_n_0\,
      O => \axi_rdata_reg[1]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s_axi_rdata(20),
      R => \^rst\
    );
\axi_rdata_reg[20]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[20]_i_3_n_0\,
      I1 => \axi_rdata[20]_i_4_n_0\,
      O => \axi_rdata_reg[20]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s_axi_rdata(21),
      R => \^rst\
    );
\axi_rdata_reg[21]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[21]_i_3_n_0\,
      I1 => \axi_rdata[21]_i_4_n_0\,
      O => \axi_rdata_reg[21]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s_axi_rdata(22),
      R => \^rst\
    );
\axi_rdata_reg[22]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[22]_i_3_n_0\,
      I1 => \axi_rdata[22]_i_4_n_0\,
      O => \axi_rdata_reg[22]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s_axi_rdata(23),
      R => \^rst\
    );
\axi_rdata_reg[23]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[23]_i_3_n_0\,
      I1 => \axi_rdata[23]_i_4_n_0\,
      O => \axi_rdata_reg[23]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s_axi_rdata(24),
      R => \^rst\
    );
\axi_rdata_reg[24]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[24]_i_3_n_0\,
      I1 => \axi_rdata[24]_i_4_n_0\,
      O => \axi_rdata_reg[24]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s_axi_rdata(25),
      R => \^rst\
    );
\axi_rdata_reg[25]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[25]_i_3_n_0\,
      I1 => \axi_rdata[25]_i_4_n_0\,
      O => \axi_rdata_reg[25]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s_axi_rdata(26),
      R => \^rst\
    );
\axi_rdata_reg[26]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[26]_i_3_n_0\,
      I1 => \axi_rdata[26]_i_4_n_0\,
      O => \axi_rdata_reg[26]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s_axi_rdata(27),
      R => \^rst\
    );
\axi_rdata_reg[27]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[27]_i_3_n_0\,
      I1 => \axi_rdata[27]_i_4_n_0\,
      O => \axi_rdata_reg[27]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s_axi_rdata(28),
      R => \^rst\
    );
\axi_rdata_reg[28]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[28]_i_3_n_0\,
      I1 => \axi_rdata[28]_i_4_n_0\,
      O => \axi_rdata_reg[28]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s_axi_rdata(29),
      R => \^rst\
    );
\axi_rdata_reg[29]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[29]_i_3_n_0\,
      I1 => \axi_rdata[29]_i_4_n_0\,
      O => \axi_rdata_reg[29]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s_axi_rdata(2),
      R => \^rst\
    );
\axi_rdata_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_3_n_0\,
      I1 => \axi_rdata[2]_i_4_n_0\,
      O => \axi_rdata_reg[2]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s_axi_rdata(30),
      R => \^rst\
    );
\axi_rdata_reg[30]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[30]_i_3_n_0\,
      I1 => \axi_rdata[30]_i_4_n_0\,
      O => \axi_rdata_reg[30]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s_axi_rdata(31),
      R => \^rst\
    );
\axi_rdata_reg[31]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[31]_i_6_n_0\,
      I1 => \axi_rdata[31]_i_7_n_0\,
      O => \axi_rdata_reg[31]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s_axi_rdata(3),
      R => \^rst\
    );
\axi_rdata_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_3_n_0\,
      I1 => \axi_rdata[3]_i_4_n_0\,
      O => \axi_rdata_reg[3]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s_axi_rdata(4),
      R => \^rst\
    );
\axi_rdata_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_3_n_0\,
      I1 => \axi_rdata[4]_i_4_n_0\,
      O => \axi_rdata_reg[4]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s_axi_rdata(5),
      R => \^rst\
    );
\axi_rdata_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_3_n_0\,
      I1 => \axi_rdata[5]_i_4_n_0\,
      O => \axi_rdata_reg[5]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s_axi_rdata(6),
      R => \^rst\
    );
\axi_rdata_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_3_n_0\,
      I1 => \axi_rdata[6]_i_4_n_0\,
      O => \axi_rdata_reg[6]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s_axi_rdata(7),
      R => \^rst\
    );
\axi_rdata_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_3_n_0\,
      I1 => \axi_rdata[7]_i_4_n_0\,
      O => \axi_rdata_reg[7]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s_axi_rdata(8),
      R => \^rst\
    );
\axi_rdata_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_3_n_0\,
      I1 => \axi_rdata[8]_i_4_n_0\,
      O => \axi_rdata_reg[8]_i_2_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s_axi_rdata(9),
      R => \^rst\
    );
\axi_rdata_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_3_n_0\,
      I1 => \axi_rdata[9]_i_4_n_0\,
      O => \axi_rdata_reg[9]_i_2_n_0\,
      S => sel0(2)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => \^rst\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => s_axi_wvalid,
      I2 => s_axi_awvalid,
      I3 => \^axi_wready_reg_0\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => \^rst\
    );
core: entity work.skrach_design_skrach_core_0_1_skrach_core
     port map (
      CO(0) => CO(0),
      D(15 downto 0) => reg_data_out(31 downto 16),
      \FSM_sequential_state_reg[1]\(11 downto 0) => slv_reg2(11 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SS(0) => \^rst\,
      \amplitude0_carry__1\(31 downto 24) => rel(7 downto 0),
      \amplitude0_carry__1\(23 downto 16) => sus(7 downto 0),
      \amplitude0_carry__1\(15 downto 8) => dec(7 downto 0),
      \amplitude0_carry__1\(7) => \slv_reg1_reg_n_0_[7]\,
      \amplitude0_carry__1\(6) => \slv_reg1_reg_n_0_[6]\,
      \amplitude0_carry__1\(5) => \slv_reg1_reg_n_0_[5]\,
      \amplitude0_carry__1\(4) => \slv_reg1_reg_n_0_[4]\,
      \amplitude0_carry__1\(3) => \slv_reg1_reg_n_0_[3]\,
      \amplitude0_carry__1\(2) => \slv_reg1_reg_n_0_[2]\,
      \amplitude0_carry__1\(1) => \slv_reg1_reg_n_0_[1]\,
      \amplitude0_carry__1\(0) => \slv_reg1_reg_n_0_[0]\,
      \amplitude_reg[4]\ => \amplitude[4]_i_3_n_0\,
      \axi_rdata_reg[16]\ => \axi_rdata[31]_i_3_n_0\,
      \axi_rdata_reg[16]_0\ => \axi_rdata[31]_i_4_n_0\,
      \axi_rdata_reg[16]_1\(0) => sel0(3),
      \axi_rdata_reg[16]_2\ => \axi_rdata_reg[16]_i_2_n_0\,
      \axi_rdata_reg[17]\ => \axi_rdata_reg[17]_i_2_n_0\,
      \axi_rdata_reg[18]\ => \axi_rdata_reg[18]_i_2_n_0\,
      \axi_rdata_reg[19]\ => \axi_rdata_reg[19]_i_2_n_0\,
      \axi_rdata_reg[20]\ => \axi_rdata_reg[20]_i_2_n_0\,
      \axi_rdata_reg[21]\ => \axi_rdata_reg[21]_i_2_n_0\,
      \axi_rdata_reg[22]\ => \axi_rdata_reg[22]_i_2_n_0\,
      \axi_rdata_reg[23]\ => \axi_rdata_reg[23]_i_2_n_0\,
      \axi_rdata_reg[24]\ => \axi_rdata_reg[24]_i_2_n_0\,
      \axi_rdata_reg[25]\ => \axi_rdata_reg[25]_i_2_n_0\,
      \axi_rdata_reg[26]\ => \axi_rdata_reg[26]_i_2_n_0\,
      \axi_rdata_reg[27]\ => \axi_rdata_reg[27]_i_2_n_0\,
      \axi_rdata_reg[28]\ => \axi_rdata_reg[28]_i_2_n_0\,
      \axi_rdata_reg[29]\ => \axi_rdata_reg[29]_i_2_n_0\,
      \axi_rdata_reg[30]\ => \axi_rdata_reg[30]_i_2_n_0\,
      \axi_rdata_reg[31]\ => \axi_rdata_reg[31]_i_5_n_0\,
      \bl.DSP48E_2\(7 downto 0) => slv_reg0(7 downto 0),
      count02_out => count02_out,
      count02_out_0 => count02_out_0,
      count02_out_1 => count02_out_1,
      count02_out_10 => count02_out_10,
      count02_out_2 => count02_out_2,
      count02_out_3 => count02_out_3,
      count02_out_4 => count02_out_4,
      count02_out_5 => count02_out_5,
      count02_out_6 => count02_out_6,
      count02_out_7 => count02_out_7,
      count02_out_8 => count02_out_8,
      count02_out_9 => count02_out_9,
      \count_reg[0]\ => \amplitude[7]_i_8_n_0\,
      \count_reg[0]_0\ => \amplitude[7]_i_11_n_0\,
      nextSample => nextSample,
      opPhase(191 downto 0) => opPhase(191 downto 0),
      prevState_reg => prevState_reg,
      prevState_reg_0 => prevState_reg_0,
      prevState_reg_1 => prevState_reg_1,
      prevState_reg_10 => prevState_reg_10,
      prevState_reg_11 => prevState_reg_11,
      prevState_reg_12 => prevState_reg_12,
      prevState_reg_13 => prevState_reg_13,
      prevState_reg_14 => prevState_reg_14,
      prevState_reg_15 => prevState_reg_15,
      prevState_reg_16 => prevState_reg_16,
      prevState_reg_17 => prevState_reg_17,
      prevState_reg_18 => prevState_reg_18,
      prevState_reg_19 => prevState_reg_19,
      prevState_reg_2 => prevState_reg_2,
      prevState_reg_20 => prevState_reg_20,
      prevState_reg_21 => prevState_reg_21,
      prevState_reg_22 => prevState_reg_22,
      prevState_reg_3 => prevState_reg_3,
      prevState_reg_4 => prevState_reg_4,
      prevState_reg_5 => prevState_reg_5,
      prevState_reg_6 => prevState_reg_6,
      prevState_reg_7 => prevState_reg_7,
      prevState_reg_8 => prevState_reg_8,
      prevState_reg_9 => prevState_reg_9,
      \processCount_reg[17]\(1 downto 0) => \processCount_reg[17]\(1 downto 0),
      \processCount_reg[17]_0\(1 downto 0) => \processCount_reg[17]_0\(1 downto 0),
      \processCount_reg[17]_1\(1 downto 0) => \processCount_reg[17]_1\(1 downto 0),
      \processCount_reg[17]_10\(1 downto 0) => D(1 downto 0),
      \processCount_reg[17]_11\(1 downto 0) => \processCount_reg[17]_10\(1 downto 0),
      \processCount_reg[17]_12\(1 downto 0) => \processCount_reg[17]_11\(1 downto 0),
      \processCount_reg[17]_13\(1 downto 0) => \processCount_reg[17]_12\(1 downto 0),
      \processCount_reg[17]_14\(1 downto 0) => \processCount_reg[17]_13\(1 downto 0),
      \processCount_reg[17]_15\(1 downto 0) => \processCount_reg[17]_14\(1 downto 0),
      \processCount_reg[17]_16\(1 downto 0) => \processCount_reg[17]_15\(1 downto 0),
      \processCount_reg[17]_17\(1 downto 0) => \processCount_reg[17]_16\(1 downto 0),
      \processCount_reg[17]_18\(1 downto 0) => \processCount_reg[17]_17\(1 downto 0),
      \processCount_reg[17]_19\(1 downto 0) => \processCount_reg[17]_18\(1 downto 0),
      \processCount_reg[17]_2\(1 downto 0) => \processCount_reg[17]_2\(1 downto 0),
      \processCount_reg[17]_20\(1 downto 0) => \processCount_reg[17]_19\(1 downto 0),
      \processCount_reg[17]_21\(1 downto 0) => \processCount_reg[17]_20\(1 downto 0),
      \processCount_reg[17]_3\(1 downto 0) => \processCount_reg[17]_3\(1 downto 0),
      \processCount_reg[17]_4\(1 downto 0) => \processCount_reg[17]_4\(1 downto 0),
      \processCount_reg[17]_5\(1 downto 0) => \processCount_reg[17]_5\(1 downto 0),
      \processCount_reg[17]_6\(1 downto 0) => \processCount_reg[17]_6\(1 downto 0),
      \processCount_reg[17]_7\(1 downto 0) => \processCount_reg[17]_7\(1 downto 0),
      \processCount_reg[17]_8\(1 downto 0) => \processCount_reg[17]_8\(1 downto 0),
      \processCount_reg[17]_9\(1 downto 0) => \processCount_reg[17]_9\(1 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      sigOut(15 downto 0) => sigOut(15 downto 0),
      \slv_reg3_reg[31]\(0) => \slv_reg3_reg[31]_0\(0),
      \slv_reg4_reg[15]\(0) => \slv_reg4_reg[15]_0\(0),
      \slv_reg4_reg[31]\(0) => \slv_reg4_reg[31]_0\(0),
      \slv_reg5_reg[15]\(0) => \slv_reg5_reg[15]_0\(0),
      \slv_reg5_reg[31]\(0) => \slv_reg5_reg[31]_0\(0),
      \slv_reg6_reg[15]\(0) => \slv_reg6_reg[15]_0\(0),
      \slv_reg6_reg[31]\(0) => \slv_reg6_reg[31]_0\(0),
      \slv_reg7_reg[15]\(0) => \slv_reg7_reg[15]_0\(0),
      \slv_reg7_reg[31]\(0) => \slv_reg7_reg[31]_0\(0),
      \slv_reg8_reg[15]\(0) => \slv_reg8_reg[15]_0\(0),
      \slv_reg8_reg[31]\(0) => \slv_reg8_reg[31]_0\(0)
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s_axi_wstrb(1),
      O => p_1_in(15)
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s_axi_wstrb(2),
      O => p_1_in(23)
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s_axi_wstrb(3),
      O => p_1_in(31)
    );
\slv_reg0[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => \^axi_awready_reg_0\,
      I2 => \^axi_wready_reg_0\,
      I3 => s_axi_wvalid,
      O => \slv_reg_wren__2\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => s_axi_wstrb(0),
      O => p_1_in(7)
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(0),
      Q => slv_reg0(0),
      R => \^rst\
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(10),
      Q => \slv_reg0__0\(10),
      R => \^rst\
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(11),
      Q => \slv_reg0__0\(11),
      R => \^rst\
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(12),
      Q => \slv_reg0__0\(12),
      R => \^rst\
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(13),
      Q => \slv_reg0__0\(13),
      R => \^rst\
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(14),
      Q => \slv_reg0__0\(14),
      R => \^rst\
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(15),
      Q => \slv_reg0__0\(15),
      R => \^rst\
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(16),
      Q => \slv_reg0__0\(16),
      R => \^rst\
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(17),
      Q => \slv_reg0__0\(17),
      R => \^rst\
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(18),
      Q => \slv_reg0__0\(18),
      R => \^rst\
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(19),
      Q => \slv_reg0__0\(19),
      R => \^rst\
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(1),
      Q => slv_reg0(1),
      R => \^rst\
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(20),
      Q => \slv_reg0__0\(20),
      R => \^rst\
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(21),
      Q => \slv_reg0__0\(21),
      R => \^rst\
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(22),
      Q => \slv_reg0__0\(22),
      R => \^rst\
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(23),
      D => s_axi_wdata(23),
      Q => \slv_reg0__0\(23),
      R => \^rst\
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(24),
      Q => \slv_reg0__0\(24),
      R => \^rst\
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(25),
      Q => \slv_reg0__0\(25),
      R => \^rst\
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(26),
      Q => \slv_reg0__0\(26),
      R => \^rst\
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(27),
      Q => \slv_reg0__0\(27),
      R => \^rst\
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(28),
      Q => \slv_reg0__0\(28),
      R => \^rst\
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(29),
      Q => \slv_reg0__0\(29),
      R => \^rst\
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(2),
      Q => slv_reg0(2),
      R => \^rst\
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(30),
      Q => \slv_reg0__0\(30),
      R => \^rst\
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(31),
      D => s_axi_wdata(31),
      Q => \slv_reg0__0\(31),
      R => \^rst\
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(3),
      Q => slv_reg0(3),
      R => \^rst\
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(4),
      Q => slv_reg0(4),
      R => \^rst\
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(5),
      Q => slv_reg0(5),
      R => \^rst\
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(6),
      Q => slv_reg0(6),
      R => \^rst\
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(7),
      D => s_axi_wdata(7),
      Q => slv_reg0(7),
      R => \^rst\
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(8),
      Q => \slv_reg0__0\(8),
      R => \^rst\
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_1_in(15),
      D => s_axi_wdata(9),
      Q => \slv_reg0__0\(9),
      R => \^rst\
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => \slv_reg1_reg_n_0_[0]\,
      R => \^rst\
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => dec(2),
      R => \^rst\
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => dec(3),
      R => \^rst\
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => dec(4),
      R => \^rst\
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => dec(5),
      R => \^rst\
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => dec(6),
      R => \^rst\
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => dec(7),
      R => \^rst\
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => sus(0),
      R => \^rst\
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => sus(1),
      R => \^rst\
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => sus(2),
      R => \^rst\
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => sus(3),
      R => \^rst\
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => \slv_reg1_reg_n_0_[1]\,
      R => \^rst\
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => sus(4),
      R => \^rst\
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => sus(5),
      R => \^rst\
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => sus(6),
      R => \^rst\
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => sus(7),
      R => \^rst\
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => rel(0),
      R => \^rst\
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => rel(1),
      R => \^rst\
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => rel(2),
      R => \^rst\
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => rel(3),
      R => \^rst\
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => rel(4),
      R => \^rst\
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => rel(5),
      R => \^rst\
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => \slv_reg1_reg_n_0_[2]\,
      R => \^rst\
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => rel(6),
      R => \^rst\
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => rel(7),
      R => \^rst\
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => \slv_reg1_reg_n_0_[3]\,
      R => \^rst\
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => \slv_reg1_reg_n_0_[4]\,
      R => \^rst\
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => \slv_reg1_reg_n_0_[5]\,
      R => \^rst\
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => \slv_reg1_reg_n_0_[6]\,
      R => \^rst\
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => \slv_reg1_reg_n_0_[7]\,
      R => \^rst\
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => dec(0),
      R => \^rst\
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => dec(1),
      R => \^rst\
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => p_0_in(1),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => slv_reg2(0),
      R => \^rst\
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => slv_reg2(10),
      R => \^rst\
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => slv_reg2(11),
      R => \^rst\
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => \slv_reg2__0\(12),
      R => \^rst\
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => \slv_reg2__0\(13),
      R => \^rst\
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => \slv_reg2__0\(14),
      R => \^rst\
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => \slv_reg2__0\(15),
      R => \^rst\
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => \slv_reg2__0\(16),
      R => \^rst\
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => \slv_reg2__0\(17),
      R => \^rst\
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => \slv_reg2__0\(18),
      R => \^rst\
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => \slv_reg2__0\(19),
      R => \^rst\
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => slv_reg2(1),
      R => \^rst\
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => \slv_reg2__0\(20),
      R => \^rst\
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => \slv_reg2__0\(21),
      R => \^rst\
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => \slv_reg2__0\(22),
      R => \^rst\
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => \slv_reg2__0\(23),
      R => \^rst\
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => \slv_reg2__0\(24),
      R => \^rst\
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => \slv_reg2__0\(25),
      R => \^rst\
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => \slv_reg2__0\(26),
      R => \^rst\
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => \slv_reg2__0\(27),
      R => \^rst\
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => \slv_reg2__0\(28),
      R => \^rst\
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => \slv_reg2__0\(29),
      R => \^rst\
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => slv_reg2(2),
      R => \^rst\
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => \slv_reg2__0\(30),
      R => \^rst\
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => \slv_reg2__0\(31),
      R => \^rst\
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => slv_reg2(3),
      R => \^rst\
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => slv_reg2(4),
      R => \^rst\
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => slv_reg2(5),
      R => \^rst\
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => slv_reg2(6),
      R => \^rst\
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => slv_reg2(7),
      R => \^rst\
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => slv_reg2(8),
      R => \^rst\
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => slv_reg2(9),
      R => \^rst\
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(1),
      I4 => p_0_in(2),
      I5 => p_0_in(3),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => opPhase(0),
      R => \^rst\
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => opPhase(10),
      R => \^rst\
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => opPhase(11),
      R => \^rst\
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => opPhase(12),
      R => \^rst\
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => opPhase(13),
      R => \^rst\
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => opPhase(14),
      R => \^rst\
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => opPhase(15),
      R => \^rst\
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => opPhase(16),
      R => \^rst\
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => opPhase(17),
      R => \^rst\
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => opPhase(18),
      R => \^rst\
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => opPhase(19),
      R => \^rst\
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => opPhase(1),
      R => \^rst\
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => opPhase(20),
      R => \^rst\
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => opPhase(21),
      R => \^rst\
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => opPhase(22),
      R => \^rst\
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => opPhase(23),
      R => \^rst\
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => opPhase(24),
      R => \^rst\
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => opPhase(25),
      R => \^rst\
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => opPhase(26),
      R => \^rst\
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => opPhase(27),
      R => \^rst\
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => opPhase(28),
      R => \^rst\
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => opPhase(29),
      R => \^rst\
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => opPhase(2),
      R => \^rst\
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => opPhase(30),
      R => \^rst\
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => opPhase(31),
      R => \^rst\
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => opPhase(3),
      R => \^rst\
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => opPhase(4),
      R => \^rst\
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => opPhase(5),
      R => \^rst\
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => opPhase(6),
      R => \^rst\
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => opPhase(7),
      R => \^rst\
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => opPhase(8),
      R => \^rst\
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => opPhase(9),
      R => \^rst\
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(1),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(3),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(0),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(2),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => opPhase(32),
      R => \^rst\
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => opPhase(42),
      R => \^rst\
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => opPhase(43),
      R => \^rst\
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => opPhase(44),
      R => \^rst\
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => opPhase(45),
      R => \^rst\
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => opPhase(46),
      R => \^rst\
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => opPhase(47),
      R => \^rst\
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => opPhase(48),
      R => \^rst\
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => opPhase(49),
      R => \^rst\
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => opPhase(50),
      R => \^rst\
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => opPhase(51),
      R => \^rst\
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => opPhase(33),
      R => \^rst\
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => opPhase(52),
      R => \^rst\
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => opPhase(53),
      R => \^rst\
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => opPhase(54),
      R => \^rst\
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => opPhase(55),
      R => \^rst\
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => opPhase(56),
      R => \^rst\
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => opPhase(57),
      R => \^rst\
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => opPhase(58),
      R => \^rst\
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => opPhase(59),
      R => \^rst\
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => opPhase(60),
      R => \^rst\
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => opPhase(61),
      R => \^rst\
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => opPhase(34),
      R => \^rst\
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => opPhase(62),
      R => \^rst\
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => opPhase(63),
      R => \^rst\
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => opPhase(35),
      R => \^rst\
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => opPhase(36),
      R => \^rst\
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => opPhase(37),
      R => \^rst\
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => opPhase(38),
      R => \^rst\
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => opPhase(39),
      R => \^rst\
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => opPhase(40),
      R => \^rst\
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => opPhase(41),
      R => \^rst\
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(2),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(3),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(0),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => opPhase(64),
      R => \^rst\
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => opPhase(74),
      R => \^rst\
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => opPhase(75),
      R => \^rst\
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => opPhase(76),
      R => \^rst\
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => opPhase(77),
      R => \^rst\
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => opPhase(78),
      R => \^rst\
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => opPhase(79),
      R => \^rst\
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => opPhase(80),
      R => \^rst\
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => opPhase(81),
      R => \^rst\
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => opPhase(82),
      R => \^rst\
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => opPhase(83),
      R => \^rst\
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => opPhase(65),
      R => \^rst\
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => opPhase(84),
      R => \^rst\
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => opPhase(85),
      R => \^rst\
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => opPhase(86),
      R => \^rst\
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => opPhase(87),
      R => \^rst\
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => opPhase(88),
      R => \^rst\
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => opPhase(89),
      R => \^rst\
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => opPhase(90),
      R => \^rst\
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => opPhase(91),
      R => \^rst\
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => opPhase(92),
      R => \^rst\
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => opPhase(93),
      R => \^rst\
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => opPhase(66),
      R => \^rst\
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => opPhase(94),
      R => \^rst\
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => opPhase(95),
      R => \^rst\
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => opPhase(67),
      R => \^rst\
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => opPhase(68),
      R => \^rst\
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => opPhase(69),
      R => \^rst\
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => opPhase(70),
      R => \^rst\
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => opPhase(71),
      R => \^rst\
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => opPhase(72),
      R => \^rst\
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => opPhase(73),
      R => \^rst\
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(1),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(2),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => s_axi_wstrb(0),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => opPhase(96),
      R => \^rst\
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => opPhase(106),
      R => \^rst\
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => opPhase(107),
      R => \^rst\
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => opPhase(108),
      R => \^rst\
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => opPhase(109),
      R => \^rst\
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => opPhase(110),
      R => \^rst\
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => opPhase(111),
      R => \^rst\
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => opPhase(112),
      R => \^rst\
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => opPhase(113),
      R => \^rst\
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => opPhase(114),
      R => \^rst\
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => opPhase(115),
      R => \^rst\
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => opPhase(97),
      R => \^rst\
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => opPhase(116),
      R => \^rst\
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => opPhase(117),
      R => \^rst\
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => opPhase(118),
      R => \^rst\
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => opPhase(119),
      R => \^rst\
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => opPhase(120),
      R => \^rst\
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => opPhase(121),
      R => \^rst\
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => opPhase(122),
      R => \^rst\
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => opPhase(123),
      R => \^rst\
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => opPhase(124),
      R => \^rst\
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => opPhase(125),
      R => \^rst\
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => opPhase(98),
      R => \^rst\
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => opPhase(126),
      R => \^rst\
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => opPhase(127),
      R => \^rst\
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => opPhase(99),
      R => \^rst\
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => opPhase(100),
      R => \^rst\
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => opPhase(101),
      R => \^rst\
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => opPhase(102),
      R => \^rst\
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => opPhase(103),
      R => \^rst\
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => opPhase(104),
      R => \^rst\
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => opPhase(105),
      R => \^rst\
    );
\slv_reg7[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => s_axi_wstrb(1),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[15]_i_1_n_0\
    );
\slv_reg7[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => s_axi_wstrb(2),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[23]_i_1_n_0\
    );
\slv_reg7[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => s_axi_wstrb(3),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[31]_i_1_n_0\
    );
\slv_reg7[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(2),
      I2 => s_axi_wstrb(0),
      I3 => p_0_in(0),
      I4 => p_0_in(1),
      I5 => p_0_in(3),
      O => \slv_reg7[7]_i_1_n_0\
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => opPhase(128),
      R => \^rst\
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => opPhase(138),
      R => \^rst\
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => opPhase(139),
      R => \^rst\
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => opPhase(140),
      R => \^rst\
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => opPhase(141),
      R => \^rst\
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => opPhase(142),
      R => \^rst\
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => opPhase(143),
      R => \^rst\
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => opPhase(144),
      R => \^rst\
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => opPhase(145),
      R => \^rst\
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => opPhase(146),
      R => \^rst\
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => opPhase(147),
      R => \^rst\
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => opPhase(129),
      R => \^rst\
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => opPhase(148),
      R => \^rst\
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => opPhase(149),
      R => \^rst\
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => opPhase(150),
      R => \^rst\
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => opPhase(151),
      R => \^rst\
    );
\slv_reg7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => opPhase(152),
      R => \^rst\
    );
\slv_reg7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => opPhase(153),
      R => \^rst\
    );
\slv_reg7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => opPhase(154),
      R => \^rst\
    );
\slv_reg7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => opPhase(155),
      R => \^rst\
    );
\slv_reg7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => opPhase(156),
      R => \^rst\
    );
\slv_reg7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => opPhase(157),
      R => \^rst\
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => opPhase(130),
      R => \^rst\
    );
\slv_reg7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => opPhase(158),
      R => \^rst\
    );
\slv_reg7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => opPhase(159),
      R => \^rst\
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => opPhase(131),
      R => \^rst\
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => opPhase(132),
      R => \^rst\
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => opPhase(133),
      R => \^rst\
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => opPhase(134),
      R => \^rst\
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => opPhase(135),
      R => \^rst\
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => opPhase(136),
      R => \^rst\
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => opPhase(137),
      R => \^rst\
    );
\slv_reg8[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s_axi_wstrb(1),
      O => \slv_reg8[15]_i_1_n_0\
    );
\slv_reg8[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s_axi_wstrb(2),
      O => \slv_reg8[23]_i_1_n_0\
    );
\slv_reg8[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s_axi_wstrb(3),
      O => \slv_reg8[31]_i_1_n_0\
    );
\slv_reg8[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \slv_reg_wren__2\,
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => p_0_in(2),
      I5 => s_axi_wstrb(0),
      O => \slv_reg8[7]_i_1_n_0\
    );
\slv_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => opPhase(160),
      R => \^rst\
    );
\slv_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_wdata(10),
      Q => opPhase(170),
      R => \^rst\
    );
\slv_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_wdata(11),
      Q => opPhase(171),
      R => \^rst\
    );
\slv_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_wdata(12),
      Q => opPhase(172),
      R => \^rst\
    );
\slv_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_wdata(13),
      Q => opPhase(173),
      R => \^rst\
    );
\slv_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_wdata(14),
      Q => opPhase(174),
      R => \^rst\
    );
\slv_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_wdata(15),
      Q => opPhase(175),
      R => \^rst\
    );
\slv_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_wdata(16),
      Q => opPhase(176),
      R => \^rst\
    );
\slv_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_wdata(17),
      Q => opPhase(177),
      R => \^rst\
    );
\slv_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_wdata(18),
      Q => opPhase(178),
      R => \^rst\
    );
\slv_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_wdata(19),
      Q => opPhase(179),
      R => \^rst\
    );
\slv_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => opPhase(161),
      R => \^rst\
    );
\slv_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_wdata(20),
      Q => opPhase(180),
      R => \^rst\
    );
\slv_reg8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_wdata(21),
      Q => opPhase(181),
      R => \^rst\
    );
\slv_reg8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_wdata(22),
      Q => opPhase(182),
      R => \^rst\
    );
\slv_reg8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s_axi_wdata(23),
      Q => opPhase(183),
      R => \^rst\
    );
\slv_reg8_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_wdata(24),
      Q => opPhase(184),
      R => \^rst\
    );
\slv_reg8_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_wdata(25),
      Q => opPhase(185),
      R => \^rst\
    );
\slv_reg8_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_wdata(26),
      Q => opPhase(186),
      R => \^rst\
    );
\slv_reg8_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_wdata(27),
      Q => opPhase(187),
      R => \^rst\
    );
\slv_reg8_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_wdata(28),
      Q => opPhase(188),
      R => \^rst\
    );
\slv_reg8_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_wdata(29),
      Q => opPhase(189),
      R => \^rst\
    );
\slv_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_wdata(2),
      Q => opPhase(162),
      R => \^rst\
    );
\slv_reg8_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_wdata(30),
      Q => opPhase(190),
      R => \^rst\
    );
\slv_reg8_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s_axi_wdata(31),
      Q => opPhase(191),
      R => \^rst\
    );
\slv_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_wdata(3),
      Q => opPhase(163),
      R => \^rst\
    );
\slv_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_wdata(4),
      Q => opPhase(164),
      R => \^rst\
    );
\slv_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_wdata(5),
      Q => opPhase(165),
      R => \^rst\
    );
\slv_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_wdata(6),
      Q => opPhase(166),
      R => \^rst\
    );
\slv_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s_axi_wdata(7),
      Q => opPhase(167),
      R => \^rst\
    );
\slv_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_wdata(8),
      Q => opPhase(168),
      R => \^rst\
    );
\slv_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s_axi_wdata(9),
      Q => opPhase(169),
      R => \^rst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1_skrach_core_v1_0 is
  port (
    BCLK_int_reg : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    LRCLK_reg : out STD_LOGIC;
    ac_dac_sdata : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    scl : inout STD_LOGIC;
    sda : inout STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    clk_50 : in STD_LOGIC;
    clk_12 : in STD_LOGIC;
    ac_adc_sdata : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of skrach_design_skrach_core_0_1_skrach_core_v1_0 : entity is "skrach_core_v1_0";
end skrach_design_skrach_core_0_1_skrach_core_v1_0;

architecture STRUCTURE of skrach_design_skrach_core_0_1_skrach_core_v1_0 is
  signal audioDataSig : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal audio_codec_wrapper_i_n_11 : STD_LOGIC;
  signal audio_codec_wrapper_i_n_15 : STD_LOGIC;
  signal audio_codec_wrapper_i_n_19 : STD_LOGIC;
  signal audio_codec_wrapper_i_n_23 : STD_LOGIC;
  signal audio_codec_wrapper_i_n_27 : STD_LOGIC;
  signal audio_codec_wrapper_i_n_3 : STD_LOGIC;
  signal audio_codec_wrapper_i_n_31 : STD_LOGIC;
  signal audio_codec_wrapper_i_n_35 : STD_LOGIC;
  signal audio_codec_wrapper_i_n_39 : STD_LOGIC;
  signal audio_codec_wrapper_i_n_43 : STD_LOGIC;
  signal audio_codec_wrapper_i_n_47 : STD_LOGIC;
  signal audio_codec_wrapper_i_n_7 : STD_LOGIC;
  signal \core/op1/adsr_inst/count02_out\ : STD_LOGIC;
  signal \core/op1/osc_inst/sampleCount\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op1/processCount1_in\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op10/adsr_inst/count02_out\ : STD_LOGIC;
  signal \core/op10/osc_inst/sampleCount\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op10/processCount1_in\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op11/adsr_inst/count02_out\ : STD_LOGIC;
  signal \core/op11/osc_inst/sampleCount\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op11/processCount1_in\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op12/adsr_inst/count02_out\ : STD_LOGIC;
  signal \core/op12/osc_inst/sampleCount\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op12/processCount1_in\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op2/adsr_inst/count02_out\ : STD_LOGIC;
  signal \core/op2/osc_inst/sampleCount\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op2/processCount1_in\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op3/adsr_inst/count02_out\ : STD_LOGIC;
  signal \core/op3/osc_inst/sampleCount\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op3/processCount1_in\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op4/adsr_inst/count02_out\ : STD_LOGIC;
  signal \core/op4/osc_inst/sampleCount\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op4/processCount1_in\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op5/adsr_inst/count02_out\ : STD_LOGIC;
  signal \core/op5/osc_inst/sampleCount\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op5/processCount1_in\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op6/adsr_inst/count02_out\ : STD_LOGIC;
  signal \core/op6/osc_inst/sampleCount\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op6/processCount1_in\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op7/adsr_inst/count02_out\ : STD_LOGIC;
  signal \core/op7/osc_inst/sampleCount\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op7/processCount1_in\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op8/adsr_inst/count02_out\ : STD_LOGIC;
  signal \core/op8/osc_inst/sampleCount\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op8/processCount1_in\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op9/adsr_inst/count02_out\ : STD_LOGIC;
  signal \core/op9/osc_inst/sampleCount\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal \core/op9/processCount1_in\ : STD_LOGIC_VECTOR ( 17 downto 16 );
  signal nextSample : STD_LOGIC;
  signal rst : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_12 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_15 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_18 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_21 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_24 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_27 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_3 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_30 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_33 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_36 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_42 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_43 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_44 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_45 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_46 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_47 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_48 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_49 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_50 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_51 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_52 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_53 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_6 : STD_LOGIC;
  signal skrach_core_v1_0_S_AXI_inst_n_9 : STD_LOGIC;
begin
audio_codec_wrapper_i: entity work.skrach_design_skrach_core_0_1_audio_codec_wrapper
     port map (
      BCLK_int_reg => BCLK_int_reg,
      CO(0) => skrach_core_v1_0_S_AXI_inst_n_42,
      D(0) => LRCLK_reg,
      Q(1 downto 0) => \core/op1/osc_inst/sampleCount\(17 downto 16),
      ac_adc_sdata => ac_adc_sdata,
      ac_dac_sdata => ac_dac_sdata,
      clk_12 => clk_12,
      clk_50 => clk_50,
      count02_out => \core/op1/adsr_inst/count02_out\,
      count02_out_0 => \core/op2/adsr_inst/count02_out\,
      count02_out_1 => \core/op3/adsr_inst/count02_out\,
      count02_out_10 => \core/op12/adsr_inst/count02_out\,
      count02_out_2 => \core/op4/adsr_inst/count02_out\,
      count02_out_3 => \core/op5/adsr_inst/count02_out\,
      count02_out_4 => \core/op6/adsr_inst/count02_out\,
      count02_out_5 => \core/op7/adsr_inst/count02_out\,
      count02_out_6 => \core/op8/adsr_inst/count02_out\,
      count02_out_7 => \core/op9/adsr_inst/count02_out\,
      count02_out_8 => \core/op10/adsr_inst/count02_out\,
      count02_out_9 => \core/op11/adsr_inst/count02_out\,
      nextSample => nextSample,
      prevState_reg_0 => skrach_core_v1_0_S_AXI_inst_n_3,
      prevState_reg_1 => skrach_core_v1_0_S_AXI_inst_n_6,
      prevState_reg_10 => skrach_core_v1_0_S_AXI_inst_n_33,
      prevState_reg_11 => skrach_core_v1_0_S_AXI_inst_n_36,
      prevState_reg_2 => skrach_core_v1_0_S_AXI_inst_n_9,
      prevState_reg_3 => skrach_core_v1_0_S_AXI_inst_n_12,
      prevState_reg_4 => skrach_core_v1_0_S_AXI_inst_n_15,
      prevState_reg_5 => skrach_core_v1_0_S_AXI_inst_n_18,
      prevState_reg_6 => skrach_core_v1_0_S_AXI_inst_n_21,
      prevState_reg_7 => skrach_core_v1_0_S_AXI_inst_n_24,
      prevState_reg_8 => skrach_core_v1_0_S_AXI_inst_n_27,
      prevState_reg_9 => skrach_core_v1_0_S_AXI_inst_n_30,
      \processCount_reg[17]\(1 downto 0) => \core/op2/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_0\(0) => skrach_core_v1_0_S_AXI_inst_n_43,
      \processCount_reg[17]_1\(1 downto 0) => \core/op3/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_10\(0) => skrach_core_v1_0_S_AXI_inst_n_48,
      \processCount_reg[17]_11\(1 downto 0) => \core/op8/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_12\(0) => skrach_core_v1_0_S_AXI_inst_n_49,
      \processCount_reg[17]_13\(1 downto 0) => \core/op9/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_14\(0) => skrach_core_v1_0_S_AXI_inst_n_50,
      \processCount_reg[17]_15\(1 downto 0) => \core/op10/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_16\(0) => skrach_core_v1_0_S_AXI_inst_n_51,
      \processCount_reg[17]_17\(1 downto 0) => \core/op11/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_18\(0) => skrach_core_v1_0_S_AXI_inst_n_52,
      \processCount_reg[17]_19\(1 downto 0) => \core/op12/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_2\(0) => skrach_core_v1_0_S_AXI_inst_n_44,
      \processCount_reg[17]_20\(0) => skrach_core_v1_0_S_AXI_inst_n_53,
      \processCount_reg[17]_3\(1 downto 0) => \core/op4/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_4\(0) => skrach_core_v1_0_S_AXI_inst_n_45,
      \processCount_reg[17]_5\(1 downto 0) => \core/op5/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_6\(0) => skrach_core_v1_0_S_AXI_inst_n_46,
      \processCount_reg[17]_7\(1 downto 0) => \core/op6/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_8\(0) => skrach_core_v1_0_S_AXI_inst_n_47,
      \processCount_reg[17]_9\(1 downto 0) => \core/op7/osc_inst/sampleCount\(17 downto 16),
      ready_sig_reg_0 => audio_codec_wrapper_i_n_3,
      ready_sig_reg_1 => audio_codec_wrapper_i_n_7,
      ready_sig_reg_10 => audio_codec_wrapper_i_n_43,
      ready_sig_reg_11 => audio_codec_wrapper_i_n_47,
      ready_sig_reg_2 => audio_codec_wrapper_i_n_11,
      ready_sig_reg_3 => audio_codec_wrapper_i_n_15,
      ready_sig_reg_4 => audio_codec_wrapper_i_n_19,
      ready_sig_reg_5 => audio_codec_wrapper_i_n_23,
      ready_sig_reg_6 => audio_codec_wrapper_i_n_27,
      ready_sig_reg_7 => audio_codec_wrapper_i_n_31,
      ready_sig_reg_8 => audio_codec_wrapper_i_n_35,
      ready_sig_reg_9 => audio_codec_wrapper_i_n_39,
      rst => rst,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      scl => scl,
      sda => sda,
      sigOut(15 downto 0) => audioDataSig(15 downto 0),
      \slv_reg3_reg[15]\(1 downto 0) => \core/op1/processCount1_in\(17 downto 16),
      \slv_reg3_reg[31]\(1 downto 0) => \core/op2/processCount1_in\(17 downto 16),
      \slv_reg4_reg[15]\(1 downto 0) => \core/op3/processCount1_in\(17 downto 16),
      \slv_reg4_reg[31]\(1 downto 0) => \core/op4/processCount1_in\(17 downto 16),
      \slv_reg5_reg[15]\(1 downto 0) => \core/op5/processCount1_in\(17 downto 16),
      \slv_reg5_reg[31]\(1 downto 0) => \core/op6/processCount1_in\(17 downto 16),
      \slv_reg6_reg[15]\(1 downto 0) => \core/op7/processCount1_in\(17 downto 16),
      \slv_reg6_reg[31]\(1 downto 0) => \core/op8/processCount1_in\(17 downto 16),
      \slv_reg7_reg[15]\(1 downto 0) => \core/op9/processCount1_in\(17 downto 16),
      \slv_reg7_reg[31]\(1 downto 0) => \core/op10/processCount1_in\(17 downto 16),
      \slv_reg8_reg[15]\(1 downto 0) => \core/op11/processCount1_in\(17 downto 16),
      \slv_reg8_reg[31]\(1 downto 0) => \core/op12/processCount1_in\(17 downto 16)
    );
skrach_core_v1_0_S_AXI_inst: entity work.skrach_design_skrach_core_0_1_skrach_core_v1_0_S_AXI
     port map (
      CO(0) => skrach_core_v1_0_S_AXI_inst_n_42,
      D(1 downto 0) => \core/op1/processCount1_in\(17 downto 16),
      Q(1 downto 0) => \core/op1/osc_inst/sampleCount\(17 downto 16),
      axi_arready_reg_0 => s_axi_arready,
      axi_awready_reg_0 => s_axi_awready,
      axi_wready_reg_0 => s_axi_wready,
      count02_out => \core/op1/adsr_inst/count02_out\,
      count02_out_0 => \core/op2/adsr_inst/count02_out\,
      count02_out_1 => \core/op3/adsr_inst/count02_out\,
      count02_out_10 => \core/op12/adsr_inst/count02_out\,
      count02_out_2 => \core/op4/adsr_inst/count02_out\,
      count02_out_3 => \core/op5/adsr_inst/count02_out\,
      count02_out_4 => \core/op6/adsr_inst/count02_out\,
      count02_out_5 => \core/op7/adsr_inst/count02_out\,
      count02_out_6 => \core/op8/adsr_inst/count02_out\,
      count02_out_7 => \core/op9/adsr_inst/count02_out\,
      count02_out_8 => \core/op10/adsr_inst/count02_out\,
      count02_out_9 => \core/op11/adsr_inst/count02_out\,
      nextSample => nextSample,
      prevState_reg => skrach_core_v1_0_S_AXI_inst_n_3,
      prevState_reg_0 => skrach_core_v1_0_S_AXI_inst_n_6,
      prevState_reg_1 => skrach_core_v1_0_S_AXI_inst_n_9,
      prevState_reg_10 => skrach_core_v1_0_S_AXI_inst_n_36,
      prevState_reg_11 => audio_codec_wrapper_i_n_3,
      prevState_reg_12 => audio_codec_wrapper_i_n_7,
      prevState_reg_13 => audio_codec_wrapper_i_n_11,
      prevState_reg_14 => audio_codec_wrapper_i_n_15,
      prevState_reg_15 => audio_codec_wrapper_i_n_19,
      prevState_reg_16 => audio_codec_wrapper_i_n_23,
      prevState_reg_17 => audio_codec_wrapper_i_n_27,
      prevState_reg_18 => audio_codec_wrapper_i_n_31,
      prevState_reg_19 => audio_codec_wrapper_i_n_35,
      prevState_reg_2 => skrach_core_v1_0_S_AXI_inst_n_12,
      prevState_reg_20 => audio_codec_wrapper_i_n_39,
      prevState_reg_21 => audio_codec_wrapper_i_n_43,
      prevState_reg_22 => audio_codec_wrapper_i_n_47,
      prevState_reg_3 => skrach_core_v1_0_S_AXI_inst_n_15,
      prevState_reg_4 => skrach_core_v1_0_S_AXI_inst_n_18,
      prevState_reg_5 => skrach_core_v1_0_S_AXI_inst_n_21,
      prevState_reg_6 => skrach_core_v1_0_S_AXI_inst_n_24,
      prevState_reg_7 => skrach_core_v1_0_S_AXI_inst_n_27,
      prevState_reg_8 => skrach_core_v1_0_S_AXI_inst_n_30,
      prevState_reg_9 => skrach_core_v1_0_S_AXI_inst_n_33,
      \processCount_reg[17]\(1 downto 0) => \core/op2/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_0\(1 downto 0) => \core/op3/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_1\(1 downto 0) => \core/op4/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_10\(1 downto 0) => \core/op2/processCount1_in\(17 downto 16),
      \processCount_reg[17]_11\(1 downto 0) => \core/op3/processCount1_in\(17 downto 16),
      \processCount_reg[17]_12\(1 downto 0) => \core/op4/processCount1_in\(17 downto 16),
      \processCount_reg[17]_13\(1 downto 0) => \core/op5/processCount1_in\(17 downto 16),
      \processCount_reg[17]_14\(1 downto 0) => \core/op6/processCount1_in\(17 downto 16),
      \processCount_reg[17]_15\(1 downto 0) => \core/op7/processCount1_in\(17 downto 16),
      \processCount_reg[17]_16\(1 downto 0) => \core/op8/processCount1_in\(17 downto 16),
      \processCount_reg[17]_17\(1 downto 0) => \core/op9/processCount1_in\(17 downto 16),
      \processCount_reg[17]_18\(1 downto 0) => \core/op10/processCount1_in\(17 downto 16),
      \processCount_reg[17]_19\(1 downto 0) => \core/op11/processCount1_in\(17 downto 16),
      \processCount_reg[17]_2\(1 downto 0) => \core/op5/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_20\(1 downto 0) => \core/op12/processCount1_in\(17 downto 16),
      \processCount_reg[17]_3\(1 downto 0) => \core/op6/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_4\(1 downto 0) => \core/op7/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_5\(1 downto 0) => \core/op8/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_6\(1 downto 0) => \core/op9/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_7\(1 downto 0) => \core/op10/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_8\(1 downto 0) => \core/op11/osc_inst/sampleCount\(17 downto 16),
      \processCount_reg[17]_9\(1 downto 0) => \core/op12/osc_inst/sampleCount\(17 downto 16),
      rst => rst,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(3 downto 0) => s_axi_araddr(3 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(3 downto 0) => s_axi_awaddr(3 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sigOut(15 downto 0) => audioDataSig(15 downto 0),
      \slv_reg3_reg[31]_0\(0) => skrach_core_v1_0_S_AXI_inst_n_43,
      \slv_reg4_reg[15]_0\(0) => skrach_core_v1_0_S_AXI_inst_n_44,
      \slv_reg4_reg[31]_0\(0) => skrach_core_v1_0_S_AXI_inst_n_45,
      \slv_reg5_reg[15]_0\(0) => skrach_core_v1_0_S_AXI_inst_n_46,
      \slv_reg5_reg[31]_0\(0) => skrach_core_v1_0_S_AXI_inst_n_47,
      \slv_reg6_reg[15]_0\(0) => skrach_core_v1_0_S_AXI_inst_n_48,
      \slv_reg6_reg[31]_0\(0) => skrach_core_v1_0_S_AXI_inst_n_49,
      \slv_reg7_reg[15]_0\(0) => skrach_core_v1_0_S_AXI_inst_n_50,
      \slv_reg7_reg[31]_0\(0) => skrach_core_v1_0_S_AXI_inst_n_51,
      \slv_reg8_reg[15]_0\(0) => skrach_core_v1_0_S_AXI_inst_n_52,
      \slv_reg8_reg[31]_0\(0) => skrach_core_v1_0_S_AXI_inst_n_53
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity skrach_design_skrach_core_0_1 is
  port (
    clk_12 : in STD_LOGIC;
    clk_50 : in STD_LOGIC;
    ac_mclk : out STD_LOGIC;
    ac_adc_sdata : in STD_LOGIC;
    ac_dac_sdata : out STD_LOGIC;
    ac_bclk : out STD_LOGIC;
    ac_lrclk : out STD_LOGIC;
    scl : inout STD_LOGIC;
    sda : inout STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of skrach_design_skrach_core_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of skrach_design_skrach_core_0_1 : entity is "skrach_design_skrach_core_0_1,skrach_core_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of skrach_design_skrach_core_0_1 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of skrach_design_skrach_core_0_1 : entity is "skrach_core_v1_0,Vivado 2019.1";
end skrach_design_skrach_core_0_1;

architecture STRUCTURE of skrach_design_skrach_core_0_1 is
  signal \<const0>\ : STD_LOGIC;
  signal \^clk_12\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_CLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_RST RST";
  attribute x_interface_parameter of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute x_interface_info of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute x_interface_parameter of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 10, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 6, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  \^clk_12\ <= clk_12;
  ac_mclk <= \^clk_12\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.skrach_design_skrach_core_0_1_skrach_core_v1_0
     port map (
      BCLK_int_reg => ac_bclk,
      LRCLK_reg => ac_lrclk,
      ac_adc_sdata => ac_adc_sdata,
      ac_dac_sdata => ac_dac_sdata,
      clk_12 => \^clk_12\,
      clk_50 => clk_50,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(3 downto 0) => s_axi_araddr(5 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(3 downto 0) => s_axi_awaddr(5 downto 2),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      scl => scl,
      sda => sda
    );
end STRUCTURE;
