// Seed: 2526225940
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  always @(id_2 or 1) begin : LABEL_0
    id_2 = id_2;
  end
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign id_1[1] = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  assign module_0.id_2 = 0;
endmodule
