/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [8:0] _01_;
  reg [9:0] _02_;
  reg [2:0] _03_;
  wire [6:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [26:0] celloutsig_0_27z;
  wire [10:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_33z;
  wire [12:0] celloutsig_0_36z;
  wire [13:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [13:0] celloutsig_0_45z;
  wire [5:0] celloutsig_0_48z;
  wire [5:0] celloutsig_0_4z;
  wire [11:0] celloutsig_0_61z;
  wire [2:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [18:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [18:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [23:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_4z[2:0], celloutsig_0_2z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 9'h000;
    else _01_ <= in_data[77:69];
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 10'h000;
    else _02_ <= { celloutsig_0_1z[12], _01_ };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= celloutsig_0_21z;
  assign celloutsig_0_31z = { celloutsig_0_9z[17:7], celloutsig_0_9z[13], celloutsig_0_21z, _03_ } % { 1'h1, _00_, _00_, _00_, celloutsig_0_10z, celloutsig_0_16z };
  assign celloutsig_0_33z = { _00_, celloutsig_0_8z } % { 1'h1, _02_[1:0], celloutsig_0_18z, celloutsig_0_19z };
  assign celloutsig_0_48z = { celloutsig_0_45z[11:8], celloutsig_0_16z, celloutsig_0_16z } % { 1'h1, celloutsig_0_37z[7:3] };
  assign celloutsig_0_61z = { celloutsig_0_0z[4:1], _00_, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_18z } % { 1'h1, in_data[84:81], celloutsig_0_48z, celloutsig_0_43z };
  assign celloutsig_1_0z = in_data[104:97] % { 1'h1, in_data[114:108] };
  assign celloutsig_1_11z = { in_data[120:105], celloutsig_1_8z } % { 1'h1, celloutsig_1_9z[11:7], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_1z[11:9] % { 1'h1, celloutsig_0_4z[2:1] };
  assign celloutsig_0_28z = { celloutsig_0_10z[1:0], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_18z } % { 1'h1, celloutsig_0_1z[10:7], celloutsig_0_1z[13:8] };
  assign celloutsig_1_9z = { celloutsig_1_0z[6:2], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z } * { in_data[133:130], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_0_21z = { celloutsig_0_1z[9:8], celloutsig_0_2z } * { celloutsig_0_9z[13], celloutsig_0_20z, celloutsig_0_8z };
  assign celloutsig_0_23z = celloutsig_0_0z[4:0] * { _01_[8:5], celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_23z, celloutsig_0_2z, _01_, celloutsig_0_15z, celloutsig_0_11z } * { celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_9z[18:7], celloutsig_0_9z[13:7] };
  assign celloutsig_0_0z = - in_data[64:58];
  assign celloutsig_1_8z = - celloutsig_1_7z[3:1];
  assign celloutsig_1_17z = - { in_data[169:147], celloutsig_1_1z };
  assign celloutsig_1_19z = - { celloutsig_1_11z[17:13], celloutsig_1_7z };
  assign celloutsig_0_10z = - { celloutsig_0_1z[8:7], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_64z = { celloutsig_0_24z[2:1], celloutsig_0_24z[1] } !== { celloutsig_0_61z[3:2], celloutsig_0_6z };
  assign celloutsig_0_7z = _00_[3:1] !== in_data[93:91];
  assign celloutsig_1_18z = celloutsig_1_17z[22:11] !== { celloutsig_1_11z[7:0], celloutsig_1_12z, celloutsig_1_8z };
  assign celloutsig_0_8z = { celloutsig_0_1z[11:7], celloutsig_0_1z[13:12] } !== { celloutsig_0_1z[12:7], celloutsig_0_1z[13] };
  assign celloutsig_0_14z = celloutsig_0_4z[4:1] !== { _02_[3:1], celloutsig_0_2z };
  assign celloutsig_0_20z = _01_[8:4] !== { _02_[0], celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_22z = { celloutsig_0_4z[5:2], _00_ } !== { _00_[0], celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_0_3z = in_data[10:6] !== { in_data[70:67], celloutsig_0_2z };
  assign celloutsig_0_36z = ~ { celloutsig_0_23z[2:0], celloutsig_0_7z, celloutsig_0_33z, celloutsig_0_21z, celloutsig_0_14z };
  assign celloutsig_0_37z = ~ { celloutsig_0_28z[5:0], celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_0_4z = ~ { celloutsig_0_1z[8:7], celloutsig_0_1z[13:10] };
  assign celloutsig_0_45z = ~ celloutsig_0_27z[18:5];
  assign celloutsig_0_63z = ~ celloutsig_0_24z[5:3];
  assign celloutsig_1_3z = ~ celloutsig_1_0z;
  assign celloutsig_1_4z = ~ { in_data[170:169], celloutsig_1_2z };
  assign celloutsig_1_7z = ~ { celloutsig_1_0z[7:4], celloutsig_1_5z };
  assign celloutsig_0_15z = ~ celloutsig_0_9z[14:10];
  assign celloutsig_0_43z = ~((celloutsig_0_31z[4] & celloutsig_0_2z) | celloutsig_0_36z[4]);
  assign celloutsig_0_6z = ~((celloutsig_0_1z[8] & celloutsig_0_1z[9]) | celloutsig_0_1z[10]);
  assign celloutsig_1_1z = ~((in_data[182] & celloutsig_1_0z[4]) | in_data[121]);
  assign celloutsig_1_2z = ~((in_data[177] & celloutsig_1_0z[7]) | celloutsig_1_0z[1]);
  assign celloutsig_1_5z = ~((celloutsig_1_3z[4] & celloutsig_1_2z) | celloutsig_1_1z);
  assign celloutsig_1_10z = ~((celloutsig_1_0z[2] & celloutsig_1_8z[1]) | celloutsig_1_7z[0]);
  assign celloutsig_1_12z = ~((celloutsig_1_11z[5] & celloutsig_1_5z) | celloutsig_1_3z[5]);
  assign celloutsig_0_2z = ~((in_data[82] & celloutsig_0_0z[6]) | celloutsig_0_0z[0]);
  assign celloutsig_0_16z = ~((celloutsig_0_9z[8] & celloutsig_0_2z) | celloutsig_0_4z[0]);
  assign celloutsig_0_18z = ~((celloutsig_0_10z[3] & _01_[6]) | celloutsig_0_11z[0]);
  assign celloutsig_0_19z = ~((celloutsig_0_7z & celloutsig_0_15z[3]) | celloutsig_0_8z);
  assign celloutsig_0_26z = ~((celloutsig_0_11z[2] & celloutsig_0_15z[2]) | celloutsig_0_10z[2]);
  assign celloutsig_0_1z[13:7] = ~ celloutsig_0_0z;
  assign { celloutsig_0_24z[2:1], celloutsig_0_24z[6:3] } = ~ { celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_1z[12:9] };
  assign { celloutsig_0_9z[13:7], celloutsig_0_9z[14], celloutsig_0_9z[18:15] } = ~ { celloutsig_0_1z[13:7], celloutsig_0_8z, _00_ };
  assign celloutsig_0_1z[6:0] = celloutsig_0_1z[13:7];
  assign celloutsig_0_24z[0] = celloutsig_0_24z[1];
  assign celloutsig_0_9z[6:0] = celloutsig_0_9z[13:7];
  assign { out_data[128], out_data[105:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
