[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO ODB-0128] Design: long_wire
[INFO ODB-0130]     Created 3 pins.
[INFO ODB-0131]     Created 4 components and 16 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 8 connections.
[INFO ODB-0133]     Created 5 nets and 8 connections.
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.024    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   1.008    0.006    0.016    0.016 ^ u1/Z (BUF_X1)
            0.006    0.000    0.016 ^ u2/A (BUF_X1)
 227.404    0.214    0.219    0.235 ^ u2/Z (BUF_X1)
            1.028    0.785    1.021 ^ u3/A (BUF_X1)
   0.000    0.034    0.004    1.025 ^ u3/Z (BUF_X1)
            0.034    0.000    1.025 ^ out1 (out)
                              1.025   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


Startpoint: in1 (input port)
Endpoint: out2 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.024    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   1.008    0.006    0.016    0.016 ^ u1/Z (BUF_X1)
            0.006    0.000    0.016 ^ u2/A (BUF_X1)
 227.404    0.214    0.219    0.235 ^ u2/Z (BUF_X1)
            1.296    1.031    1.267 ^ u4/A (BUF_X1)
   0.000    0.041   -0.003    1.264 ^ u4/Z (BUF_X1)
            0.041    0.000    1.264 ^ out2 (out)
                              1.264   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


Driver    length delay
u2/Z manhtn 2999.6 steiner 2999.6 1.21
u3/Z manhtn 1.1 steiner 1.1 0.00
u4/Z manhtn 1.1 steiner 1.1 0.00
in1 manhtn 0.7 steiner 0.7 0.00
u1/Z manhtn 0.4 steiner 0.4 0.00
[INFO RSZ-0034] Found 2 slew violations.
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0037] Found 2 long wires.
[INFO RSZ-0038] Inserted 2 buffers in 1 nets.
[INFO RSZ-0039] Resized 1 instances.
Driver    length delay
wire2/Z manhtn 1496.9 steiner 1496.9 0.30
wire1/Z manhtn 952.7 steiner 952.7 0.12
u2/Z manhtn 544.9 steiner 544.9 0.04
u1/Z manhtn 1.1 steiner 1.1 0.00
u3/Z manhtn 1.1 steiner 1.1 0.00
u4/Z manhtn 1.1 steiner 1.1 0.00
in1 manhtn 0.7 steiner 0.7 0.00
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.024    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
  26.789    0.062    0.079    0.079 ^ u1/Z (BUF_X1)
            0.062    0.000    0.079 ^ u2/A (BUF_X32)
  53.368    0.008    0.027    0.107 ^ u2/Z (BUF_X32)
            0.056    0.046    0.153 ^ wire2/A (BUF_X16)
 125.939    0.010    0.032    0.185 ^ wire2/Z (BUF_X16)
            0.267    0.218    0.403 ^ u3/A (BUF_X1)
   0.000    0.012    0.024    0.427 ^ u3/Z (BUF_X1)
            0.012    0.000    0.427 ^ out1 (out)
                              0.427   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


Startpoint: in1 (input port)
Endpoint: out2 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.024    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
  26.789    0.062    0.079    0.079 ^ u1/Z (BUF_X1)
            0.062    0.000    0.079 ^ u2/A (BUF_X32)
  53.368    0.008    0.027    0.107 ^ u2/Z (BUF_X32)
            0.056    0.046    0.153 ^ wire2/A (BUF_X16)
 125.939    0.010    0.032    0.185 ^ wire2/Z (BUF_X16)
            0.322    0.264    0.449 ^ wire1/A (BUF_X16)
  72.581    0.020    0.033    0.482 ^ wire1/Z (BUF_X16)
            0.110    0.090    0.572 ^ u4/A (BUF_X1)
   0.000    0.008    0.028    0.600 ^ u4/Z (BUF_X1)
            0.008    0.000    0.600 ^ out2 (out)
                              0.600   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


