// Seed: 4116735215
module module_0 (
    output wor id_0
);
  wor  id_2;
  tri0 id_3;
  assign id_3 = 1 * id_2 == 1;
  assign id_0 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input wand id_2,
    output supply0 id_3,
    input tri id_4,
    output tri1 id_5,
    output uwire id_6,
    input wire id_7,
    output wire id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri1 id_11,
    output tri0 id_12,
    input tri1 id_13,
    input wor id_14
);
  module_0(
      id_8
  );
endmodule
