v 20130925 2
C 46700 56700 1 0 1 in-1.sym
{
T 46700 57200 5 10 0 0 0 6 1
footprint=anchor
T 46700 57000 5 10 0 0 0 6 1
device=INPUT
T 46500 56850 5 10 1 1 0 6 1
refdes=E#
}
C 43400 56500 1 0 0 in-1.sym
{
T 43400 57000 5 10 0 0 0 0 1
footprint=anchor
T 43400 56800 5 10 0 0 0 0 1
device=INPUT
T 43925 56575 5 10 1 1 180 0 1
refdes=GND
}
C 44500 57900 1 90 0 out-1.sym
{
T 44000 57900 5 10 0 0 90 0 1
footprint=anchor
T 44200 57900 5 10 0 0 90 0 1
device=OUTPUT
T 44500 58500 5 10 1 1 90 0 1
refdes=Q
}
C 45100 57900 1 90 0 out-1.sym
{
T 44600 57900 5 10 0 0 90 0 1
footprint=anchor
T 44800 57900 5 10 0 0 90 0 1
device=OUTPUT
T 45100 58500 5 10 1 1 90 0 1
refdes=Q#
}
C 43400 57100 1 0 0 in-1.sym
{
T 43400 57600 5 10 0 0 0 0 1
footprint=anchor
T 43400 57400 5 10 0 0 0 0 1
device=INPUT
T 43625 57175 5 10 1 1 0 5 1
refdes=D
}
C 46700 58500 1 180 0 in-1.sym
{
T 46700 58000 5 10 0 0 180 0 1
footprint=anchor
T 46700 58200 5 10 0 0 180 0 1
device=INPUT
T 46700 58350 5 10 1 1 0 0 1
refdes=Vdd
}
C 43600 57600 1 0 0 not.sym
{
T 43850 57850 5 10 1 1 0 0 1
refdes=I
}
C 46000 57400 1 0 1 nand1or.sym
{
T 45450 57850 5 10 1 1 0 6 1
refdes=S
}
C 44400 56500 1 0 1 2n7002.sym
{
T 44300 57300 5 10 0 1 0 6 1
value=2N7002P
T 43900 57100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 42900 57100 5 10 0 1 0 6 1
device=NMOS
T 44100 56800 5 10 1 1 0 6 1
refdes=M
}
N 43600 57900 43600 57300 4
N 43600 57300 44400 57300 4
N 44400 57300 45000 57900 4
N 44400 57900 45300 57000 4
N 45300 57000 45700 57000 4
N 45700 57000 45700 57700 4
C 45300 57100 1 0 0 gnd-1.sym
N 44000 57000 44000 57600 4
C 43800 58200 1 0 0 vdd-1.sym
C 45200 58400 1 0 0 vdd-1.sym
C 43900 56300 1 0 0 gnd-1.sym
N 44000 57200 44400 57200 4
N 44400 57200 44700 56900 4
N 44700 56900 46000 56900 4
N 46000 56900 46000 58000 4
N 44400 56800 46100 56800 4
N 46100 56800 46100 58200 4
N 46000 58200 46100 58200 4
N 45400 58400 46100 58400 4
