* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Oct 14 2019 21:21:44

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2\sbt_backend\bin\win32\opt\packer.exe  C:/lscc/iCEcube2/sbt_backend/devices\ICE40P04.dev  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/netlist/oadb-top  --outdir  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/packer  --package  TQ144  --basename  HoloBlade  --src_sdc_file  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc  --dst_sdc_file  C:/Users/User/Documents/Dev/awesome-board-firmware/HoloBlade_Implmnt/top_pk.sdc  --translator  C:/lscc/iCEcube2/sbt_backend/bin/sdc_translator.tcl  --devicename  iCE40HX4K  

***** Device Info *****
Chip: iCE40HX4K
Package: TQ144
Size: 24 X 20

***** Design Utilization Info *****
Design: top
Used Logic Cell: 322/3520
Used Logic Tile: 87/440
Used IO Cell:    104/176
Used Bram Cell For iCE40: 0/20
Used PLL For iCE40: 1/2
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: SLM_CLK_c
Clock Source: GB_BUFFER_pll_clk_unbuf_THRU_CO 
Clock Driver: clk_gb (ICE_GB)
Driver Position: (0, 11, 0)
Fanout to FF: 175
Fanout to Tile: 60

Clock Domain: spi0.spi_clk
Clock Source: spi0.spi_clk_N_249 SLM_CLK_c 
Clock Driver: spi0.spi_clk_76 (SB_DFF)
Driver Position: (12, 15, 4)
Fanout to FF: 57
Fanout to Tile: 19


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . + . . . . 2 . . . . + . 
   ----------------------------------------------------
21|                                                     
20|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
19|   0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
18|   0 0 0 0 0 0 0 0 7 0 0 0 0 1 6 4 1 0 0 0 0 0 0 0   
17|   0 0 0 0 0 0 0 0 1 0 2 3 1 1 6 5 7 0 0 0 0 0 0 0   
16|   0 0 0 0 0 0 0 0 0 3 6 6 3 8 7 8 4 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 1 4 7 1 1 8 5 1 1 3 2 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 3 5 4 8 2 7 6 7 2 2 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 3 4 8 8 8 1 2 5 2 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 1 3 6 2 5 3 2 1 0 0 0 0 0 1   
11|   0 0 0 0 0 0 0 0 0 0 1 4 3 1 3 1 8 2 0 1 0 0 0 0   
10|   0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 2 6 8 0 1 0 0 0 1   
 9|   0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 5 1 8 0 0 0 0 0 8   
 8|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 8   
 7|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8   
 6|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 5|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 4|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 3|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 2|   0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 1|   0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0   
 0|                                                     

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 3.70

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0  6  0  0  0  0  3 10  5  3  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  3  0  5 10  3  4 10 12 16  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  8 15 13  7 11 13 12 10  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  4  8 17  1  2 16  9  3  3  6  2  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  9 10 13 16  7 18 14 15  6  2  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0 10 11 21 21 20  4  3  8  3  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  4 10 18  8 15  8  4  4  0  0  0  0  0  1    
11|     0  0  0  0  0  0  0  0  0  0  4  9  9  4 10  3 16  4  0  1  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0  3  0  3  3 14 16  0  1  0  0  0  2    
 9|     0  0  0  0  0  0  0  0  0  0  0  3  0  0  0  9  3 19  0  0  0  0  0 16    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  3  0  0  3  0  0  0  0 16    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 16    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input nets per logic tile: 21
Average number of input nets per logic tile: 8.33

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  .  +  .  .  .  .  2  .  .  .  .  +  . 
   ------------------------------------------------------------------------------
21|                                                                               
20|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
19|     0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
18|     0  0  0  0  0  0  0  0 23  0  0  0  0  3 15  8  3  0  0  0  0  0  0  0    
17|     0  0  0  0  0  0  0  0  3  0  6 10  3  4 16 20 28  0  0  0  0  0  0  0    
16|     0  0  0  0  0  0  0  0  0  9 19 17  9 32 26 23 14  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  4 14 26  1  2 29 19  3  3 12  3  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  9 16 16 29  8 23 19 22  7  4  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0 10 16 29 28 29  4  5 17  5  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  4 12 22  8 19 10  4  4  0  0  0  0  0  1    
11|     0  0  0  0  0  0  0  0  0  0  4 14  9  4 11  3 16  4  0  1  0  0  0  0    
10|     0  0  0  0  0  0  0  0  0  0  0  0  3  0  3  5 21 16  0  1  0  0  0  2    
 9|     0  0  0  0  0  0  0  0  0  0  0  3  0  0  0 18  3 29  0  0  0  0  0 16    
 8|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  3  0  0  3  0  0  0  0 16    
 7|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0 16    
 6|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 5|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 4|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 3|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 2|     0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 1|     0  0  0  0  0  0  1  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0  0    
 0|                                                                               

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 11.64

***** Run Time Info *****
Run Time:  1
