From 8fbea64b29f520b9264655748f3f40d1c554cd93 Mon Sep 17 00:00:00 2001
From: Zineb El Azzouzi <zineb.elazzouzi@nxp.com>
Date: Wed, 16 Aug 2023 15:45:38 +0200
Subject: [PATCH 55/64] configs: arm64: imx93: add Zephyr and FreeRTOS
 Industrial inmate cells

Signed-off-by: Zineb El Azzouzi <zineb.elazzouzi@nxp.com>
---
 .../arm64/imx93-harpoon-config-industrial.h   | 53 +++++++++++++++++++
 .../arm64/imx93-harpoon-freertos-industrial.c | 22 ++++++++
 configs/arm64/imx93-harpoon-rtos.h            |  9 +++-
 .../arm64/imx93-harpoon-zephyr-industrial.c   | 22 ++++++++
 4 files changed, 104 insertions(+), 2 deletions(-)
 create mode 100644 configs/arm64/imx93-harpoon-config-industrial.h
 create mode 100644 configs/arm64/imx93-harpoon-freertos-industrial.c
 create mode 100644 configs/arm64/imx93-harpoon-zephyr-industrial.c

diff --git a/configs/arm64/imx93-harpoon-config-industrial.h b/configs/arm64/imx93-harpoon-config-industrial.h
new file mode 100644
index 00000000..95baa7f4
--- /dev/null
+++ b/configs/arm64/imx93-harpoon-config-industrial.h
@@ -0,0 +1,53 @@
+/*
+ * i.MX93 target - Industrial config
+ *
+ * Copyright 2023 NXP
+ *
+ * Authors:
+ *  Zineb EL AZZOUZI <zineb.elazzouzi@nxp.com>
+ *
+ * This work is licensed under the terms of the GNU GPL, version 2.  See
+ * the COPYING file in the top-level directory.
+ */
+
+#define CONFIG_INMATE_BASE		RTOS_INMATE_BASE
+
+/* Memory & peripherals */
+#define CONFIG_INMATE_REGIONS                                    \
+	RTOS_COMMON_MEMORY_REGIONS,                                  \
+	RTOS_MEMRAM_MEMORY_REGIONS,                                  \
+	RTOS_INDUS_MEMORY_REGIONS
+
+/* GIC */
+#define CONFIG_INMATE_IRQCHIPS_ADDR                              \
+	CONFIG_RTOS_IRQCHIPS_ADDR
+#define CONFIG_INMATE_IRQCHIPS 	                                 \
+	IRQCHIP0(CONFIG_INMATE_IRQCHIPS_ADDR,                        \
+		/* interrupts 32..63 */                                  \
+		RTOS_COMMON_IRQCHIP0_BITMAP1 |                           \
+		RTOS_INDUS_IRQCHIP0_BITMAP1,                             \
+		/* interrupts 64..95 */                                  \
+		RTOS_COMMON_IRQCHIP0_BITMAP2 |                           \
+		RTOS_INDUS_IRQCHIP0_BITMAP2,                             \
+		/* interrupts 96..127 */                                 \
+		RTOS_COMMON_IRQCHIP0_BITMAP3 |                           \
+		RTOS_INDUS_IRQCHIP0_BITMAP3,                             \
+		/* interrupts 128..159 */                                \
+		RTOS_COMMON_IRQCHIP0_BITMAP4 |                           \
+		RTOS_INDUS_IRQCHIP0_BITMAP4),                            \
+	IRQCHIP1(CONFIG_INMATE_IRQCHIPS_ADDR,                        \
+		/* interrupts 160..191 */                                \
+		RTOS_COMMON_IRQCHIP1_BITMAP1 |                           \
+		RTOS_INDUS_IRQCHIP1_BITMAP1,                             \
+		/* interrupts 192..223 */                                \
+		RTOS_COMMON_IRQCHIP1_BITMAP2 |                           \
+		RTOS_INDUS_IRQCHIP1_BITMAP2,                             \
+		/* interrupts 224..255 */                                \
+		RTOS_COMMON_IRQCHIP1_BITMAP3,                            \
+		/* interrupts 256..287 */                                \
+		RTOS_COMMON_IRQCHIP1_BITMAP4),                           \
+
+/* IVSHMEM PCI */
+#define CONFIG_INMATE_PCI_DEVICES                                \
+	RTOS_COMMON_PCI_IVSHMEM
+
diff --git a/configs/arm64/imx93-harpoon-freertos-industrial.c b/configs/arm64/imx93-harpoon-freertos-industrial.c
new file mode 100644
index 00000000..fed411fd
--- /dev/null
+++ b/configs/arm64/imx93-harpoon-freertos-industrial.c
@@ -0,0 +1,22 @@
+/*
+ * i.MX93 target - FreeRTOS industrial config
+ *
+ * Copyright 2023 NXP
+ *
+ * Authors:
+ *  Zineb EL AZZOUZI <zineb.elazzouzi@nxp.com>
+ *
+ * This work is licensed under the terms of the GNU GPL, version 2.  See
+ * the COPYING file in the top-level directory.
+ */
+
+#include "cell-helper.h"
+#include "imx93-harpoon-rtos.h"
+
+#define CONFIG_INMATE_NAME		"freertos"
+#define CONFIG_INMATE_CORE_BITMAP	(0b10) /* inmate uses core 1 */
+
+/* Base, memory & peripherals, GIC, IVSHMEM PCI */
+#include "imx93-harpoon-config-industrial.h"
+
+#include "cell-create.h"
diff --git a/configs/arm64/imx93-harpoon-rtos.h b/configs/arm64/imx93-harpoon-rtos.h
index e05c8e4e..8fad71ff 100644
--- a/configs/arm64/imx93-harpoon-rtos.h
+++ b/configs/arm64/imx93-harpoon-rtos.h
@@ -14,6 +14,8 @@ typedef enum IRQn {
   /* Device specific interrupts */
   LPUART2_IRQn                 = 52,               /**< Low Power UART 2 */
   TPM2_IRQn                    = 69,               /**< Timer PWM Module (TPM) 2 */
+  CAN_FD2_IRQn                 = 83,               /**< CAN2 interrupt */
+  CAN_FD2_ERROR_IRQn           = 84,               /**< CAN2 error interrupt */
   TPM4_IRQn                    = 108,               /**< Timer PWM Module (TPM) 4 */
   SW_MB_L_IRQn                 = 200,              /**< Unused SPI 168, to be used by generic software mailbox in Linux */
   SW_MB_R_IRQn                 = 201,              /**< Unused SPI 169, to be used by generic software mailbox in RTOS */
@@ -40,6 +42,9 @@ typedef enum IRQn {
 	MEM_REGION_RWXL(0xd0000000, 0xd0000000, MB(16)), /* RAM */    \
 	MEM_REGION_RWX( 0x20480000, 0x20480000, KB(640)) /* OCRAM */
 
+#define RTOS_INDUS_MEMORY_REGIONS \
+	MMIO_REGION_RW( 0x425b0000, 0x425b0000, KB(64)) /* FLEXCAN2*/
+
 /* GIC */
 #define CONFIG_RTOS_IRQCHIPS_ADDR	(0x48000000)
 
@@ -52,7 +57,6 @@ typedef enum IRQn {
 	RTOS_AUDIO_IRQCHIP0_BITMAP1
 #define RTOS_INDUS_IRQCHIP0_BITMAP1 \
 	0
-
 /* interrupts 64..95 */
 #define RTOS_COMMON_IRQCHIP0_BITMAP2 \
 	IRQnMAP(TPM2_IRQn)
@@ -61,7 +65,8 @@ typedef enum IRQn {
 #define RTOS_AVB_IRQCHIP0_BITMAP2 \
 	RTOS_AUDIO_IRQCHIP0_BITMAP2
 #define RTOS_INDUS_IRQCHIP0_BITMAP2 \
-	0
+	IRQnMAP(CAN_FD2_IRQn) | \
+	IRQnMAP(CAN_FD2_ERROR_IRQn)
 
 /* interrupts 96..127 */
 #define RTOS_COMMON_IRQCHIP0_BITMAP3 \
diff --git a/configs/arm64/imx93-harpoon-zephyr-industrial.c b/configs/arm64/imx93-harpoon-zephyr-industrial.c
new file mode 100644
index 00000000..715c2158
--- /dev/null
+++ b/configs/arm64/imx93-harpoon-zephyr-industrial.c
@@ -0,0 +1,22 @@
+/*
+ * i.MX93 target - Zephyr industrial config
+ *
+ * Copyright 2023 NXP
+ *
+ * Authors:
+ *  Zineb EL AZZOUZI <zineb.elazzouzi@nxp.com>
+ *
+ * This work is licensed under the terms of the GNU GPL, version 2.  See
+ * the COPYING file in the top-level directory.
+ */
+
+#include "cell-helper.h"
+#include "imx93-harpoon-rtos.h"
+
+#define CONFIG_INMATE_NAME		"zephyr"
+#define CONFIG_INMATE_CORE_BITMAP	(0b10) /* inmate uses core 1 */
+
+/* Base, memory & peripherals, GIC, IVSHMEM PCI */
+#include "imx93-harpoon-config-industrial.h"
+
+#include "cell-create.h"
-- 
2.34.1

