{
  "module_name": "dpu_encoder.h",
  "hash_id": "ceb4f0da0a615e759695d74b03c2f4473ca796d254794d73d3b0263f6d8a73ab",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/disp/dpu1/dpu_encoder.h",
  "human_readable_source": " \n \n\n#ifndef __DPU_ENCODER_H__\n#define __DPU_ENCODER_H__\n\n#include <drm/drm_crtc.h>\n#include \"dpu_hw_mdss.h\"\n\n#define DPU_ENCODER_FRAME_EVENT_DONE\t\t\tBIT(0)\n#define DPU_ENCODER_FRAME_EVENT_ERROR\t\t\tBIT(1)\n#define DPU_ENCODER_FRAME_EVENT_PANEL_DEAD\t\tBIT(2)\n#define DPU_ENCODER_FRAME_EVENT_IDLE\t\t\tBIT(3)\n\n#define IDLE_TIMEOUT\t(66 - 16/2)\n\n \nstruct msm_display_info {\n\tenum dpu_intf_type intf_type;\n\tuint32_t num_of_h_tiles;\n\tuint32_t h_tile_instance[MAX_H_TILES_PER_DISPLAY];\n\tbool is_cmd_mode;\n\tbool is_te_using_watchdog_timer;\n};\n\n \nvoid dpu_encoder_assign_crtc(struct drm_encoder *encoder,\n\t\t\t     struct drm_crtc *crtc);\n\n \nvoid dpu_encoder_toggle_vblank_for_crtc(struct drm_encoder *encoder,\n\t\t\t\t\tstruct drm_crtc *crtc, bool enable);\n\n \nvoid dpu_encoder_register_frame_event_callback(struct drm_encoder *encoder,\n\t\tvoid (*cb)(void *, u32), void *data);\n\n \nvoid dpu_encoder_prepare_for_kickoff(struct drm_encoder *encoder);\n\n \nvoid dpu_encoder_trigger_kickoff_pending(struct drm_encoder *encoder);\n\n \nvoid dpu_encoder_kickoff(struct drm_encoder *encoder);\n\n \nint dpu_encoder_vsync_time(struct drm_encoder *drm_enc, ktime_t *wakeup_time);\n\n \nint dpu_encoder_wait_for_event(struct drm_encoder *drm_encoder,\n\t\t\t\t\t\tenum msm_event_wait event);\n\n \nenum dpu_intf_mode dpu_encoder_get_intf_mode(struct drm_encoder *encoder);\n\n \nvoid dpu_encoder_virt_runtime_resume(struct drm_encoder *encoder);\n\n \nstruct drm_encoder *dpu_encoder_init(struct drm_device *dev,\n\t\tint drm_enc_mode,\n\t\tstruct msm_display_info *disp_info);\n\n \nvoid dpu_encoder_set_idle_timeout(struct drm_encoder *drm_enc,\n\t\t\t\t\t\t\tu32 idle_timeout);\n \nint dpu_encoder_get_linecount(struct drm_encoder *drm_enc);\n\n \nint dpu_encoder_get_vsync_count(struct drm_encoder *drm_enc);\n\nbool dpu_encoder_is_widebus_enabled(const struct drm_encoder *drm_enc);\n\n \nint dpu_encoder_get_crc_values_cnt(const struct drm_encoder *drm_enc);\n\n \nvoid dpu_encoder_setup_misr(const struct drm_encoder *drm_encoder);\n\n \nint dpu_encoder_get_crc(const struct drm_encoder *drm_enc, u32 *crcs, int pos);\n\n \nbool dpu_encoder_use_dsc_merge(struct drm_encoder *drm_enc);\n\n \nvoid dpu_encoder_prepare_wb_job(struct drm_encoder *drm_enc,\n\t\tstruct drm_writeback_job *job);\n\n \nvoid dpu_encoder_cleanup_wb_job(struct drm_encoder *drm_enc,\n\t\tstruct drm_writeback_job *job);\n\n \nbool dpu_encoder_is_valid_for_commit(struct drm_encoder *drm_enc);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}