/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire [15:0] celloutsig_0_27z;
  wire [11:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  reg [9:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [28:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = in_data[49] ? celloutsig_0_2z[0] : in_data[95];
  assign celloutsig_1_6z = !(celloutsig_1_5z ? celloutsig_1_0z[16] : celloutsig_1_1z[3]);
  assign celloutsig_1_16z = !(celloutsig_1_14z ? celloutsig_1_1z[4] : celloutsig_1_9z);
  assign celloutsig_0_22z = !(celloutsig_0_7z ? celloutsig_0_16z[12] : celloutsig_0_14z[3]);
  assign celloutsig_0_3z = celloutsig_0_1z | ~(in_data[43]);
  assign celloutsig_1_9z = celloutsig_1_0z[11] | ~(celloutsig_1_6z);
  assign celloutsig_1_5z = in_data[158] | in_data[133];
  assign celloutsig_0_6z = celloutsig_0_4z[1] | celloutsig_0_3z;
  assign celloutsig_0_32z = celloutsig_0_27z[7] ^ celloutsig_0_28z[6];
  assign celloutsig_1_15z = celloutsig_1_5z ^ celloutsig_1_12z[6];
  assign celloutsig_1_0z = in_data[136:108] & in_data[138:110];
  assign celloutsig_1_3z = celloutsig_1_1z[5:2] & in_data[168:165];
  assign celloutsig_0_17z = celloutsig_0_10z[3:0] & in_data[19:16];
  assign celloutsig_0_2z = in_data[73:71] & celloutsig_0_0z[11:9];
  assign celloutsig_0_28z = { celloutsig_0_27z[8:0], celloutsig_0_2z } & { celloutsig_0_16z[9:0], celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_0_5z = { celloutsig_0_2z[1:0], celloutsig_0_4z } === { celloutsig_0_2z[2], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_25z = { celloutsig_0_13z[6:5], celloutsig_0_9z } > celloutsig_0_17z[2:0];
  assign celloutsig_1_7z = { in_data[166:165], celloutsig_1_2z, celloutsig_1_1z } <= { in_data[165:158], celloutsig_1_2z };
  assign celloutsig_1_14z = celloutsig_1_0z[4:0] <= celloutsig_1_10z[5:1];
  assign celloutsig_0_1z = celloutsig_0_0z[11:1] <= in_data[84:74];
  assign celloutsig_0_15z = { celloutsig_0_0z[7:4], celloutsig_0_14z, celloutsig_0_10z } <= { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_2z = ! celloutsig_1_1z[5:3];
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_3z, in_data[0] };
  assign celloutsig_1_11z = celloutsig_1_1z[5:1] % { 1'h1, celloutsig_1_10z[5:2] };
  assign celloutsig_0_10z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_9z } % { 1'h1, celloutsig_0_4z[1:0], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_13z = { in_data[3:2], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z } % { 1'h1, in_data[33:25], celloutsig_0_11z };
  assign celloutsig_0_14z = { celloutsig_0_13z[16:14], celloutsig_0_6z } % { 1'h1, celloutsig_0_2z[1], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_27z = { in_data[26:12], celloutsig_0_25z } % { 1'h1, celloutsig_0_4z[1:0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_9z = celloutsig_0_2z[2] & celloutsig_0_6z;
  assign celloutsig_1_10z = { in_data[134:130], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z } >> celloutsig_1_0z[27:17];
  assign celloutsig_1_19z = { in_data[151:141], celloutsig_1_16z } >> { in_data[149:143], celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_11z = { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z } >> { celloutsig_0_4z[2:1], celloutsig_0_10z };
  assign celloutsig_1_18z = { celloutsig_1_1z[3], celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_7z } <<< { celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_2z };
  assign celloutsig_0_16z = { celloutsig_0_11z[6:2], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z } <<< { in_data[52:42], celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_1_1z = celloutsig_1_0z[23:18] - in_data[115:110];
  assign celloutsig_0_0z = in_data[41:30] ~^ in_data[67:56];
  assign celloutsig_1_12z = { celloutsig_1_0z[3:1], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_6z } ~^ celloutsig_1_0z[13:1];
  assign celloutsig_1_4z = ~((celloutsig_1_1z[4] & celloutsig_1_1z[3]) | celloutsig_1_3z[0]);
  assign celloutsig_0_7z = ~((celloutsig_0_2z[1] & in_data[80]) | celloutsig_0_1z);
  always_latch
    if (!clkin_data[0]) celloutsig_0_33z = 10'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_33z = { celloutsig_0_16z[12:9], celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_1_8z = ~((celloutsig_1_2z & celloutsig_1_6z) | (celloutsig_1_0z[0] & celloutsig_1_4z));
  assign celloutsig_0_12z = ~((celloutsig_0_4z[1] & celloutsig_0_9z) | (in_data[94] & celloutsig_0_10z[2]));
  assign { out_data[133:128], out_data[107:96], out_data[32], out_data[9:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
