{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic reset_n,\n    input logic d,\n    output logic q\n);\n\n// Positive edge-triggered D flip-flop with asynchronous active-low reset\nalways_ff @(posedge clk or negedge reset_n) begin\n    if (!reset_n) begin\n        q <= 1'b0; // Asynchronous reset\n    end else begin\n        q <= d; // Sample data on positive clock edge\n    end\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}