m255
K4
z2
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/questasim64_2021.1/examples
vdsp48a1
Z0 !s110 1754262735
!i10b 1
!s100 1k1[V7z=RKLkDzkAQ=lcn0
ID^MKGSl1QRoAjTjI7<4[f0
Z1 dD:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project
w1754260778
8D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/DSP48A1.v
FD:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/DSP48A1.v
!i122 28
L0 1 244
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OL;L;2021.1;73
r1
!s85 0
31
!s108 1754262735.000000
!s107 D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/DSP48A1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/DSP48A1.v|
!i113 0
Z4 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z5 tCvgOpt 0
vmux_reg
R0
!i10b 1
!s100 GAIYXea9PF9:l_<dlL=V20
I;e@Q=lKhbzmInF4];7ZSa0
R1
w1754261804
8D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v
FD:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v
!i122 27
L0 1 36
R2
R3
r1
!s85 0
31
!s108 1754262734.000000
!s107 D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v|
!i113 0
R4
R5
