Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/LEON/Git/MIPSCPU/topsim_isim_beh.exe -prj C:/Users/LEON/Git/MIPSCPU/topsim_beh.prj work.topsim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/LEON/Git/MIPSCPU/signext.v" into library work
Analyzing Verilog file "C:/Users/LEON/Git/MIPSCPU/regFile.v" into library work
Analyzing Verilog file "C:/Users/LEON/Git/MIPSCPU/ipcore_dir/irom.v" into library work
Analyzing Verilog file "C:/Users/LEON/Git/MIPSCPU/ipcore_dir/dram.v" into library work
Analyzing Verilog file "C:/Users/LEON/Git/MIPSCPU/ctr.v" into library work
Analyzing Verilog file "C:/Users/LEON/Git/MIPSCPU/aluctr.v" into library work
Analyzing Verilog file "C:/Users/LEON/Git/MIPSCPU/alu.v" into library work
Analyzing Verilog file "C:/Users/LEON/Git/MIPSCPU/top.v" into library work
Analyzing Verilog file "C:/Users/LEON/Git/MIPSCPU/topsim.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ctr
Compiling module alu
Compiling module aluctr
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="arti...
Compiling module dram
Compiling module DIST_MEM_GEN_V7_2(C_FAMILY="arti...
Compiling module irom
Compiling module regFile
Compiling module signext
Compiling module top
Compiling module topsim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 12 Verilog Units
Built simulation executable C:/Users/LEON/Git/MIPSCPU/topsim_isim_beh.exe
Fuse Memory Usage: 29132 KB
Fuse CPU Usage: 546 ms
