OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 16 thread(s).
detailed_route arguments: -bottom_routing_layer met1 -top_routing_layer met5 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   aes_cipher_top
Die area:                 ( 0 0 ) ( 756105 756105 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     82486
Number of terminals:      388
Number of snets:          2
Number of nets:           15711

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
[INFO DRT-0164] Number of unique instances = 421.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 559710.
[INFO DRT-0033] mcon shape region query size = 906726.
[INFO DRT-0033] met1 shape region query size = 179828.
[INFO DRT-0033] via shape region query size = 38090.
[INFO DRT-0033] met2 shape region query size = 22932.
[INFO DRT-0033] via2 shape region query size = 30472.
[INFO DRT-0033] met3 shape region query size = 23164.
[INFO DRT-0033] via3 shape region query size = 30472.
[INFO DRT-0033] met4 shape region query size = 9186.
[INFO DRT-0033] via4 shape region query size = 1513.
[INFO DRT-0033] met5 shape region query size = 1568.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1801 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0081]   Complete 411 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0084]   Complete 10365 groups.
#scanned instances     = 82486
#unique  instances     = 421
#stdCellGenAp          = 13619
#stdCellValidPlanarAp  = 70
#stdCellValidViaAp     = 10429
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 61952
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:06:48, elapsed time = 00:00:28, memory = 353.08 (MB), peak = 366.06 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

Number of guides:     161106

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 51437.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 41324.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 25131.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 4554.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1400.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 42.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 77968 vertical wires in 3 frboxes and 45920 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15058 vertical wires in 3 frboxes and 17388 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:06, memory = 765.75 (MB), peak = 766.02 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 765.75 (MB), peak = 766.02 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 1238.95 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:54, memory = 1783.21 (MB).
    Completing 30% with 7609 violations.
    elapsed time = 00:01:22, memory = 1764.93 (MB).
    Completing 40% with 7609 violations.
    elapsed time = 00:01:48, memory = 1937.53 (MB).
    Completing 50% with 7609 violations.
    elapsed time = 00:02:40, memory = 2002.25 (MB).
    Completing 60% with 14704 violations.
    elapsed time = 00:02:53, memory = 2004.07 (MB).
    Completing 70% with 14704 violations.
    elapsed time = 00:03:37, memory = 2161.92 (MB).
    Completing 80% with 21997 violations.
    elapsed time = 00:04:10, memory = 2158.30 (MB).
    Completing 90% with 21997 violations.
    elapsed time = 00:04:51, memory = 2252.51 (MB).
    Completing 100% with 29173 violations.
    elapsed time = 00:05:35, memory = 2185.78 (MB).
[INFO DRT-0199]   Number of violations = 45075.
Viol/Layer         li1   mcon   met1    via   met2   met3   via3   met4   via4   met5
Cut Spacing          0     56      0      0      0      0      1      0      2      0
Metal Spacing      114      0   3409      0   1571     61      0     21      0     50
Min Hole             0      0      8      0      0      0      0      0      0      0
Min Width            0      0      0      0      0      0      0      0      0      1
Recheck              7      0   8762      0   5696   1204      0    188      0     45
Short                0      0  20389      3   3347    100      0     10      3     27
[INFO DRT-0267] cpu time = 01:04:18, elapsed time = 00:05:36, memory = 2408.07 (MB), peak = 2408.07 (MB)
Total wire length = 808786 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 313904 um.
Total wire length on LAYER met2 = 310157 um.
Total wire length on LAYER met3 = 129861 um.
Total wire length on LAYER met4 = 49301 um.
Total wire length on LAYER met5 = 5561 um.
Total number of vias = 145769.
Up-via summary (total 145769):.

-------------------------
 FR_MASTERSLICE         0
            li1     62032
           met1     72603
           met2      8491
           met3      2562
           met4        81
-------------------------
                   145769


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 45075 violations.
    elapsed time = 00:00:03, memory = 2432.43 (MB).
    Completing 20% with 45075 violations.
    elapsed time = 00:00:41, memory = 2538.00 (MB).
    Completing 30% with 38548 violations.
    elapsed time = 00:01:02, memory = 2538.00 (MB).
    Completing 40% with 38548 violations.
    elapsed time = 00:01:23, memory = 2538.55 (MB).
    Completing 50% with 38548 violations.
    elapsed time = 00:02:04, memory = 2544.38 (MB).
    Completing 60% with 32955 violations.
    elapsed time = 00:02:12, memory = 2556.23 (MB).
    Completing 70% with 32955 violations.
    elapsed time = 00:02:45, memory = 2558.82 (MB).
    Completing 80% with 26693 violations.
    elapsed time = 00:03:10, memory = 2560.36 (MB).
    Completing 90% with 26693 violations.
    elapsed time = 00:03:40, memory = 2587.03 (MB).
    Completing 100% with 21621 violations.
    elapsed time = 00:04:11, memory = 2587.80 (MB).
[INFO DRT-0199]   Number of violations = 25325.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         42      0      0      0      0      0
Metal Spacing        0   2367      0    874     26      0
Min Hole             0      3      0      1      0      0
Recheck              0    300      0      3   3387     14
Short                0  16490      4   1791     22      1
[INFO DRT-0267] cpu time = 00:49:07, elapsed time = 00:04:12, memory = 2593.73 (MB), peak = 2593.73 (MB)
Total wire length = 800845 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 309546 um.
Total wire length on LAYER met2 = 307697 um.
Total wire length on LAYER met3 = 129461 um.
Total wire length on LAYER met4 = 48847 um.
Total wire length on LAYER met5 = 5292 um.
Total number of vias = 145692.
Up-via summary (total 145692):.

-------------------------
 FR_MASTERSLICE         0
            li1     62014
           met1     72739
           met2      8381
           met3      2500
           met4        58
-------------------------
                   145692


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 25325 violations.
    elapsed time = 00:00:01, memory = 2606.11 (MB).
    Completing 20% with 25325 violations.
    elapsed time = 00:00:24, memory = 2621.06 (MB).
    Completing 30% with 23816 violations.
    elapsed time = 00:00:53, memory = 2634.47 (MB).
    Completing 40% with 23816 violations.
    elapsed time = 00:01:01, memory = 2637.56 (MB).
    Completing 50% with 23816 violations.
    elapsed time = 00:01:38, memory = 2651.23 (MB).
    Completing 60% with 22698 violations.
    elapsed time = 00:01:57, memory = 2651.23 (MB).
    Completing 70% with 22698 violations.
    elapsed time = 00:02:24, memory = 2669.27 (MB).
    Completing 80% with 21048 violations.
    elapsed time = 00:02:59, memory = 2669.53 (MB).
    Completing 90% with 21048 violations.
    elapsed time = 00:03:31, memory = 2671.08 (MB).
    Completing 100% with 20339 violations.
    elapsed time = 00:03:59, memory = 2671.08 (MB).
[INFO DRT-0199]   Number of violations = 23887.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing         53      0      0      0      0      0
Metal Spacing        0   2292      0    854     17      0
Min Hole             0      1      0      0      0      0
Recheck              0    189      0      0   3230    129
Short                0  15415      2   1683     19      3
[INFO DRT-0267] cpu time = 00:48:04, elapsed time = 00:04:00, memory = 2635.49 (MB), peak = 2677.01 (MB)
Total wire length = 797630 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 308188 um.
Total wire length on LAYER met2 = 307233 um.
Total wire length on LAYER met3 = 128414 um.
Total wire length on LAYER met4 = 48640 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 145114.
Up-via summary (total 145114):.

-------------------------
 FR_MASTERSLICE         0
            li1     62014
           met1     72307
           met2      8248
           met3      2489
           met4        56
-------------------------
                   145114


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 23887 violations.
    elapsed time = 00:00:03, memory = 2637.83 (MB).
    Completing 20% with 23887 violations.
    elapsed time = 00:00:53, memory = 2657.94 (MB).
    Completing 30% with 19806 violations.
    elapsed time = 00:01:42, memory = 2641.45 (MB).
    Completing 40% with 19806 violations.
    elapsed time = 00:02:21, memory = 2641.45 (MB).
    Completing 50% with 19806 violations.
    elapsed time = 00:03:09, memory = 2646.35 (MB).
    Completing 60% with 14517 violations.
    elapsed time = 00:03:18, memory = 2648.89 (MB).
    Completing 70% with 14517 violations.
    elapsed time = 00:03:51, memory = 2659.46 (MB).
    Completing 80% with 10757 violations.
    elapsed time = 00:04:41, memory = 2662.81 (MB).
    Completing 90% with 10757 violations.
    elapsed time = 00:05:18, memory = 2662.92 (MB).
    Completing 100% with 6478 violations.
    elapsed time = 00:06:16, memory = 2662.92 (MB).
[INFO DRT-0199]   Number of violations = 6481.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing         19      0      4      0      0
Metal Spacing        0   1824      0    267      6
Min Hole             0      1      0      0      0
Recheck              0      3      0      0      0
Short                0   3953      0    394     10
[INFO DRT-0267] cpu time = 01:11:47, elapsed time = 00:06:16, memory = 2662.92 (MB), peak = 2677.01 (MB)
Total wire length = 795877 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 286452 um.
Total wire length on LAYER met2 = 303713 um.
Total wire length on LAYER met3 = 147950 um.
Total wire length on LAYER met4 = 52608 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 150656.
Up-via summary (total 150656):.

-------------------------
 FR_MASTERSLICE         0
            li1     62016
           met1     73607
           met2     11948
           met3      3029
           met4        56
-------------------------
                   150656


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 6481 violations.
    elapsed time = 00:00:00, memory = 2665.23 (MB).
    Completing 20% with 6481 violations.
    elapsed time = 00:00:24, memory = 2665.75 (MB).
    Completing 30% with 5337 violations.
    elapsed time = 00:00:48, memory = 2665.75 (MB).
    Completing 40% with 5337 violations.
    elapsed time = 00:01:03, memory = 2674.89 (MB).
    Completing 50% with 5337 violations.
    elapsed time = 00:01:30, memory = 2680.46 (MB).
    Completing 60% with 4312 violations.
    elapsed time = 00:01:31, memory = 2680.46 (MB).
    Completing 70% with 4312 violations.
    elapsed time = 00:02:05, memory = 2680.46 (MB).
    Completing 80% with 3286 violations.
    elapsed time = 00:02:20, memory = 2683.73 (MB).
    Completing 90% with 3286 violations.
    elapsed time = 00:02:33, memory = 2683.73 (MB).
    Completing 100% with 2102 violations.
    elapsed time = 00:03:00, memory = 2683.73 (MB).
[INFO DRT-0199]   Number of violations = 2102.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          7      0      0      0
Metal Spacing        0    672    101      3
Min Hole             0      1      0      0
Short                0   1197    121      0
[INFO DRT-0267] cpu time = 00:33:03, elapsed time = 00:03:00, memory = 2683.73 (MB), peak = 2687.79 (MB)
Total wire length = 795245 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283426 um.
Total wire length on LAYER met2 = 302335 um.
Total wire length on LAYER met3 = 150613 um.
Total wire length on LAYER met4 = 53717 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151282.
Up-via summary (total 151282):.

-------------------------
 FR_MASTERSLICE         0
            li1     62018
           met1     73742
           met2     12313
           met3      3153
           met4        56
-------------------------
                   151282


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 2102 violations.
    elapsed time = 00:00:00, memory = 2683.73 (MB).
    Completing 20% with 2102 violations.
    elapsed time = 00:00:11, memory = 2683.86 (MB).
    Completing 30% with 1823 violations.
    elapsed time = 00:00:32, memory = 2683.86 (MB).
    Completing 40% with 1823 violations.
    elapsed time = 00:00:34, memory = 2683.86 (MB).
    Completing 50% with 1823 violations.
    elapsed time = 00:00:53, memory = 2683.86 (MB).
    Completing 60% with 1485 violations.
    elapsed time = 00:00:53, memory = 2683.86 (MB).
    Completing 70% with 1485 violations.
    elapsed time = 00:01:05, memory = 2683.86 (MB).
    Completing 80% with 1123 violations.
    elapsed time = 00:01:18, memory = 2683.86 (MB).
    Completing 90% with 1123 violations.
    elapsed time = 00:01:20, memory = 2683.86 (MB).
    Completing 100% with 913 violations.
    elapsed time = 00:01:37, memory = 2683.86 (MB).
[INFO DRT-0199]   Number of violations = 913.
Viol/Layer        mcon   met1   met2
Cut Spacing          4      0      0
Metal Spacing        0    295     51
Short                0    513     50
[INFO DRT-0267] cpu time = 00:16:01, elapsed time = 00:01:37, memory = 2683.86 (MB), peak = 2687.79 (MB)
Total wire length = 794986 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 282452 um.
Total wire length on LAYER met2 = 301797 um.
Total wire length on LAYER met3 = 151126 um.
Total wire length on LAYER met4 = 54458 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151459.
Up-via summary (total 151459):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73718
           met2     12420
           met3      3248
           met4        56
-------------------------
                   151459


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 913 violations.
    elapsed time = 00:00:00, memory = 2683.86 (MB).
    Completing 20% with 913 violations.
    elapsed time = 00:00:01, memory = 2683.86 (MB).
    Completing 30% with 711 violations.
    elapsed time = 00:00:22, memory = 2683.86 (MB).
    Completing 40% with 711 violations.
    elapsed time = 00:00:22, memory = 2683.86 (MB).
    Completing 50% with 711 violations.
    elapsed time = 00:00:39, memory = 2685.14 (MB).
    Completing 60% with 581 violations.
    elapsed time = 00:00:39, memory = 2685.14 (MB).
    Completing 70% with 581 violations.
    elapsed time = 00:00:42, memory = 2685.14 (MB).
    Completing 80% with 462 violations.
    elapsed time = 00:00:54, memory = 2685.14 (MB).
    Completing 90% with 462 violations.
    elapsed time = 00:00:54, memory = 2685.91 (MB).
    Completing 100% with 421 violations.
    elapsed time = 00:01:08, memory = 2685.91 (MB).
[INFO DRT-0199]   Number of violations = 421.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0    142     31
Short                0    223     24
[INFO DRT-0267] cpu time = 00:07:29, elapsed time = 00:01:09, memory = 2685.91 (MB), peak = 2687.79 (MB)
Total wire length = 794933 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 282065 um.
Total wire length on LAYER met2 = 301403 um.
Total wire length on LAYER met3 = 151454 um.
Total wire length on LAYER met4 = 54857 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151498.
Up-via summary (total 151498):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73683
           met2     12458
           met3      3284
           met4        56
-------------------------
                   151498


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 421 violations.
    elapsed time = 00:00:00, memory = 2685.91 (MB).
    Completing 20% with 421 violations.
    elapsed time = 00:00:00, memory = 2685.91 (MB).
    Completing 30% with 336 violations.
    elapsed time = 00:00:16, memory = 2685.91 (MB).
    Completing 40% with 336 violations.
    elapsed time = 00:00:16, memory = 2685.91 (MB).
    Completing 50% with 336 violations.
    elapsed time = 00:00:18, memory = 2685.91 (MB).
    Completing 60% with 281 violations.
    elapsed time = 00:00:21, memory = 2685.91 (MB).
    Completing 70% with 281 violations.
    elapsed time = 00:00:21, memory = 2685.91 (MB).
    Completing 80% with 264 violations.
    elapsed time = 00:00:35, memory = 2686.43 (MB).
    Completing 90% with 264 violations.
    elapsed time = 00:00:35, memory = 2686.43 (MB).
    Completing 100% with 215 violations.
    elapsed time = 00:00:48, memory = 2686.68 (MB).
[INFO DRT-0199]   Number of violations = 215.
Viol/Layer        met1   met2
Metal Spacing       79     11
Short              117      8
[INFO DRT-0267] cpu time = 00:03:44, elapsed time = 00:00:49, memory = 2686.68 (MB), peak = 2687.79 (MB)
Total wire length = 794707 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 281705 um.
Total wire length on LAYER met2 = 301194 um.
Total wire length on LAYER met3 = 151663 um.
Total wire length on LAYER met4 = 54991 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151484.
Up-via summary (total 151484):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73643
           met2     12483
           met3      3285
           met4        56
-------------------------
                   151484


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 215 violations.
    elapsed time = 00:00:00, memory = 2686.68 (MB).
    Completing 20% with 215 violations.
    elapsed time = 00:00:00, memory = 2686.68 (MB).
    Completing 30% with 196 violations.
    elapsed time = 00:00:12, memory = 2686.68 (MB).
    Completing 40% with 196 violations.
    elapsed time = 00:00:12, memory = 2686.68 (MB).
    Completing 50% with 196 violations.
    elapsed time = 00:00:12, memory = 2686.82 (MB).
    Completing 60% with 185 violations.
    elapsed time = 00:00:21, memory = 2686.82 (MB).
    Completing 70% with 185 violations.
    elapsed time = 00:00:21, memory = 2686.82 (MB).
    Completing 80% with 171 violations.
    elapsed time = 00:00:40, memory = 2686.82 (MB).
    Completing 90% with 171 violations.
    elapsed time = 00:00:40, memory = 2686.82 (MB).
    Completing 100% with 87 violations.
    elapsed time = 00:00:48, memory = 2686.82 (MB).
[INFO DRT-0199]   Number of violations = 87.
Viol/Layer        met1
Metal Spacing       37
Short               50
[INFO DRT-0267] cpu time = 00:01:57, elapsed time = 00:00:48, memory = 2686.82 (MB), peak = 2687.79 (MB)
Total wire length = 794767 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 281678 um.
Total wire length on LAYER met2 = 301086 um.
Total wire length on LAYER met3 = 151751 um.
Total wire length on LAYER met4 = 55099 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151520.
Up-via summary (total 151520):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73631
           met2     12516
           met3      3300
           met4        56
-------------------------
                   151520


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 87 violations.
    elapsed time = 00:00:00, memory = 2686.82 (MB).
    Completing 20% with 87 violations.
    elapsed time = 00:00:00, memory = 2686.82 (MB).
    Completing 30% with 81 violations.
    elapsed time = 00:00:10, memory = 2687.07 (MB).
    Completing 40% with 81 violations.
    elapsed time = 00:00:10, memory = 2687.07 (MB).
    Completing 50% with 81 violations.
    elapsed time = 00:00:10, memory = 2687.07 (MB).
    Completing 60% with 81 violations.
    elapsed time = 00:00:20, memory = 2687.07 (MB).
    Completing 70% with 81 violations.
    elapsed time = 00:00:20, memory = 2687.07 (MB).
    Completing 80% with 71 violations.
    elapsed time = 00:00:23, memory = 2687.07 (MB).
    Completing 90% with 71 violations.
    elapsed time = 00:00:23, memory = 2687.07 (MB).
    Completing 100% with 52 violations.
    elapsed time = 00:00:31, memory = 2687.07 (MB).
[INFO DRT-0199]   Number of violations = 52.
Viol/Layer        met1
Metal Spacing       33
Short               19
[INFO DRT-0267] cpu time = 00:01:16, elapsed time = 00:00:31, memory = 2658.14 (MB), peak = 2687.79 (MB)
Total wire length = 794748 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 281660 um.
Total wire length on LAYER met2 = 301050 um.
Total wire length on LAYER met3 = 151760 um.
Total wire length on LAYER met4 = 55125 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151523.
Up-via summary (total 151523):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73637
           met2     12511
           met3      3302
           met4        56
-------------------------
                   151523


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 52 violations.
    elapsed time = 00:00:00, memory = 2658.14 (MB).
    Completing 20% with 52 violations.
    elapsed time = 00:00:00, memory = 2658.14 (MB).
    Completing 30% with 40 violations.
    elapsed time = 00:00:04, memory = 2658.14 (MB).
    Completing 40% with 40 violations.
    elapsed time = 00:00:04, memory = 2658.14 (MB).
    Completing 50% with 40 violations.
    elapsed time = 00:00:05, memory = 2658.14 (MB).
    Completing 60% with 38 violations.
    elapsed time = 00:00:05, memory = 2658.14 (MB).
    Completing 70% with 38 violations.
    elapsed time = 00:00:05, memory = 2658.14 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:09, memory = 2658.14 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:09, memory = 2658.14 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:17, memory = 2658.21 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1
Metal Spacing       16
Short                4
[INFO DRT-0267] cpu time = 00:00:36, elapsed time = 00:00:17, memory = 2658.21 (MB), peak = 2687.79 (MB)
Total wire length = 794753 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 281674 um.
Total wire length on LAYER met2 = 301044 um.
Total wire length on LAYER met3 = 151729 um.
Total wire length on LAYER met4 = 55152 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151548.
Up-via summary (total 151548):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73656
           met2     12513
           met3      3306
           met4        56
-------------------------
                   151548


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 2658.21 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 2658.21 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:01, memory = 2658.21 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:01, memory = 2658.21 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:01, memory = 2658.21 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:01, memory = 2658.21 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:01, memory = 2658.21 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:01, memory = 2658.21 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:01, memory = 2658.21 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:04, memory = 2659.25 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        2
Short                1
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:04, memory = 2659.25 (MB), peak = 2687.79 (MB)
Total wire length = 794758 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 281695 um.
Total wire length on LAYER met2 = 301030 um.
Total wire length on LAYER met3 = 151738 um.
Total wire length on LAYER met4 = 55140 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151552.
Up-via summary (total 151552):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73661
           met2     12514
           met3      3304
           met4        56
-------------------------
                   151552


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:05, memory = 2659.25 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        2
Short                1
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 2659.25 (MB), peak = 2687.79 (MB)
Total wire length = 794759 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 281696 um.
Total wire length on LAYER met2 = 301030 um.
Total wire length on LAYER met3 = 151738 um.
Total wire length on LAYER met4 = 55140 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151552.
Up-via summary (total 151552):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73661
           met2     12514
           met3      3304
           met4        56
-------------------------
                   151552


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:02, memory = 2659.25 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        2
Short                1
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2659.25 (MB), peak = 2687.79 (MB)
Total wire length = 794759 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 281696 um.
Total wire length on LAYER met2 = 301030 um.
Total wire length on LAYER met3 = 151738 um.
Total wire length on LAYER met4 = 55140 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151552.
Up-via summary (total 151552):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73661
           met2     12514
           met3      3304
           met4        56
-------------------------
                   151552


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:01, memory = 2659.25 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        2
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2659.25 (MB), peak = 2687.79 (MB)
Total wire length = 794758 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 281695 um.
Total wire length on LAYER met2 = 301030 um.
Total wire length on LAYER met3 = 151738 um.
Total wire length on LAYER met4 = 55140 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151552.
Up-via summary (total 151552):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73661
           met2     12514
           met3      3304
           met4        56
-------------------------
                   151552


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.25 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:06, memory = 2659.47 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:06, memory = 2659.47 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:06, memory = 2659.47 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:06, memory = 2659.47 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:06, memory = 2659.47 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:06, memory = 2659.47 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:06, memory = 2659.47 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:07, memory = 2659.47 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        2
Short                1
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:07, memory = 2659.47 (MB), peak = 2687.79 (MB)
Total wire length = 794759 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 281696 um.
Total wire length on LAYER met2 = 301030 um.
Total wire length on LAYER met3 = 151738 um.
Total wire length on LAYER met4 = 55140 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151552.
Up-via summary (total 151552):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73661
           met2     12514
           met3      3304
           met4        56
-------------------------
                   151552


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.47 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.47 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:03, memory = 2659.47 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:03, memory = 2659.47 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:03, memory = 2659.47 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:03, memory = 2659.47 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:03, memory = 2659.47 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:03, memory = 2659.47 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:03, memory = 2659.47 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:04, memory = 2659.47 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 2659.47 (MB), peak = 2687.79 (MB)
Total wire length = 794752 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 281681 um.
Total wire length on LAYER met2 = 301043 um.
Total wire length on LAYER met3 = 151734 um.
Total wire length on LAYER met4 = 55140 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151559.
Up-via summary (total 151559):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73667
           met2     12515
           met3      3304
           met4        56
-------------------------
                   151559


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 2659.47 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 2659.47 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:01, memory = 2659.47 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:01, memory = 2659.47 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:01, memory = 2659.47 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:01, memory = 2659.47 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:01, memory = 2659.47 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:22, memory = 2659.47 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:22, memory = 2659.47 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:22, memory = 2659.47 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1
Metal Spacing        4
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:22, memory = 2659.47 (MB), peak = 2687.79 (MB)
Total wire length = 794704 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 281630 um.
Total wire length on LAYER met2 = 300961 um.
Total wire length on LAYER met3 = 151733 um.
Total wire length on LAYER met4 = 55226 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151576.
Up-via summary (total 151576):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73668
           met2     12522
           met3      3313
           met4        56
-------------------------
                   151576


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 2659.47 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 2659.47 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.47 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.47 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 2659.47 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 2659.47 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 2659.47 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2659.47 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2659.47 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2659.47 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 2659.47 (MB), peak = 2687.79 (MB)
Total wire length = 794706 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 281631 um.
Total wire length on LAYER met2 = 300962 um.
Total wire length on LAYER met3 = 151733 um.
Total wire length on LAYER met4 = 55226 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151576.
Up-via summary (total 151576):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73668
           met2     12522
           met3      3313
           met4        56
-------------------------
                   151576


[INFO DRT-0198] Complete detail routing.
Total wire length = 794706 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 281631 um.
Total wire length on LAYER met2 = 300962 um.
Total wire length on LAYER met3 = 151733 um.
Total wire length on LAYER met4 = 55226 um.
Total wire length on LAYER met5 = 5152 um.
Total number of vias = 151576.
Up-via summary (total 151576):.

-------------------------
 FR_MASTERSLICE         0
            li1     62017
           met1     73668
           met2     12522
           met3      3313
           met4        56
-------------------------
                   151576


[INFO DRT-0267] cpu time = 04:58:27, elapsed time = 00:29:10, memory = 2659.47 (MB), peak = 2687.79 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 29:47.39[h:]min:sec. CPU time: user 18328.92 sys 2.08 (1025%). Peak memory: 2752292KB.
