// Seed: 1889775630
module module_0;
  parameter id_1 = 1'b0;
  logic id_2, id_3;
  assign id_2[-1'b0] = 1;
  uwire id_4 = id_3[-1'b0] ^ 1 == 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  module_0 modCall_1 ();
  inout wire id_6;
  inout wire id_5;
  input wire _id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [-1 : id_4] id_8, id_9;
endmodule
