

================================================================
== Vitis HLS Report for 'Sliding'
================================================================
* Date:           Tue Feb 25 14:23:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     9440|  10.000 ns|  94.400 us|    1|  9440|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                              |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                           Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76  |Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2  |     9437|     9437|  94.370 us|  94.370 us|  9437|  9437|       no|
        +--------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_sild, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %conv3_samepad, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%mode_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode" [tools.cpp:82]   --->   Operation 7 'read' 'mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%M_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %M" [tools.cpp:82]   --->   Operation 8 'read' 'M_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N" [tools.cpp:82]   --->   Operation 9 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%C_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C" [tools.cpp:82]   --->   Operation 10 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%R_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %R" [tools.cpp:82]   --->   Operation 11 'read' 'R_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %mode_read, void %return, void %if.end" [tools.cpp:82]   --->   Operation 12 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node add_ln86)   --->   "%shl_ln86 = shl i32 %N_read, i32 3" [tools.cpp:86]   --->   Operation 13 'shl' 'shl_ln86' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln86 = add i32 %shl_ln86, i32 %N_read" [tools.cpp:86]   --->   Operation 14 'add' 'add_ln86' <Predicate = (mode_read)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %add_ln86, i32 4, i32 31" [tools.cpp:86]   --->   Operation 15 'partselect' 'lshr_ln' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i28 %lshr_ln" [tools.cpp:86]   --->   Operation 16 'zext' 'zext_ln86' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (2.73ns)   --->   "%cycles_write_block = mul i32 %zext_ln86, i32 %C_read" [tools.cpp:86]   --->   Operation 17 'mul' 'cycles_write_block' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%add_ln87 = add i32 %C_read, i32 2" [tools.cpp:87]   --->   Operation 18 'add' 'add_ln87' <Predicate = (mode_read)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.73ns)   --->   "%mul_ln87 = mul i32 %add_ln87, i32 %N_read" [tools.cpp:87]   --->   Operation 19 'mul' 'mul_ln87' <Predicate = (mode_read)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cycles_read_block = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln87, i32 4, i32 31" [tools.cpp:87]   --->   Operation 20 'partselect' 'cycles_read_block' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%div17_cast = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %M_read, i32 4, i32 31" [tools.cpp:82]   --->   Operation 21 'partselect' 'div17_cast' <Predicate = (mode_read)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty' <Predicate = (mode_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i28 %cycles_read_block" [tools.cpp:87]   --->   Operation 23 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.79ns)   --->   "%icmp_ln88 = icmp_ugt  i32 %cycles_write_block, i32 %zext_ln87" [tools.cpp:88]   --->   Operation 24 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.21ns)   --->   "%max_cycles = select i1 %icmp_ln88, i32 %cycles_write_block, i32 %zext_ln87" [tools.cpp:88]   --->   Operation 25 'select' 'max_cycles' <Predicate = true> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node sub_ln89)   --->   "%shl_ln89 = shl i32 %add_ln87, i32 2" [tools.cpp:89]   --->   Operation 26 'shl' 'shl_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln89 = sub i32 %shl_ln89, i32 %add_ln87" [tools.cpp:89]   --->   Operation 27 'sub' 'sub_ln89' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.73ns)   --->   "%mul_ln89 = mul i32 %sub_ln89, i32 %N_read" [tools.cpp:89]   --->   Operation 28 'mul' 'mul_ln89' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %mul_ln89, i32 4, i32 31" [tools.cpp:89]   --->   Operation 29 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i28 %lshr_ln2" [tools.cpp:89]   --->   Operation 30 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.73ns)   --->   "%mul_ln89_1 = mul i32 %max_cycles, i32 %R_read" [tools.cpp:89]   --->   Operation 31 'mul' 'mul_ln89_1' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.79ns)   --->   "%baseIter = add i32 %mul_ln89_1, i32 %zext_ln89" [tools.cpp:89]   --->   Operation 32 'add' 'baseIter' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i28 %div17_cast" [tools.cpp:84]   --->   Operation 33 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i32 %baseIter" [tools.cpp:84]   --->   Operation 34 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.73ns)   --->   "%mul_ln84 = mul i60 %zext_ln84, i60 %zext_ln84_1" [tools.cpp:84]   --->   Operation 35 'mul' 'mul_ln84' <Predicate = true> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%div = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %N_read, i32 4, i32 31" [tools.cpp:82]   --->   Operation 36 'partselect' 'div' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%div30_cast = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %N_read, i32 4, i32 16" [tools.cpp:82]   --->   Operation 37 'partselect' 'div30_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.79ns)   --->   "%sub = add i32 %baseIter, i32 4294967295" [tools.cpp:89]   --->   Operation 38 'add' 'sub' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.79ns)   --->   "%add80 = add i32 %R_read, i32 2" [tools.cpp:82]   --->   Operation 39 'add' 'add80' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln84 = call void @Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2, i60 %mul_ln84, i32 %sub, i128 %conv3_samepad, i13 %div30_cast, i28 %div, i32 %baseIter, i28 %lshr_ln2, i32 %add_ln87, i32 %max_cycles, i28 %cycles_read_block, i32 %add80, i32 %cycles_write_block, i128 %conv3_sild, i32 %C_read" [tools.cpp:84]   --->   Operation 40 'call' 'call_ln84' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln84 = call void @Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2, i60 %mul_ln84, i32 %sub, i128 %conv3_samepad, i13 %div30_cast, i28 %div, i32 %baseIter, i28 %lshr_ln2, i32 %add_ln87, i32 %max_cycles, i28 %cycles_read_block, i32 %add80, i32 %cycles_write_block, i128 %conv3_sild, i32 %C_read" [tools.cpp:84]   --->   Operation 41 'call' 'call_ln84' <Predicate = (mode_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %return"   --->   Operation 42 'br' 'br_ln0' <Predicate = (mode_read)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln187 = ret" [tools.cpp:187]   --->   Operation 43 'ret' 'ret_ln187' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv3_samepad]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv3_sild]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ R]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
mode_read          (read         ) [ 01111]
M_read             (read         ) [ 00000]
N_read             (read         ) [ 00110]
C_read             (read         ) [ 00111]
R_read             (read         ) [ 00110]
br_ln82            (br           ) [ 00000]
shl_ln86           (shl          ) [ 00000]
add_ln86           (add          ) [ 00000]
lshr_ln            (partselect   ) [ 00000]
zext_ln86          (zext         ) [ 00000]
cycles_write_block (mul          ) [ 00111]
add_ln87           (add          ) [ 00111]
mul_ln87           (mul          ) [ 00000]
cycles_read_block  (partselect   ) [ 00111]
div17_cast         (partselect   ) [ 00100]
empty              (wait         ) [ 00000]
zext_ln87          (zext         ) [ 00000]
icmp_ln88          (icmp         ) [ 00000]
max_cycles         (select       ) [ 00011]
shl_ln89           (shl          ) [ 00000]
sub_ln89           (sub          ) [ 00000]
mul_ln89           (mul          ) [ 00000]
lshr_ln2           (partselect   ) [ 00011]
zext_ln89          (zext         ) [ 00000]
mul_ln89_1         (mul          ) [ 00000]
baseIter           (add          ) [ 00011]
zext_ln84          (zext         ) [ 00000]
zext_ln84_1        (zext         ) [ 00000]
mul_ln84           (mul          ) [ 00011]
div                (partselect   ) [ 00001]
div30_cast         (partselect   ) [ 00001]
sub                (add          ) [ 00001]
add80              (add          ) [ 00001]
call_ln84          (call         ) [ 00000]
br_ln0             (br           ) [ 00000]
ret_ln187          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv3_samepad">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_samepad"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv3_sild">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_sild"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="N">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mode">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="mode_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="M_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="N_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="C_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="R_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="R_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="60" slack="1"/>
<pin id="79" dir="0" index="2" bw="32" slack="0"/>
<pin id="80" dir="0" index="3" bw="128" slack="0"/>
<pin id="81" dir="0" index="4" bw="13" slack="0"/>
<pin id="82" dir="0" index="5" bw="28" slack="0"/>
<pin id="83" dir="0" index="6" bw="32" slack="1"/>
<pin id="84" dir="0" index="7" bw="28" slack="1"/>
<pin id="85" dir="0" index="8" bw="32" slack="2"/>
<pin id="86" dir="0" index="9" bw="32" slack="1"/>
<pin id="87" dir="0" index="10" bw="28" slack="2"/>
<pin id="88" dir="0" index="11" bw="32" slack="0"/>
<pin id="89" dir="0" index="12" bw="32" slack="2"/>
<pin id="90" dir="0" index="13" bw="128" slack="0"/>
<pin id="91" dir="0" index="14" bw="32" slack="2"/>
<pin id="92" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln84/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mul_ln84_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="28" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln84/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="cycles_write_block_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="28" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="cycles_write_block/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln87/1 mul_ln89/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mul_ln89_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln89_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="28" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="0" index="3" bw="6" slack="0"/>
<pin id="119" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="cycles_read_block/1 lshr_ln2/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="shl_ln86_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="3" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln86/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln86_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="lshr_ln_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="28" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="0" index="3" bw="6" slack="0"/>
<pin id="141" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln86_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="28" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln87_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="div17_cast_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="28" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="6" slack="0"/>
<pin id="163" dir="1" index="4" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div17_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln87_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="28" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln88_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="0" index="1" bw="28" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="max_cycles_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="0" index="2" bw="28" slack="0"/>
<pin id="180" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_cycles/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="shl_ln89_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln89/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="sub_ln89_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln89/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="zext_ln89_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="28" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="baseIter_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="28" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="baseIter/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln84_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="28" slack="1"/>
<pin id="207" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln84_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="div_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="28" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="2"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="0" index="3" bw="6" slack="0"/>
<pin id="219" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="div30_cast_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="13" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="2"/>
<pin id="227" dir="0" index="2" bw="4" slack="0"/>
<pin id="228" dir="0" index="3" bw="6" slack="0"/>
<pin id="229" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="div30_cast/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sub_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add80_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add80/3 "/>
</bind>
</comp>

<comp id="246" class="1005" name="mode_read_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="3"/>
<pin id="248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="N_read_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="257" class="1005" name="C_read_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2"/>
<pin id="259" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="C_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="R_read_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="R_read "/>
</bind>
</comp>

<comp id="268" class="1005" name="cycles_write_block_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cycles_write_block "/>
</bind>
</comp>

<comp id="275" class="1005" name="add_ln87_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln87 "/>
</bind>
</comp>

<comp id="282" class="1005" name="cycles_read_block_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="28" slack="1"/>
<pin id="284" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="cycles_read_block "/>
</bind>
</comp>

<comp id="288" class="1005" name="div17_cast_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="28" slack="1"/>
<pin id="290" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="div17_cast "/>
</bind>
</comp>

<comp id="293" class="1005" name="max_cycles_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_cycles "/>
</bind>
</comp>

<comp id="298" class="1005" name="lshr_ln2_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="28" slack="1"/>
<pin id="300" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln2 "/>
</bind>
</comp>

<comp id="303" class="1005" name="baseIter_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="baseIter "/>
</bind>
</comp>

<comp id="309" class="1005" name="mul_ln84_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="60" slack="1"/>
<pin id="311" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln84 "/>
</bind>
</comp>

<comp id="314" class="1005" name="div_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="28" slack="1"/>
<pin id="316" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="div "/>
</bind>
</comp>

<comp id="319" class="1005" name="div30_cast_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="13" slack="1"/>
<pin id="321" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="div30_cast "/>
</bind>
</comp>

<comp id="324" class="1005" name="sub_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="329" class="1005" name="add80_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add80 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="24" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="93"><net_src comp="44" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="76" pin=13"/></net>

<net id="104"><net_src comp="64" pin="2"/><net_sink comp="100" pin=1"/></net>

<net id="109"><net_src comp="58" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="105" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="34" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="128"><net_src comp="58" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="58" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="130" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="136" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="155"><net_src comp="64" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="151" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="52" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="168" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="188"><net_src comp="36" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="184" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="189" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="198"><net_src comp="114" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="110" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="195" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="212"><net_src comp="199" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="223"><net_src comp="214" pin="4"/><net_sink comp="76" pin=5"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="32" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="233"><net_src comp="224" pin="4"/><net_sink comp="76" pin=4"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="239"><net_src comp="234" pin="2"/><net_sink comp="76" pin=2"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="245"><net_src comp="240" pin="2"/><net_sink comp="76" pin=11"/></net>

<net id="249"><net_src comp="46" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="58" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="260"><net_src comp="64" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="76" pin=14"/></net>

<net id="265"><net_src comp="70" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="271"><net_src comp="100" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="76" pin=12"/></net>

<net id="278"><net_src comp="151" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="281"><net_src comp="275" pin="1"/><net_sink comp="76" pin=8"/></net>

<net id="285"><net_src comp="114" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="287"><net_src comp="282" pin="1"/><net_sink comp="76" pin=10"/></net>

<net id="291"><net_src comp="158" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="296"><net_src comp="176" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="76" pin=9"/></net>

<net id="301"><net_src comp="114" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="76" pin=7"/></net>

<net id="306"><net_src comp="199" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="76" pin=6"/></net>

<net id="312"><net_src comp="96" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="317"><net_src comp="214" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="76" pin=5"/></net>

<net id="322"><net_src comp="224" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="327"><net_src comp="234" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="332"><net_src comp="240" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="76" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv3_sild | {3 4 }
 - Input state : 
	Port: Sliding : conv3_samepad | {3 4 }
	Port: Sliding : R | {1 }
	Port: Sliding : C | {1 }
	Port: Sliding : N | {1 }
	Port: Sliding : M | {1 }
	Port: Sliding : mode | {1 }
  - Chain level:
	State 1
		lshr_ln : 1
		zext_ln86 : 2
		cycles_write_block : 3
		mul_ln87 : 1
		cycles_read_block : 2
	State 2
		icmp_ln88 : 1
		max_cycles : 2
		mul_ln89 : 1
		lshr_ln2 : 2
		zext_ln89 : 3
		mul_ln89_1 : 3
		baseIter : 4
		zext_ln84_1 : 5
		mul_ln84 : 6
	State 3
		call_ln84 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                        Functional Unit                       |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76 |    44   |    3    |  2.563  |   843   |   1474  |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                        add_ln86_fu_130                       |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                        add_ln87_fu_151                       |    0    |    0    |    0    |    0    |    39   |    0    |
|    add   |                        baseIter_fu_199                       |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                          sub_fu_234                          |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                         add80_fu_240                         |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                        mul_ln84_fu_96                        |    0    |    4    |    0    |    0    |    20   |    0    |
|    mul   |                   cycles_write_block_fu_100                  |    0    |    3    |    0    |    0    |    20   |    0    |
|          |                          grp_fu_105                          |    0    |    3    |    0    |    0    |    20   |    0    |
|          |                       mul_ln89_1_fu_110                      |    0    |    3    |    0    |    0    |    20   |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                       icmp_ln88_fu_171                       |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |                        sub_ln89_fu_189                       |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |                       max_cycles_fu_176                      |    0    |    0    |    0    |    0    |    32   |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                     mode_read_read_fu_46                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       M_read_read_fu_52                      |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                       N_read_read_fu_58                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       C_read_read_fu_64                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       R_read_read_fu_70                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                          grp_fu_114                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        lshr_ln_fu_136                        |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|                       div17_cast_fu_158                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                          div_fu_214                          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       div30_cast_fu_224                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |                        shl_ln86_fu_124                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                        shl_ln89_fu_184                       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       zext_ln86_fu_146                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       zext_ln87_fu_168                       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                       zext_ln89_fu_195                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       zext_ln84_fu_205                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      zext_ln84_1_fu_209                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                              |    44   |    16   |  2.563  |   843   |   1859  |    0    |
|----------|--------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      C_read_reg_257      |   32   |
|      N_read_reg_250      |   32   |
|      R_read_reg_262      |   32   |
|       add80_reg_329      |   32   |
|     add_ln87_reg_275     |   32   |
|     baseIter_reg_303     |   32   |
| cycles_read_block_reg_282|   28   |
|cycles_write_block_reg_268|   32   |
|    div17_cast_reg_288    |   28   |
|    div30_cast_reg_319    |   13   |
|        div_reg_314       |   28   |
|     lshr_ln2_reg_298     |   28   |
|    max_cycles_reg_293    |   32   |
|     mode_read_reg_246    |    1   |
|     mul_ln84_reg_309     |   60   |
|        sub_reg_324       |   32   |
+--------------------------+--------+
|           Total          |   474  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76 |  p2  |   2  |  32  |   64   ||    9    |
| grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76 |  p4  |   2  |  13  |   26   ||    9    |
| grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76 |  p5  |   2  |  28  |   56   ||    9    |
| grp_Sliding_Pipeline_VITIS_LOOP_107_1_VITIS_LOOP_110_2_fu_76 |  p11 |   2  |  32  |   64   ||    9    |
|                          grp_fu_105                          |  p0  |   2  |  32  |   64   ||    9    |
|                          grp_fu_105                          |  p1  |   2  |  32  |   64   ||    9    |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                            |      |      |      |   338  ||  2.172  ||    54   |
|--------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   44   |   16   |    2   |   843  |  1859  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    2   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   474  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   44   |   16   |    4   |  1317  |  1913  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
