xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../rs232-dma-ram.srcs/sources_1/ip/Clk_Gen"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../rs232-dma-ram.srcs/sources_1/ip/Clk_Gen"
Clk_Gen_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../rs232-dma-ram.srcs/sources_1/ip/Clk_Gen/Clk_Gen_sim_netlist.vhdl,incdir="../../../../rs232-dma-ram.srcs/sources_1/ip/Clk_Gen"
glbl.v,Verilog,xil_defaultlib,glbl.v
