{
    "Function": "cxl_pcie_cfg_record",
    "astEdges": [
        [
            3,
            4
        ],
        [
            5,
            9
        ],
        [
            5,
            6
        ],
        [
            4,
            5
        ],
        [
            6,
            8
        ],
        [
            6,
            7
        ],
        [
            0,
            3
        ],
        [
            0,
            1
        ],
        [
            0,
            10
        ],
        [
            0,
            2
        ]
    ],
    "candidateNodeList": [
        7,
        9
    ],
    "cfgEdges": [
        [
            5,
            4
        ],
        [
            4,
            10
        ],
        [
            6,
            5
        ],
        [
            0,
            6
        ]
    ],
    "ddgEdges": [
        [
            5,
            4
        ],
        [
            5,
            10
        ],
        [
            5,
            10
        ],
        [
            5,
            10
        ],
        [
            4,
            10
        ],
        [
            6,
            5
        ],
        [
            6,
            5
        ],
        [
            6,
            10
        ],
        [
            0,
            5
        ],
        [
            0,
            6
        ]
    ],
    "ncsEdges": [
        [
            1,
            2
        ],
        [
            2,
            7
        ],
        [
            7,
            8
        ],
        [
            8,
            9
        ]
    ],
    "nodeList": {
        "0": "METHOD",
        "1": "PARAM",
        "2": "PARAM",
        "3": "BLOCK",
        "4": "RETURN",
        "5": "<operator>.addition",
        "6": "<operator>.shiftLeft",
        "7": "bus",
        "8": "LITERAL",
        "9": "devfn",
        "10": "METHOD_RETURN"
    }
}