<DOC>
<DOCNO>
EP-0010196
</DOCNO>
<TEXT>
<DATE>
19800430
</DATE>
<IPC-CLASSIFICATIONS>
G06F-9/30 G06F-9/34 G06F-12/02 G06F-9/38 G06F-12/00 <main>G06F-9/34</main> 
</IPC-CLASSIFICATIONS>
<TITLE>
control circuit and process for digital storage devices.
</TITLE>
<APPLICANT>
ibm us<sep>international business machines corporation<sep>international business machines corporationold orchard roadarmonk, n.y. 10504us<sep>international business machines corporation <sep>
</APPLICANT>
<INVENTOR>
kindseth douglas michael<sep>mitchell glen robert<sep>kindseth, douglas michael<sep>mitchell, glen robert<sep>kindseth, douglas michael303 se 5 avenuestewartville, minnesota 55976us<sep>mitchell, glen robertrt. /1pine island, minnesota 55963us<sep>kindseth, douglas michael <sep>mitchell, glen robert<sep>kindseth, douglas michael303 se 5 avenuestewartville, minnesota 55976us<sep>mitchell, glen robertrt. /1pine island, minnesota 55963us<sep>
</INVENTOR>
<ABSTRACT>
a circuit and process for controlling access to a digital  storage device (12) is disclosed.  the process involves reading  a control word from a control store (40) and using an address  register predictor (54) for partially decoding an address field  of the control word to predict the storage location to be acces­ sed.  the address field is subsequently fully decoded in a  decoder (46) to determine the actual storage location to be  accessed.  prior to completion of this full decoding step, an  access to the predicted location in main storage (12) is initi­ ated.  in the event the actual storage location to be accessed  differs from the predicted one, the memory access previously  initiated is overriden and an access to the actual storage  location is initiated.  
</ABSTRACT>
</TEXT>
</DOC>
