\doxysection{stm32f4xx\+\_\+hal\+\_\+lptim.\+h}
\hypertarget{stm32f4xx__hal__lptim_8h_source}{}\label{stm32f4xx__hal__lptim_8h_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_lptim.h@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_lptim.h}}
\mbox{\hyperlink{stm32f4xx__hal__lptim_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00018}00018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00019}00019\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00020}00020\ \textcolor{preprocessor}{\#ifndef\ STM32F4xx\_HAL\_LPTIM\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00021}00021\ \textcolor{preprocessor}{\#define\ STM32F4xx\_HAL\_LPTIM\_H}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00022}00022\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00023}00023\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00024}00024\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00025}00025\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00027}00027\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00028}00028\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal__def_8h}{stm32f4xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00033}00033\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00034}00034\ \textcolor{preprocessor}{\#if\ defined\ (LPTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00035}00035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00039}00039\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00040}00040\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00044}00044\ \textcolor{preprocessor}{\#define\ LPTIM\_EXTI\_LINE\_WAKEUPTIMER\_EVENT\ \ EXTI\_IMR\_MR23\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00045}00045\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00049}00049\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00050}00050\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00051}00051\ \ \ uint32\_t\ Source;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00053}00053\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00054}00054\ \ \ uint32\_t\ Prescaler;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00056}00056\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00057}00057\ \}\ LPTIM\_ClockConfigTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00058}00058\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00062}00062\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00063}00063\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00064}00064\ \ \ uint32\_t\ Polarity;\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00070}00070\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00071}00071\ \ \ uint32\_t\ SampleTime;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00074}00074\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00075}00075\ \}\ LPTIM\_ULPClockConfigTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00076}00076\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00080}00080\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00081}00081\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00082}00082\ \ \ uint32\_t\ Source;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00084}00084\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00085}00085\ \ \ uint32\_t\ ActiveEdge;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00088}00088\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00089}00089\ \ \ uint32\_t\ SampleTime;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00092}00092\ \}\ LPTIM\_TriggerConfigTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00093}00093\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00097}00097\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00098}00098\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00099}00099\ \ \ LPTIM\_ClockConfigTypeDef\ \ \ \ \ Clock;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00100}00100\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00101}00101\ \ \ LPTIM\_ULPClockConfigTypeDef\ \ UltraLowPowerClock;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00102}00102\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00103}00103\ \ \ LPTIM\_TriggerConfigTypeDef\ \ \ Trigger;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00104}00104\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00105}00105\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ OutputPolarity;\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00107}00107\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00108}00108\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UpdateMode;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00112}00112\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CounterSource;\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00115}00115\ \}\ LPTIM\_InitTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00116}00116\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00120}00120\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00121}00121\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00122}00122\ \ \ HAL\_LPTIM\_STATE\_RESET\ \ \ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00123}00123\ \ \ HAL\_LPTIM\_STATE\_READY\ \ \ \ \ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00124}00124\ \ \ HAL\_LPTIM\_STATE\_BUSY\ \ \ \ \ \ \ \ \ \ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00125}00125\ \ \ HAL\_LPTIM\_STATE\_TIMEOUT\ \ \ \ \ \ \ \ \ \ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00126}00126\ \ \ HAL\_LPTIM\_STATE\_ERROR\ \ \ \ \ \ \ \ \ \ \ \ =\ 0x04U\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00127}00127\ \}\ HAL\_LPTIM\_StateTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00128}00128\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00132}00132\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00133}00133\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\_\_LPTIM\_HandleTypeDef}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00134}00134\ \#else}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00135}00135\ typedef\ struct}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00136}00136\ \#endif\ \textcolor{comment}{/*\ USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00137}00137\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00138}00138\ \ \ LPTIM\_TypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ *Instance;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00139}00139\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00140}00140\ \ \ LPTIM\_InitTypeDef\ \ \ \ \ \ \ \ \ \ \ \ \ \ Init;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00141}00141\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00142}00142\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ Status;\ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00143}00143\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00144}00144\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\_LockTypeDef}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Lock;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00145}00145\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00146}00146\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ \ HAL\_LPTIM\_StateTypeDef\ \ \ State;\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00147}00147\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00148}00148\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00149}00149\ \ \ void\ (*\ MspInitCallback)(\textcolor{keyword}{struct\ }\_\_LPTIM\_HandleTypeDef\ *hlptim);\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00150}00150\ \ \ void\ (*\ MspDeInitCallback)(\textcolor{keyword}{struct\ }\_\_LPTIM\_HandleTypeDef\ *hlptim);\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00151}00151\ \ \ void\ (*\ CompareMatchCallback)(\textcolor{keyword}{struct\ }\_\_LPTIM\_HandleTypeDef\ *hlptim);\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00152}00152\ \ \ void\ (*\ AutoReloadMatchCallback)(\textcolor{keyword}{struct\ }\_\_LPTIM\_HandleTypeDef\ *hlptim);\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00153}00153\ \ \ void\ (*\ TriggerCallback)(\textcolor{keyword}{struct\ }\_\_LPTIM\_HandleTypeDef\ *hlptim);\ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00154}00154\ \ \ void\ (*\ CompareWriteCallback)(\textcolor{keyword}{struct\ }\_\_LPTIM\_HandleTypeDef\ *hlptim);\ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00155}00155\ \ \ void\ (*\ AutoReloadWriteCallback)(\textcolor{keyword}{struct\ }\_\_LPTIM\_HandleTypeDef\ *hlptim);\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00156}00156\ \ \ void\ (*\ DirectionUpCallback)(\textcolor{keyword}{struct\ }\_\_LPTIM\_HandleTypeDef\ *hlptim);\ \ \ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00157}00157\ \ \ void\ (*\ DirectionDownCallback)(\textcolor{keyword}{struct\ }\_\_LPTIM\_HandleTypeDef\ *hlptim);\ \ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00158}00158\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00159}00159\ \}\ LPTIM\_HandleTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00160}00160\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00161}00161\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS\ ==\ 1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00165}00165\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00166}00166\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00167}00167\ \ \ HAL\_LPTIM\_MSPINIT\_CB\_ID\ \ \ \ \ \ \ \ \ \ =\ 0x00U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00168}00168\ \ \ HAL\_LPTIM\_MSPDEINIT\_CB\_ID\ \ \ \ \ \ \ \ =\ 0x01U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00169}00169\ \ \ HAL\_LPTIM\_COMPARE\_MATCH\_CB\_ID\ \ \ \ =\ 0x02U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00170}00170\ \ \ HAL\_LPTIM\_AUTORELOAD\_MATCH\_CB\_ID\ =\ 0x03U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00171}00171\ \ \ HAL\_LPTIM\_TRIGGER\_CB\_ID\ \ \ \ \ \ \ \ \ \ =\ 0x04U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00172}00172\ \ \ HAL\_LPTIM\_COMPARE\_WRITE\_CB\_ID\ \ \ \ =\ 0x05U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00173}00173\ \ \ HAL\_LPTIM\_AUTORELOAD\_WRITE\_CB\_ID\ =\ 0x06U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00174}00174\ \ \ HAL\_LPTIM\_DIRECTION\_UP\_CB\_ID\ \ \ \ \ =\ 0x07U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00175}00175\ \ \ HAL\_LPTIM\_DIRECTION\_DOWN\_CB\_ID\ \ \ =\ 0x08U,\ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00176}00176\ \}\ HAL\_LPTIM\_CallbackIDTypeDef;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00177}00177\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00181}00181\ \textcolor{keyword}{typedef}\ \ void\ (*pLPTIM\_CallbackTypeDef)(LPTIM\_HandleTypeDef\ *hlptim);\ \ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00182}00182\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00183}00183\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00187}00187\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00188}00188\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00192}00192\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00196}00196\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKSOURCE\_APBCLOCK\_LPOSC\ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00197}00197\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKSOURCE\_ULPTIM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_CKSEL}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00201}00201\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00205}00205\ \textcolor{preprocessor}{\#define\ LPTIM\_PRESCALER\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00206}00206\ \textcolor{preprocessor}{\#define\ LPTIM\_PRESCALER\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_PRESC\_0}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00207}00207\ \textcolor{preprocessor}{\#define\ LPTIM\_PRESCALER\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_PRESC\_1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00208}00208\ \textcolor{preprocessor}{\#define\ LPTIM\_PRESCALER\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LPTIM\_CFGR\_PRESC\_0\ |\ LPTIM\_CFGR\_PRESC\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00209}00209\ \textcolor{preprocessor}{\#define\ LPTIM\_PRESCALER\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_PRESC\_2}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00210}00210\ \textcolor{preprocessor}{\#define\ LPTIM\_PRESCALER\_DIV32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LPTIM\_CFGR\_PRESC\_0\ |\ LPTIM\_CFGR\_PRESC\_2)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00211}00211\ \textcolor{preprocessor}{\#define\ LPTIM\_PRESCALER\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LPTIM\_CFGR\_PRESC\_1\ |\ LPTIM\_CFGR\_PRESC\_2)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00212}00212\ \textcolor{preprocessor}{\#define\ LPTIM\_PRESCALER\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_PRESC}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00216}00216\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00220}00220\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00221}00221\ \textcolor{preprocessor}{\#define\ LPTIM\_OUTPUTPOLARITY\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00222}00222\ \textcolor{preprocessor}{\#define\ LPTIM\_OUTPUTPOLARITY\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_WAVPOL}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00226}00226\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00230}00230\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKSAMPLETIME\_DIRECTTRANSITION\ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00231}00231\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKSAMPLETIME\_2TRANSITIONS\ \ \ \ \ \ LPTIM\_CFGR\_CKFLT\_0}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00232}00232\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKSAMPLETIME\_4TRANSITIONS\ \ \ \ \ \ LPTIM\_CFGR\_CKFLT\_1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00233}00233\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKSAMPLETIME\_8TRANSITIONS\ \ \ \ \ \ LPTIM\_CFGR\_CKFLT}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00241}00241\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKPOLARITY\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00242}00242\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKPOLARITY\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_CKPOL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00243}00243\ \textcolor{preprocessor}{\#define\ LPTIM\_CLOCKPOLARITY\_RISING\_FALLING\ \ \ \ \ \ LPTIM\_CFGR\_CKPOL\_1}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00247}00247\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00251}00251\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSOURCE\_SOFTWARE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x0000FFFFU}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00252}00252\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSOURCE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00253}00253\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSOURCE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRIGSEL\_0}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00254}00254\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSOURCE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRIGSEL\_1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00255}00255\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSOURCE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LPTIM\_CFGR\_TRIGSEL\_0\ |\ LPTIM\_CFGR\_TRIGSEL\_1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00256}00256\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSOURCE\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRIGSEL\_2}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00257}00257\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSOURCE\_5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (LPTIM\_CFGR\_TRIGSEL\_0\ |\ LPTIM\_CFGR\_TRIGSEL\_2)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00261}00261\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00265}00265\ \textcolor{preprocessor}{\#define\ LPTIM\_ACTIVEEDGE\_RISING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRIGEN\_0}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00266}00266\ \textcolor{preprocessor}{\#define\ LPTIM\_ACTIVEEDGE\_FALLING\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRIGEN\_1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00267}00267\ \textcolor{preprocessor}{\#define\ LPTIM\_ACTIVEEDGE\_RISING\_FALLING\ \ \ \ \ \ \ \ LPTIM\_CFGR\_TRIGEN}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00271}00271\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00275}00275\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSAMPLETIME\_DIRECTTRANSITION\ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00276}00276\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSAMPLETIME\_2TRANSITIONS\ \ \ \ \ \ LPTIM\_CFGR\_TRGFLT\_0}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00277}00277\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSAMPLETIME\_4TRANSITIONS\ \ \ \ \ \ LPTIM\_CFGR\_TRGFLT\_1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00278}00278\ \textcolor{preprocessor}{\#define\ LPTIM\_TRIGSAMPLETIME\_8TRANSITIONS\ \ \ \ \ \ LPTIM\_CFGR\_TRGFLT}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00282}00282\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00286}00286\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00287}00287\ \textcolor{preprocessor}{\#define\ LPTIM\_UPDATE\_IMMEDIATE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00288}00288\ \textcolor{preprocessor}{\#define\ LPTIM\_UPDATE\_ENDOFPERIOD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_PRELOAD}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00292}00292\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00296}00296\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00297}00297\ \textcolor{preprocessor}{\#define\ LPTIM\_COUNTERSOURCE\_INTERNAL\ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00298}00298\ \textcolor{preprocessor}{\#define\ LPTIM\_COUNTERSOURCE\_EXTERNAL\ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_CFGR\_COUNTMODE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00302}00302\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00306}00306\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00307}00307\ \textcolor{preprocessor}{\#define\ LPTIM\_FLAG\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_DOWN}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00308}00308\ \textcolor{preprocessor}{\#define\ LPTIM\_FLAG\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_UP}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00309}00309\ \textcolor{preprocessor}{\#define\ LPTIM\_FLAG\_ARROK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_ARROK}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00310}00310\ \textcolor{preprocessor}{\#define\ LPTIM\_FLAG\_CMPOK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_CMPOK}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00311}00311\ \textcolor{preprocessor}{\#define\ LPTIM\_FLAG\_EXTTRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_EXTTRIG}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00312}00312\ \textcolor{preprocessor}{\#define\ LPTIM\_FLAG\_ARRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_ARRM}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00313}00313\ \textcolor{preprocessor}{\#define\ LPTIM\_FLAG\_CMPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_ISR\_CMPM}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00317}00317\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00321}00321\ \textcolor{preprocessor}{\#define\ LPTIM\_IT\_DOWN\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_DOWNIE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00322}00322\ \textcolor{preprocessor}{\#define\ LPTIM\_IT\_UP\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_UPIE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00323}00323\ \textcolor{preprocessor}{\#define\ LPTIM\_IT\_ARROK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_ARROKIE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00324}00324\ \textcolor{preprocessor}{\#define\ LPTIM\_IT\_CMPOK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_CMPOKIE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00325}00325\ \textcolor{preprocessor}{\#define\ LPTIM\_IT\_EXTTRIG\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_EXTTRIGIE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00326}00326\ \textcolor{preprocessor}{\#define\ LPTIM\_IT\_ARRM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_ARRMIE}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00327}00327\ \textcolor{preprocessor}{\#define\ LPTIM\_IT\_CMPM\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_IER\_CMPMIE}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00331}00331\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00335}00335\ \textcolor{preprocessor}{\#define\ LPTIM\_OP\_PAD\_AF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00336}00336\ \textcolor{preprocessor}{\#define\ LPTIM\_OP\_PAD\_PA4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_OR\_LPT\_IN1\_RMP\_0}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00337}00337\ \textcolor{preprocessor}{\#define\ LPTIM\_OP\_PAD\_PB9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_OR\_LPT\_IN1\_RMP\_1}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00338}00338\ \textcolor{preprocessor}{\#define\ LPTIM\_OP\_TIM\_DAC\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ LPTIM\_OR\_LPT\_IN1\_RMP}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00342}00342\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00346}00346\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00347}00347\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00351}00351\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00356}00356\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00357}00357\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00358}00358\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>State\ \ \ \ \ \ \ \ \ \ \ \ \ =\ HAL\_LPTIM\_STATE\_RESET;\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00359}00359\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspInitCallback\ \ \ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00360}00360\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\_\_HANDLE\_\_)-\/>MspDeInitCallback\ =\ NULL;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00361}00361\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00362}00362\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00363}00363\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_RESET\_HANDLE\_STATE(\_\_HANDLE\_\_)\ ((\_\_HANDLE\_\_)-\/>State\ =\ HAL\_LPTIM\_STATE\_RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00364}00364\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00365}00365\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00371}00371\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_ENABLE(\_\_HANDLE\_\_)\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ |=\ (LPTIM\_CR\_ENABLE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00372}00372\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00383}00383\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_DISABLE(\_\_HANDLE\_\_)\ \ \ LPTIM\_Disable(\_\_HANDLE\_\_)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00384}00384\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00390}00390\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_START\_CONTINUOUS(\_\_HANDLE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ |=\ \ LPTIM\_CR\_CNTSTRT)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00396}00396\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_START\_SINGLE(\_\_HANDLE\_\_)\ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CR\ |=\ \ LPTIM\_CR\_SNGSTRT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00397}00397\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00406}00406\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_AUTORELOAD\_SET(\_\_HANDLE\_\_\ ,\ \_\_VALUE\_\_)\ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>ARR\ =\ \ (\_\_VALUE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00407}00407\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00415}00415\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_COMPARE\_SET(\_\_HANDLE\_\_\ ,\ \_\_VALUE\_\_)\ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>CMP\ =\ \ (\_\_VALUE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00416}00416\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00431}00431\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_GET\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_HANDLE\_\_)-\/>Instance-\/>ISR\ \&(\_\_FLAG\_\_))\ ==\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00432}00432\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00447}00447\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_CLEAR\_FLAG(\_\_HANDLE\_\_,\ \_\_FLAG\_\_)\ \ \ \ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>ICR\ \ =\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00448}00448\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00464}00464\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_ENABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>IER\ \ |=\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00465}00465\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00481}00481\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_DISABLE\_IT(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>IER\ \ \&=\ (\string~(\_\_INTERRUPT\_\_)))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00482}00482\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00497}00497\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00498}00498\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_GET\_IT\_SOURCE(\_\_HANDLE\_\_,\ \_\_INTERRUPT\_\_)\ ((((\_\_HANDLE\_\_)-\/>Instance-\/>IER\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00499}00499\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ (\_\_INTERRUPT\_\_))\ ==\ (\_\_INTERRUPT\_\_))\ ?\ SET\ :\ RESET)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00500}00500\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00510}00510\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_OPTR\_CONFIG(\_\_HANDLE\_\_\ ,\ \_\_VALUE\_\_)\ \ \ \ \ ((\_\_HANDLE\_\_)-\/>Instance-\/>OR\ \ =\ \ (\_\_VALUE\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00511}00511\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00512}00512\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00517}00517\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_ENABLE\_IT()\ \ \ \ \ \ \ (EXTI-\/>IMR\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00518}00518\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |=\ LPTIM\_EXTI\_LINE\_WAKEUPTIMER\_EVENT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00519}00519\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00524}00524\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_DISABLE\_IT()\ \ \ \ \ \ (EXTI-\/>IMR\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00525}00525\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&=\ \string~(LPTIM\_EXTI\_LINE\_WAKEUPTIMER\_EVENT))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00526}00526\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00531}00531\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_ENABLE\_EVENT()\ \ \ \ (EXTI-\/>EMR\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00532}00532\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |=\ LPTIM\_EXTI\_LINE\_WAKEUPTIMER\_EVENT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00533}00533\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00538}00538\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_DISABLE\_EVENT()\ \ \ (EXTI-\/>EMR\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00539}00539\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&=\ \string~(LPTIM\_EXTI\_LINE\_WAKEUPTIMER\_EVENT))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00540}00540\ \textcolor{preprocessor}{\#if\ defined(EXTI\_IMR\_MR23)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00541}00541\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00546}00546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_ENABLE\_FALLING\_EDGE()\ \ \ (EXTI-\/>FTSR\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00547}00547\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |=\ LPTIM\_EXTI\_LINE\_WAKEUPTIMER\_EVENT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00548}00548\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00553}00553\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_DISABLE\_FALLING\_EDGE()\ \ (EXTI-\/>FTSR\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00554}00554\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&=\ \string~(LPTIM\_EXTI\_LINE\_WAKEUPTIMER\_EVENT))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00555}00555\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00560}00560\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_ENABLE\_RISING\_EDGE()\ \ \ \ (EXTI-\/>RTSR\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00561}00561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |=\ LPTIM\_EXTI\_LINE\_WAKEUPTIMER\_EVENT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00562}00562\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00567}00567\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_DISABLE\_RISING\_EDGE()\ \ \ (EXTI-\/>RTSR\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00568}00568\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&=\ \string~(LPTIM\_EXTI\_LINE\_WAKEUPTIMER\_EVENT))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00569}00569\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00574}00574\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE()\ do\{\_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_ENABLE\_RISING\_EDGE();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00575}00575\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_ENABLE\_FALLING\_EDGE();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00576}00576\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00577}00577\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00582}00582\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE()\ do\{\_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_DISABLE\_RISING\_EDGE();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00583}00583\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_DISABLE\_FALLING\_EDGE();\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00584}00584\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}while(0)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00585}00585\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00590}00590\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_GET\_FLAG()\ \ \ \ \ \ \ \ \ \ \ \ \ \ (EXTI-\/>PR\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00591}00591\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ LPTIM\_EXTI\_LINE\_WAKEUPTIMER\_EVENT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00592}00592\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00597}00597\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_CLEAR\_FLAG()\ \ \ \ \ \ \ \ \ \ \ \ (EXTI-\/>PR\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00598}00598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ =\ LPTIM\_EXTI\_LINE\_WAKEUPTIMER\_EVENT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00599}00599\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00604}00604\ \textcolor{preprocessor}{\#define\ \_\_HAL\_LPTIM\_WAKEUPTIMER\_EXTI\_GENERATE\_SWIT()\ \ \ \ \ \ \ \ \ (EXTI-\/>SWIER\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00605}00605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |=\ LPTIM\_EXTI\_LINE\_WAKEUPTIMER\_EVENT)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00606}00606\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ EXTI\_IMR\_MR23\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00607}00607\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00611}00611\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00612}00612\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00616}00616\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00621}00621\ \textcolor{comment}{/*\ Initialization/de-\/initialization\ functions\ \ ********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00622}00622\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_Init(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00623}00623\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_DeInit(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00624}00624\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00625}00625\ \textcolor{comment}{/*\ MSP\ functions\ \ *************************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00626}00626\ \textcolor{keywordtype}{void}\ HAL\_LPTIM\_MspInit(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00627}00627\ \textcolor{keywordtype}{void}\ HAL\_LPTIM\_MspDeInit(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00631}00631\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00636}00636\ \textcolor{comment}{/*\ Start/Stop\ operation\ functions\ \ *********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00637}00637\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ PWM\ Mode\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00638}00638\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00639}00639\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_PWM\_Start(LPTIM\_HandleTypeDef\ *hlptim,\ uint32\_t\ Period,\ uint32\_t\ Pulse);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00640}00640\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_PWM\_Stop(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00641}00641\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00642}00642\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_PWM\_Start\_IT(LPTIM\_HandleTypeDef\ *hlptim,\ uint32\_t\ Period,\ uint32\_t\ Pulse);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00643}00643\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_PWM\_Stop\_IT(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00644}00644\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00645}00645\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ One\ Pulse\ Mode\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00646}00646\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00647}00647\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_OnePulse\_Start(LPTIM\_HandleTypeDef\ *hlptim,\ uint32\_t\ Period,\ uint32\_t\ Pulse);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00648}00648\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_OnePulse\_Stop(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00649}00649\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00650}00650\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_OnePulse\_Start\_IT(LPTIM\_HandleTypeDef\ *hlptim,\ uint32\_t\ Period,\ uint32\_t\ Pulse);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00651}00651\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_OnePulse\_Stop\_IT(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00652}00652\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00653}00653\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ Set\ once\ Mode\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00654}00654\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00655}00655\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_SetOnce\_Start(LPTIM\_HandleTypeDef\ *hlptim,\ uint32\_t\ Period,\ uint32\_t\ Pulse);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00656}00656\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_SetOnce\_Stop(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00657}00657\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00658}00658\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_SetOnce\_Start\_IT(LPTIM\_HandleTypeDef\ *hlptim,\ uint32\_t\ Period,\ uint32\_t\ Pulse);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00659}00659\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_SetOnce\_Stop\_IT(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00660}00660\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00661}00661\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ Encoder\ Mode\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00662}00662\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00663}00663\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_Encoder\_Start(LPTIM\_HandleTypeDef\ *hlptim,\ uint32\_t\ Period);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00664}00664\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_Encoder\_Stop(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00665}00665\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00666}00666\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_Encoder\_Start\_IT(LPTIM\_HandleTypeDef\ *hlptim,\ uint32\_t\ Period);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00667}00667\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_Encoder\_Stop\_IT(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00668}00668\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00669}00669\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ Time\ out\ \ Mode\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00670}00670\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00671}00671\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_TimeOut\_Start(LPTIM\_HandleTypeDef\ *hlptim,\ uint32\_t\ Period,\ uint32\_t\ Timeout);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00672}00672\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_TimeOut\_Stop(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00673}00673\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00674}00674\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_TimeOut\_Start\_IT(LPTIM\_HandleTypeDef\ *hlptim,\ uint32\_t\ Period,\ uint32\_t\ Timeout);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00675}00675\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_TimeOut\_Stop\_IT(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00676}00676\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00677}00677\ \textcolor{comment}{/*\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\ Counter\ Mode\ \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00678}00678\ \textcolor{comment}{/*\ Blocking\ mode:\ Polling\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00679}00679\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_Counter\_Start(LPTIM\_HandleTypeDef\ *hlptim,\ uint32\_t\ Period);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00680}00680\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_Counter\_Stop(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00681}00681\ \textcolor{comment}{/*\ Non-\/Blocking\ mode:\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00682}00682\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_Counter\_Start\_IT(LPTIM\_HandleTypeDef\ *hlptim,\ uint32\_t\ Period);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00683}00683\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_Counter\_Stop\_IT(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00687}00687\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00692}00692\ \textcolor{comment}{/*\ Reading\ operation\ functions\ ************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00693}00693\ uint32\_t\ HAL\_LPTIM\_ReadCounter(\textcolor{keyword}{const}\ LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00694}00694\ uint32\_t\ HAL\_LPTIM\_ReadAutoReload(\textcolor{keyword}{const}\ LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00695}00695\ uint32\_t\ \mbox{\hyperlink{group___h_a_l___l_p_t_i_m___aliased___defines_ga3bd5f08874c31cf7cdfea5e5716f60f3}{HAL\_LPTIM\_ReadCompare}}(\textcolor{keyword}{const}\ LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00699}00699\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00704}00704\ \textcolor{comment}{/*\ LPTIM\ IRQ\ functions\ \ *******************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00705}00705\ \textcolor{keywordtype}{void}\ HAL\_LPTIM\_IRQHandler(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00706}00706\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00707}00707\ \textcolor{comment}{/*\ CallBack\ functions\ \ ********************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00708}00708\ \textcolor{keywordtype}{void}\ HAL\_LPTIM\_CompareMatchCallback(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00709}00709\ \textcolor{keywordtype}{void}\ HAL\_LPTIM\_AutoReloadMatchCallback(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00710}00710\ \textcolor{keywordtype}{void}\ HAL\_LPTIM\_TriggerCallback(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00711}00711\ \textcolor{keywordtype}{void}\ HAL\_LPTIM\_CompareWriteCallback(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00712}00712\ \textcolor{keywordtype}{void}\ HAL\_LPTIM\_AutoReloadWriteCallback(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00713}00713\ \textcolor{keywordtype}{void}\ HAL\_LPTIM\_DirectionUpCallback(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00714}00714\ \textcolor{keywordtype}{void}\ HAL\_LPTIM\_DirectionDownCallback(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00715}00715\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00716}00716\ \textcolor{comment}{/*\ Callbacks\ Register/UnRegister\ functions\ \ ***********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00717}00717\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00718}00718\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_RegisterCallback(LPTIM\_HandleTypeDef\ *lphtim,\ HAL\_LPTIM\_CallbackIDTypeDef\ CallbackID,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00719}00719\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pLPTIM\_CallbackTypeDef\ pCallback);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00720}00720\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_LPTIM\_UnRegisterCallback(LPTIM\_HandleTypeDef\ *lphtim,\ HAL\_LPTIM\_CallbackIDTypeDef\ CallbackID);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00721}00721\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_LPTIM\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00725}00725\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00730}00730\ \textcolor{comment}{/*\ Peripheral\ State\ functions\ \ ************************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00731}00731\ HAL\_LPTIM\_StateTypeDef\ HAL\_LPTIM\_GetState(\textcolor{keyword}{const}\ LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00735}00735\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00739}00739\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00740}00740\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00744}00744\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00748}00748\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00749}00749\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00753}00753\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00757}00757\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00758}00758\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00762}00762\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00766}00766\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00767}00767\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00771}00771\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00772}00772\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_CLOCK\_SOURCE(\_\_SOURCE\_\_)\ \ \ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ LPTIM\_CLOCKSOURCE\_ULPTIM)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00773}00773\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ LPTIM\_CLOCKSOURCE\_APBCLOCK\_LPOSC))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00774}00774\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00775}00775\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00776}00776\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_CLOCK\_PRESCALER(\_\_PRESCALER\_\_)\ (((\_\_PRESCALER\_\_)\ ==\ \ LPTIM\_PRESCALER\_DIV1\ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00777}00777\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ \ LPTIM\_PRESCALER\_DIV2\ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00778}00778\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ \ LPTIM\_PRESCALER\_DIV4\ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00779}00779\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ \ LPTIM\_PRESCALER\_DIV8\ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00780}00780\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ \ LPTIM\_PRESCALER\_DIV16\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00781}00781\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ \ LPTIM\_PRESCALER\_DIV32\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00782}00782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ \ LPTIM\_PRESCALER\_DIV64\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00783}00783\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PRESCALER\_\_)\ ==\ \ LPTIM\_PRESCALER\_DIV128))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00784}00784\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00785}00785\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_CLOCK\_PRESCALERDIV1(\_\_PRESCALER\_\_)\ ((\_\_PRESCALER\_\_)\ ==\ \ LPTIM\_PRESCALER\_DIV1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00786}00786\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00787}00787\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_OUTPUT\_POLARITY(\_\_POLARITY\_\_)\ \ (((\_\_POLARITY\_\_)\ ==\ LPTIM\_OUTPUTPOLARITY\_LOW\ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00788}00788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ LPTIM\_OUTPUTPOLARITY\_HIGH))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00789}00789\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00790}00790\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_CLOCK\_SAMPLE\_TIME(\_\_SAMPLETIME\_\_)\ (((\_\_SAMPLETIME\_\_)\ ==\ LPTIM\_CLOCKSAMPLETIME\_DIRECTTRANSITION)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00791}00791\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SAMPLETIME\_\_)\ ==\ LPTIM\_CLOCKSAMPLETIME\_2TRANSITIONS)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00792}00792\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SAMPLETIME\_\_)\ ==\ LPTIM\_CLOCKSAMPLETIME\_4TRANSITIONS)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00793}00793\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SAMPLETIME\_\_)\ ==\ LPTIM\_CLOCKSAMPLETIME\_8TRANSITIONS))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00794}00794\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00795}00795\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_CLOCK\_POLARITY(\_\_POLARITY\_\_)\ \ \ (((\_\_POLARITY\_\_)\ ==\ LPTIM\_CLOCKPOLARITY\_RISING)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00796}00796\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ LPTIM\_CLOCKPOLARITY\_FALLING)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00797}00797\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ LPTIM\_CLOCKPOLARITY\_RISING\_FALLING))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00798}00798\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00799}00799\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_TRG\_SOURCE(\_\_TRIG\_\_)\ \ \ \ \ \ \ \ \ \ \ (((\_\_TRIG\_\_)\ ==\ LPTIM\_TRIGSOURCE\_SOFTWARE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00800}00800\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TRIG\_\_)\ ==\ LPTIM\_TRIGSOURCE\_0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00801}00801\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TRIG\_\_)\ ==\ LPTIM\_TRIGSOURCE\_1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00802}00802\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TRIG\_\_)\ ==\ LPTIM\_TRIGSOURCE\_2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00803}00803\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TRIG\_\_)\ ==\ LPTIM\_TRIGSOURCE\_3)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00804}00804\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TRIG\_\_)\ ==\ LPTIM\_TRIGSOURCE\_4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00805}00805\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_TRIG\_\_)\ ==\ LPTIM\_TRIGSOURCE\_5))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00806}00806\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00807}00807\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_EXT\_TRG\_POLARITY(\_\_POLARITY\_\_)\ (((\_\_POLARITY\_\_)\ ==\ LPTIM\_ACTIVEEDGE\_RISING\ \ \ \ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00808}00808\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ LPTIM\_ACTIVEEDGE\_FALLING\ \ \ \ \ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00809}00809\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_POLARITY\_\_)\ ==\ LPTIM\_ACTIVEEDGE\_RISING\_FALLING\ ))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00810}00810\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00811}00811\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_TRIG\_SAMPLE\_TIME(\_\_SAMPLETIME\_\_)\ (((\_\_SAMPLETIME\_\_)\ ==\ LPTIM\_TRIGSAMPLETIME\_DIRECTTRANSITION)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00812}00812\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SAMPLETIME\_\_)\ ==\ LPTIM\_TRIGSAMPLETIME\_2TRANSITIONS\ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00813}00813\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SAMPLETIME\_\_)\ ==\ LPTIM\_TRIGSAMPLETIME\_4TRANSITIONS\ \ \ \ )\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00814}00814\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SAMPLETIME\_\_)\ ==\ LPTIM\_TRIGSAMPLETIME\_8TRANSITIONS\ \ \ \ ))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00815}00815\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00816}00816\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_UPDATE\_MODE(\_\_MODE\_\_)\ \ \ \ \ \ \ \ \ \ (((\_\_MODE\_\_)\ ==\ LPTIM\_UPDATE\_IMMEDIATE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00817}00817\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_MODE\_\_)\ ==\ LPTIM\_UPDATE\_ENDOFPERIOD))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00818}00818\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00819}00819\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_COUNTER\_SOURCE(\_\_SOURCE\_\_)\ \ \ \ \ (((\_\_SOURCE\_\_)\ ==\ LPTIM\_COUNTERSOURCE\_INTERNAL)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00820}00820\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ LPTIM\_COUNTERSOURCE\_EXTERNAL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00821}00821\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00822}00822\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_COMPARE(\_\_COMPARE\_\_)\ \ \ \ \ \ \ \ \ \ \ ((\_\_COMPARE\_\_)\ <=\ 0x0000FFFFUL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00823}00823\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00824}00824\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_PERIOD(\_\_PERIOD\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ ((0x00000001UL\ <=\ (\_\_PERIOD\_\_))\ \&\&\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00825}00825\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PERIOD\_\_)\ <=\ 0x0000FFFFUL))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00826}00826\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00827}00827\ \textcolor{preprocessor}{\#define\ IS\_LPTIM\_PULSE(\_\_PULSE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PULSE\_\_)\ <=\ 0x0000FFFFUL)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00828}00828\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00832}00832\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00833}00833\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00837}00837\ \textcolor{keywordtype}{void}\ LPTIM\_Disable(LPTIM\_HandleTypeDef\ *hlptim);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00841}00841\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00845}00845\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00846}00846\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00850}00850\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00851}00851\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00852}00852\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00853}00853\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00854}00854\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__lptim_8h_source_l00855}00855\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32F4xx\_HAL\_LPTIM\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
